// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "11/20/2024 22:00:08"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga_rom_pic (
	sys_clk,
	sys_rst_n,
	hsync,
	vsync,
	rgb);
input 	sys_clk;
input 	sys_rst_n;
output 	hsync;
output 	vsync;
output 	[15:0] rgb;

// Design Ports Information
// hsync	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[0]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[1]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[2]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[5]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[6]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[7]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[8]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[9]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[10]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[11]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[12]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[13]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[14]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[15]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \sys_rst_n~input_o ;
wire \sys_rst_n~inputclkctrl_outclk ;
wire \sys_clk~input_o ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \vga_ctrl_inst|Add0~0_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ;
wire \rst_n~0_combout ;
wire \rst_n~0clkctrl_outclk ;
wire \vga_ctrl_inst|Add0~1 ;
wire \vga_ctrl_inst|Add0~2_combout ;
wire \vga_ctrl_inst|Add0~3 ;
wire \vga_ctrl_inst|Add0~4_combout ;
wire \vga_ctrl_inst|Add0~5 ;
wire \vga_ctrl_inst|Add0~6_combout ;
wire \vga_ctrl_inst|Add0~7 ;
wire \vga_ctrl_inst|Add0~8_combout ;
wire \vga_ctrl_inst|Add0~9 ;
wire \vga_ctrl_inst|Add0~10_combout ;
wire \vga_ctrl_inst|Add0~13 ;
wire \vga_ctrl_inst|Add0~14_combout ;
wire \vga_ctrl_inst|Add0~15 ;
wire \vga_ctrl_inst|Add0~16_combout ;
wire \vga_ctrl_inst|cnt_h~2_combout ;
wire \vga_ctrl_inst|Add0~17 ;
wire \vga_ctrl_inst|Add0~18_combout ;
wire \vga_ctrl_inst|cnt_h~1_combout ;
wire \vga_ctrl_inst|Equal0~1_combout ;
wire \vga_ctrl_inst|Equal0~0_combout ;
wire \vga_ctrl_inst|Equal0~2_combout ;
wire \vga_ctrl_inst|cnt_h~0_combout ;
wire \vga_ctrl_inst|Add0~11 ;
wire \vga_ctrl_inst|Add0~12_combout ;
wire \vga_ctrl_inst|LessThan2~0_combout ;
wire \vga_ctrl_inst|LessThan0~0_combout ;
wire \vga_ctrl_inst|Add1~0_combout ;
wire \vga_ctrl_inst|cnt_v[0]~10_combout ;
wire \vga_ctrl_inst|Add1~1 ;
wire \vga_ctrl_inst|Add1~2_combout ;
wire \vga_ctrl_inst|cnt_v[1]~5_combout ;
wire \vga_ctrl_inst|Add1~3 ;
wire \vga_ctrl_inst|Add1~4_combout ;
wire \vga_ctrl_inst|cnt_v[2]~9_combout ;
wire \vga_ctrl_inst|Add1~5 ;
wire \vga_ctrl_inst|Add1~6_combout ;
wire \vga_ctrl_inst|cnt_v[3]~8_combout ;
wire \vga_ctrl_inst|Add1~7 ;
wire \vga_ctrl_inst|Add1~8_combout ;
wire \vga_ctrl_inst|cnt_v[4]~7_combout ;
wire \vga_ctrl_inst|Add1~9 ;
wire \vga_ctrl_inst|Add1~10_combout ;
wire \vga_ctrl_inst|cnt_v[5]~6_combout ;
wire \vga_ctrl_inst|Add1~11 ;
wire \vga_ctrl_inst|Add1~13 ;
wire \vga_ctrl_inst|Add1~14_combout ;
wire \vga_ctrl_inst|cnt_v[7]~3_combout ;
wire \vga_ctrl_inst|Add1~15 ;
wire \vga_ctrl_inst|Add1~16_combout ;
wire \vga_ctrl_inst|cnt_v[8]~2_combout ;
wire \vga_ctrl_inst|Add1~17 ;
wire \vga_ctrl_inst|Add1~18_combout ;
wire \vga_ctrl_inst|cnt_v[9]~1_combout ;
wire \vga_ctrl_inst|always1~1_combout ;
wire \vga_ctrl_inst|cnt_v[9]~0_combout ;
wire \vga_ctrl_inst|Add1~12_combout ;
wire \vga_ctrl_inst|cnt_v[6]~4_combout ;
wire \vga_ctrl_inst|pix_data_req~0_combout ;
wire \vga_ctrl_inst|always1~0_combout ;
wire \vga_ctrl_inst|LessThan6~0_combout ;
wire \vga_ctrl_inst|LessThan1~0_combout ;
wire \vga_ctrl_inst|LessThan6~1_combout ;
wire \vga_ctrl_inst|pix_data_req~1_combout ;
wire \vga_ctrl_inst|LessThan5~1_combout ;
wire \vga_ctrl_inst|LessThan5~2_combout ;
wire \vga_ctrl_inst|LessThan5~0_combout ;
wire \vga_pic_inst|rd_en~0_combout ;
wire \vga_pic_inst|rd_en~1_combout ;
wire \vga_ctrl_inst|Add3~1_cout ;
wire \vga_ctrl_inst|Add3~3_cout ;
wire \vga_ctrl_inst|Add3~5_cout ;
wire \vga_ctrl_inst|Add3~7_cout ;
wire \vga_ctrl_inst|Add3~9 ;
wire \vga_ctrl_inst|Add3~10_combout ;
wire \vga_ctrl_inst|Add3~8_combout ;
wire \vga_ctrl_inst|Add3~11 ;
wire \vga_ctrl_inst|Add3~13 ;
wire \vga_ctrl_inst|Add3~14_combout ;
wire \vga_ctrl_inst|Add3~12_combout ;
wire \vga_pic_inst|rd_en~2_combout ;
wire \vga_ctrl_inst|Add2~1_cout ;
wire \vga_ctrl_inst|Add2~3_cout ;
wire \vga_ctrl_inst|Add2~5_cout ;
wire \vga_ctrl_inst|Add2~7_cout ;
wire \vga_ctrl_inst|Add2~9_cout ;
wire \vga_ctrl_inst|Add2~11_cout ;
wire \vga_ctrl_inst|Add2~13 ;
wire \vga_ctrl_inst|Add2~14_combout ;
wire \vga_ctrl_inst|Add2~12_combout ;
wire \vga_ctrl_inst|Add2~15 ;
wire \vga_ctrl_inst|Add2~16_combout ;
wire \vga_pic_inst|rd_en~3_combout ;
wire \vga_ctrl_inst|Add3~15 ;
wire \vga_ctrl_inst|Add3~16_combout ;
wire \vga_pic_inst|rd_en~4_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ;
wire \vga_pic_inst|rom_addr[0]~39_combout ;
wire \vga_pic_inst|rom_addr[1]~13_combout ;
wire \vga_pic_inst|rom_addr[1]~14 ;
wire \vga_pic_inst|rom_addr[2]~15_combout ;
wire \vga_pic_inst|rom_addr[2]~16 ;
wire \vga_pic_inst|rom_addr[3]~17_combout ;
wire \vga_pic_inst|rom_addr[3]~18 ;
wire \vga_pic_inst|rom_addr[4]~19_combout ;
wire \vga_pic_inst|rom_addr[4]~20 ;
wire \vga_pic_inst|rom_addr[5]~21_combout ;
wire \vga_pic_inst|rom_addr[5]~22 ;
wire \vga_pic_inst|rom_addr[6]~23_combout ;
wire \vga_pic_inst|rom_addr[6]~24 ;
wire \vga_pic_inst|rom_addr[7]~25_combout ;
wire \vga_pic_inst|rom_addr[7]~26 ;
wire \vga_pic_inst|rom_addr[8]~27_combout ;
wire \vga_pic_inst|rom_addr[8]~28 ;
wire \vga_pic_inst|rom_addr[9]~29_combout ;
wire \vga_pic_inst|rom_addr[9]~30 ;
wire \vga_pic_inst|rom_addr[10]~31_combout ;
wire \vga_pic_inst|rom_addr[10]~32 ;
wire \vga_pic_inst|rom_addr[11]~33_combout ;
wire \vga_pic_inst|rom_addr[11]~34 ;
wire \vga_pic_inst|rom_addr[12]~35_combout ;
wire \vga_pic_inst|rom_addr[12]~36 ;
wire \vga_pic_inst|rom_addr[13]~37_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[1]~0_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[1]~0_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \vga_ctrl_inst|rgb_valid~0_combout ;
wire \vga_ctrl_inst|rgb[0]~0_combout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \vga_ctrl_inst|rgb[1]~1_combout ;
wire \vga_ctrl_inst|rgb[2]~2_combout ;
wire \vga_ctrl_inst|rgb[3]~3_combout ;
wire \vga_ctrl_inst|rgb[4]~4_combout ;
wire \vga_ctrl_inst|rgb[7]~5_combout ;
wire \vga_ctrl_inst|rgb[10]~6_combout ;
wire \vga_ctrl_inst|rgb[13]~7_combout ;
wire [4:0] \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [5:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [9:0] \vga_ctrl_inst|cnt_h ;
wire [13:0] \vga_pic_inst|rom_addr ;
wire [9:0] \vga_ctrl_inst|cnt_v ;

wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \hsync~output (
	.i(!\vga_ctrl_inst|LessThan0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \vsync~output (
	.i(!\vga_ctrl_inst|LessThan1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N23
cycloneive_io_obuf \rgb[0]~output (
	.i(!\vga_ctrl_inst|rgb[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[0]),
	.obar());
// synopsys translate_off
defparam \rgb[0]~output .bus_hold = "false";
defparam \rgb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N2
cycloneive_io_obuf \rgb[1]~output (
	.i(!\vga_ctrl_inst|rgb[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[1]),
	.obar());
// synopsys translate_off
defparam \rgb[1]~output .bus_hold = "false";
defparam \rgb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \rgb[2]~output (
	.i(\vga_ctrl_inst|rgb[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[2]),
	.obar());
// synopsys translate_off
defparam \rgb[2]~output .bus_hold = "false";
defparam \rgb[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \rgb[3]~output (
	.i(\vga_ctrl_inst|rgb[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[3]),
	.obar());
// synopsys translate_off
defparam \rgb[3]~output .bus_hold = "false";
defparam \rgb[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \rgb[4]~output (
	.i(!\vga_ctrl_inst|rgb[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[4]),
	.obar());
// synopsys translate_off
defparam \rgb[4]~output .bus_hold = "false";
defparam \rgb[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \rgb[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[5]),
	.obar());
// synopsys translate_off
defparam \rgb[5]~output .bus_hold = "false";
defparam \rgb[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \rgb[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[6]),
	.obar());
// synopsys translate_off
defparam \rgb[6]~output .bus_hold = "false";
defparam \rgb[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \rgb[7]~output (
	.i(\vga_ctrl_inst|rgb[7]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[7]),
	.obar());
// synopsys translate_off
defparam \rgb[7]~output .bus_hold = "false";
defparam \rgb[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \rgb[8]~output (
	.i(!\vga_ctrl_inst|rgb[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[8]),
	.obar());
// synopsys translate_off
defparam \rgb[8]~output .bus_hold = "false";
defparam \rgb[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \rgb[9]~output (
	.i(!\vga_ctrl_inst|rgb[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[9]),
	.obar());
// synopsys translate_off
defparam \rgb[9]~output .bus_hold = "false";
defparam \rgb[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \rgb[10]~output (
	.i(\vga_ctrl_inst|rgb[10]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[10]),
	.obar());
// synopsys translate_off
defparam \rgb[10]~output .bus_hold = "false";
defparam \rgb[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \rgb[11]~output (
	.i(\vga_ctrl_inst|rgb[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[11]),
	.obar());
// synopsys translate_off
defparam \rgb[11]~output .bus_hold = "false";
defparam \rgb[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \rgb[12]~output (
	.i(\vga_ctrl_inst|rgb[7]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[12]),
	.obar());
// synopsys translate_off
defparam \rgb[12]~output .bus_hold = "false";
defparam \rgb[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \rgb[13]~output (
	.i(\vga_ctrl_inst|rgb[13]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[13]),
	.obar());
// synopsys translate_off
defparam \rgb[13]~output .bus_hold = "false";
defparam \rgb[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \rgb[14]~output (
	.i(\vga_ctrl_inst|rgb[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[14]),
	.obar());
// synopsys translate_off
defparam \rgb[14]~output .bus_hold = "false";
defparam \rgb[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cycloneive_io_obuf \rgb[15]~output (
	.i(!\vga_ctrl_inst|rgb[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[15]),
	.obar());
// synopsys translate_off
defparam \rgb[15]~output .bus_hold = "false";
defparam \rgb[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \sys_rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_rst_n~inputclkctrl .clock_type = "global clock";
defparam \sys_rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \clk_gen_inst|altpll_component|auto_generated|pll1 (
	.areset(!\sys_rst_n~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sys_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_high = 11;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_low = 10;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 147;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 74;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m = 74;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .n = 7;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 236;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add0~0 (
// Equation(s):
// \vga_ctrl_inst|Add0~0_combout  = \vga_ctrl_inst|cnt_h [0] $ (VCC)
// \vga_ctrl_inst|Add0~1  = CARRY(\vga_ctrl_inst|cnt_h [0])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add0~0_combout ),
	.cout(\vga_ctrl_inst|Add0~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y3_N24
cycloneive_lcell_comb \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y3_N25
dffeas \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y3_N18
cycloneive_lcell_comb \rst_n~0 (
// Equation(s):
// \rst_n~0_combout  = ((!\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ) # (!\sys_rst_n~input_o )) # (!\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\sys_rst_n~input_o ),
	.datad(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\rst_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_n~0 .lut_mask = 16'h5FFF;
defparam \rst_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst_n~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~0clkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~0clkctrl .clock_type = "global clock";
defparam \rst_n~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \vga_ctrl_inst|cnt_h[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add0~2 (
// Equation(s):
// \vga_ctrl_inst|Add0~2_combout  = (\vga_ctrl_inst|cnt_h [1] & (!\vga_ctrl_inst|Add0~1 )) # (!\vga_ctrl_inst|cnt_h [1] & ((\vga_ctrl_inst|Add0~1 ) # (GND)))
// \vga_ctrl_inst|Add0~3  = CARRY((!\vga_ctrl_inst|Add0~1 ) # (!\vga_ctrl_inst|cnt_h [1]))

	.dataa(\vga_ctrl_inst|cnt_h [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~1 ),
	.combout(\vga_ctrl_inst|Add0~2_combout ),
	.cout(\vga_ctrl_inst|Add0~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \vga_ctrl_inst|cnt_h[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add0~4 (
// Equation(s):
// \vga_ctrl_inst|Add0~4_combout  = (\vga_ctrl_inst|cnt_h [2] & (\vga_ctrl_inst|Add0~3  $ (GND))) # (!\vga_ctrl_inst|cnt_h [2] & (!\vga_ctrl_inst|Add0~3  & VCC))
// \vga_ctrl_inst|Add0~5  = CARRY((\vga_ctrl_inst|cnt_h [2] & !\vga_ctrl_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~3 ),
	.combout(\vga_ctrl_inst|Add0~4_combout ),
	.cout(\vga_ctrl_inst|Add0~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \vga_ctrl_inst|cnt_h[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add0~6 (
// Equation(s):
// \vga_ctrl_inst|Add0~6_combout  = (\vga_ctrl_inst|cnt_h [3] & (!\vga_ctrl_inst|Add0~5 )) # (!\vga_ctrl_inst|cnt_h [3] & ((\vga_ctrl_inst|Add0~5 ) # (GND)))
// \vga_ctrl_inst|Add0~7  = CARRY((!\vga_ctrl_inst|Add0~5 ) # (!\vga_ctrl_inst|cnt_h [3]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~5 ),
	.combout(\vga_ctrl_inst|Add0~6_combout ),
	.cout(\vga_ctrl_inst|Add0~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \vga_ctrl_inst|cnt_h[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add0~8 (
// Equation(s):
// \vga_ctrl_inst|Add0~8_combout  = (\vga_ctrl_inst|cnt_h [4] & (\vga_ctrl_inst|Add0~7  $ (GND))) # (!\vga_ctrl_inst|cnt_h [4] & (!\vga_ctrl_inst|Add0~7  & VCC))
// \vga_ctrl_inst|Add0~9  = CARRY((\vga_ctrl_inst|cnt_h [4] & !\vga_ctrl_inst|Add0~7 ))

	.dataa(\vga_ctrl_inst|cnt_h [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~7 ),
	.combout(\vga_ctrl_inst|Add0~8_combout ),
	.cout(\vga_ctrl_inst|Add0~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~8 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \vga_ctrl_inst|cnt_h[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add0~10 (
// Equation(s):
// \vga_ctrl_inst|Add0~10_combout  = (\vga_ctrl_inst|cnt_h [5] & (!\vga_ctrl_inst|Add0~9 )) # (!\vga_ctrl_inst|cnt_h [5] & ((\vga_ctrl_inst|Add0~9 ) # (GND)))
// \vga_ctrl_inst|Add0~11  = CARRY((!\vga_ctrl_inst|Add0~9 ) # (!\vga_ctrl_inst|cnt_h [5]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~9 ),
	.combout(\vga_ctrl_inst|Add0~10_combout ),
	.cout(\vga_ctrl_inst|Add0~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add0~12 (
// Equation(s):
// \vga_ctrl_inst|Add0~12_combout  = (\vga_ctrl_inst|cnt_h [6] & (\vga_ctrl_inst|Add0~11  $ (GND))) # (!\vga_ctrl_inst|cnt_h [6] & (!\vga_ctrl_inst|Add0~11  & VCC))
// \vga_ctrl_inst|Add0~13  = CARRY((\vga_ctrl_inst|cnt_h [6] & !\vga_ctrl_inst|Add0~11 ))

	.dataa(\vga_ctrl_inst|cnt_h [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~11 ),
	.combout(\vga_ctrl_inst|Add0~12_combout ),
	.cout(\vga_ctrl_inst|Add0~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~12 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add0~14 (
// Equation(s):
// \vga_ctrl_inst|Add0~14_combout  = (\vga_ctrl_inst|cnt_h [7] & (!\vga_ctrl_inst|Add0~13 )) # (!\vga_ctrl_inst|cnt_h [7] & ((\vga_ctrl_inst|Add0~13 ) # (GND)))
// \vga_ctrl_inst|Add0~15  = CARRY((!\vga_ctrl_inst|Add0~13 ) # (!\vga_ctrl_inst|cnt_h [7]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~13 ),
	.combout(\vga_ctrl_inst|Add0~14_combout ),
	.cout(\vga_ctrl_inst|Add0~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \vga_ctrl_inst|cnt_h[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \vga_ctrl_inst|Add0~16 (
// Equation(s):
// \vga_ctrl_inst|Add0~16_combout  = (\vga_ctrl_inst|cnt_h [8] & (\vga_ctrl_inst|Add0~15  $ (GND))) # (!\vga_ctrl_inst|cnt_h [8] & (!\vga_ctrl_inst|Add0~15  & VCC))
// \vga_ctrl_inst|Add0~17  = CARRY((\vga_ctrl_inst|cnt_h [8] & !\vga_ctrl_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add0~15 ),
	.combout(\vga_ctrl_inst|Add0~16_combout ),
	.cout(\vga_ctrl_inst|Add0~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \vga_ctrl_inst|cnt_h~2 (
// Equation(s):
// \vga_ctrl_inst|cnt_h~2_combout  = (\vga_ctrl_inst|Add0~16_combout  & !\vga_ctrl_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add0~16_combout ),
	.datad(\vga_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_h~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h~2 .lut_mask = 16'h00F0;
defparam \vga_ctrl_inst|cnt_h~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \vga_ctrl_inst|cnt_h[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_h~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[8] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \vga_ctrl_inst|Add0~18 (
// Equation(s):
// \vga_ctrl_inst|Add0~18_combout  = \vga_ctrl_inst|cnt_h [9] $ (\vga_ctrl_inst|Add0~17 )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add0~17 ),
	.combout(\vga_ctrl_inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add0~18 .lut_mask = 16'h3C3C;
defparam \vga_ctrl_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \vga_ctrl_inst|cnt_h~1 (
// Equation(s):
// \vga_ctrl_inst|cnt_h~1_combout  = (\vga_ctrl_inst|Add0~18_combout  & !\vga_ctrl_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add0~18_combout ),
	.datac(\vga_ctrl_inst|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_h~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h~1 .lut_mask = 16'h0C0C;
defparam \vga_ctrl_inst|cnt_h~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \vga_ctrl_inst|cnt_h[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_h~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[9] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \vga_ctrl_inst|Equal0~1 (
// Equation(s):
// \vga_ctrl_inst|Equal0~1_combout  = (!\vga_ctrl_inst|cnt_h [6] & (!\vga_ctrl_inst|cnt_h [5] & (\vga_ctrl_inst|cnt_h [9] & \vga_ctrl_inst|cnt_h [8])))

	.dataa(\vga_ctrl_inst|cnt_h [6]),
	.datab(\vga_ctrl_inst|cnt_h [5]),
	.datac(\vga_ctrl_inst|cnt_h [9]),
	.datad(\vga_ctrl_inst|cnt_h [8]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal0~1 .lut_mask = 16'h1000;
defparam \vga_ctrl_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \vga_ctrl_inst|Equal0~0 (
// Equation(s):
// \vga_ctrl_inst|Equal0~0_combout  = (\vga_ctrl_inst|cnt_h [1] & (\vga_ctrl_inst|cnt_h [3] & (\vga_ctrl_inst|cnt_h [0] & \vga_ctrl_inst|cnt_h [2])))

	.dataa(\vga_ctrl_inst|cnt_h [1]),
	.datab(\vga_ctrl_inst|cnt_h [3]),
	.datac(\vga_ctrl_inst|cnt_h [0]),
	.datad(\vga_ctrl_inst|cnt_h [2]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal0~0 .lut_mask = 16'h8000;
defparam \vga_ctrl_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \vga_ctrl_inst|Equal0~2 (
// Equation(s):
// \vga_ctrl_inst|Equal0~2_combout  = (\vga_ctrl_inst|cnt_h [4] & (\vga_ctrl_inst|Equal0~1_combout  & (\vga_ctrl_inst|Equal0~0_combout  & !\vga_ctrl_inst|cnt_h [7])))

	.dataa(\vga_ctrl_inst|cnt_h [4]),
	.datab(\vga_ctrl_inst|Equal0~1_combout ),
	.datac(\vga_ctrl_inst|Equal0~0_combout ),
	.datad(\vga_ctrl_inst|cnt_h [7]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal0~2 .lut_mask = 16'h0080;
defparam \vga_ctrl_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \vga_ctrl_inst|cnt_h~0 (
// Equation(s):
// \vga_ctrl_inst|cnt_h~0_combout  = (\vga_ctrl_inst|Add0~10_combout  & !\vga_ctrl_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add0~10_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_h~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h~0 .lut_mask = 16'h00CC;
defparam \vga_ctrl_inst|cnt_h~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \vga_ctrl_inst|cnt_h[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_h~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \vga_ctrl_inst|cnt_h[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_h[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_h[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \vga_ctrl_inst|LessThan2~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan2~0_combout  = (!\vga_ctrl_inst|cnt_h [9] & !\vga_ctrl_inst|cnt_h [8])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [9]),
	.datac(\vga_ctrl_inst|cnt_h [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan2~0 .lut_mask = 16'h0303;
defparam \vga_ctrl_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \vga_ctrl_inst|LessThan0~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan0~0_combout  = ((\vga_ctrl_inst|cnt_h [7]) # ((\vga_ctrl_inst|cnt_h [6] & \vga_ctrl_inst|cnt_h [5]))) # (!\vga_ctrl_inst|LessThan2~0_combout )

	.dataa(\vga_ctrl_inst|cnt_h [6]),
	.datab(\vga_ctrl_inst|LessThan2~0_combout ),
	.datac(\vga_ctrl_inst|cnt_h [7]),
	.datad(\vga_ctrl_inst|cnt_h [5]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan0~0 .lut_mask = 16'hFBF3;
defparam \vga_ctrl_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add1~0 (
// Equation(s):
// \vga_ctrl_inst|Add1~0_combout  = \vga_ctrl_inst|cnt_v [0] $ (VCC)
// \vga_ctrl_inst|Add1~1  = CARRY(\vga_ctrl_inst|cnt_v [0])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add1~0_combout ),
	.cout(\vga_ctrl_inst|Add1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~0 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[0]~10 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[0]~10_combout  = (\vga_ctrl_inst|cnt_v[9]~0_combout  & (\vga_ctrl_inst|cnt_v [0] & (!\vga_ctrl_inst|Equal0~2_combout ))) # (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~0_combout ) # ((\vga_ctrl_inst|cnt_v [0] & 
// !\vga_ctrl_inst|Equal0~2_combout ))))

	.dataa(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_ctrl_inst|cnt_v [0]),
	.datac(\vga_ctrl_inst|Equal0~2_combout ),
	.datad(\vga_ctrl_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[0]~10 .lut_mask = 16'h5D0C;
defparam \vga_ctrl_inst|cnt_v[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \vga_ctrl_inst|cnt_v[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_inst|cnt_v[0]~10_combout ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add1~2 (
// Equation(s):
// \vga_ctrl_inst|Add1~2_combout  = (\vga_ctrl_inst|cnt_v [1] & (!\vga_ctrl_inst|Add1~1 )) # (!\vga_ctrl_inst|cnt_v [1] & ((\vga_ctrl_inst|Add1~1 ) # (GND)))
// \vga_ctrl_inst|Add1~3  = CARRY((!\vga_ctrl_inst|Add1~1 ) # (!\vga_ctrl_inst|cnt_v [1]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~1 ),
	.combout(\vga_ctrl_inst|Add1~2_combout ),
	.cout(\vga_ctrl_inst|Add1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[1]~5 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[1]~5_combout  = (\vga_ctrl_inst|Equal0~2_combout  & (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~2_combout )))) # (!\vga_ctrl_inst|Equal0~2_combout  & ((\vga_ctrl_inst|cnt_v [1]) # ((!\vga_ctrl_inst|cnt_v[9]~0_combout  
// & \vga_ctrl_inst|Add1~2_combout ))))

	.dataa(\vga_ctrl_inst|Equal0~2_combout ),
	.datab(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\vga_ctrl_inst|cnt_v [1]),
	.datad(\vga_ctrl_inst|Add1~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[1]~5 .lut_mask = 16'h7350;
defparam \vga_ctrl_inst|cnt_v[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N27
dffeas \vga_ctrl_inst|cnt_v[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add1~4 (
// Equation(s):
// \vga_ctrl_inst|Add1~4_combout  = (\vga_ctrl_inst|cnt_v [2] & (\vga_ctrl_inst|Add1~3  $ (GND))) # (!\vga_ctrl_inst|cnt_v [2] & (!\vga_ctrl_inst|Add1~3  & VCC))
// \vga_ctrl_inst|Add1~5  = CARRY((\vga_ctrl_inst|cnt_v [2] & !\vga_ctrl_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~3 ),
	.combout(\vga_ctrl_inst|Add1~4_combout ),
	.cout(\vga_ctrl_inst|Add1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[2]~9 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[2]~9_combout  = (\vga_ctrl_inst|cnt_v[9]~0_combout  & (!\vga_ctrl_inst|Equal0~2_combout  & (\vga_ctrl_inst|cnt_v [2]))) # (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~4_combout ) # ((!\vga_ctrl_inst|Equal0~2_combout  & 
// \vga_ctrl_inst|cnt_v [2]))))

	.dataa(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_ctrl_inst|Equal0~2_combout ),
	.datac(\vga_ctrl_inst|cnt_v [2]),
	.datad(\vga_ctrl_inst|Add1~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[2]~9 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|cnt_v[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \vga_ctrl_inst|cnt_v[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add1~6 (
// Equation(s):
// \vga_ctrl_inst|Add1~6_combout  = (\vga_ctrl_inst|cnt_v [3] & (!\vga_ctrl_inst|Add1~5 )) # (!\vga_ctrl_inst|cnt_v [3] & ((\vga_ctrl_inst|Add1~5 ) # (GND)))
// \vga_ctrl_inst|Add1~7  = CARRY((!\vga_ctrl_inst|Add1~5 ) # (!\vga_ctrl_inst|cnt_v [3]))

	.dataa(\vga_ctrl_inst|cnt_v [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~5 ),
	.combout(\vga_ctrl_inst|Add1~6_combout ),
	.cout(\vga_ctrl_inst|Add1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~6 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[3]~8 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[3]~8_combout  = (\vga_ctrl_inst|Add1~6_combout  & (((!\vga_ctrl_inst|Equal0~2_combout  & \vga_ctrl_inst|cnt_v [3])) # (!\vga_ctrl_inst|cnt_v[9]~0_combout ))) # (!\vga_ctrl_inst|Add1~6_combout  & (!\vga_ctrl_inst|Equal0~2_combout  & 
// (\vga_ctrl_inst|cnt_v [3])))

	.dataa(\vga_ctrl_inst|Add1~6_combout ),
	.datab(\vga_ctrl_inst|Equal0~2_combout ),
	.datac(\vga_ctrl_inst|cnt_v [3]),
	.datad(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[3]~8 .lut_mask = 16'h30BA;
defparam \vga_ctrl_inst|cnt_v[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \vga_ctrl_inst|cnt_v[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add1~8 (
// Equation(s):
// \vga_ctrl_inst|Add1~8_combout  = (\vga_ctrl_inst|cnt_v [4] & (\vga_ctrl_inst|Add1~7  $ (GND))) # (!\vga_ctrl_inst|cnt_v [4] & (!\vga_ctrl_inst|Add1~7  & VCC))
// \vga_ctrl_inst|Add1~9  = CARRY((\vga_ctrl_inst|cnt_v [4] & !\vga_ctrl_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~7 ),
	.combout(\vga_ctrl_inst|Add1~8_combout ),
	.cout(\vga_ctrl_inst|Add1~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[4]~7 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[4]~7_combout  = (\vga_ctrl_inst|cnt_v[9]~0_combout  & (((\vga_ctrl_inst|cnt_v [4] & !\vga_ctrl_inst|Equal0~2_combout )))) # (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~8_combout ) # ((\vga_ctrl_inst|cnt_v [4] & 
// !\vga_ctrl_inst|Equal0~2_combout ))))

	.dataa(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_ctrl_inst|Add1~8_combout ),
	.datac(\vga_ctrl_inst|cnt_v [4]),
	.datad(\vga_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[4]~7 .lut_mask = 16'h44F4;
defparam \vga_ctrl_inst|cnt_v[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \vga_ctrl_inst|cnt_v[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add1~10 (
// Equation(s):
// \vga_ctrl_inst|Add1~10_combout  = (\vga_ctrl_inst|cnt_v [5] & (!\vga_ctrl_inst|Add1~9 )) # (!\vga_ctrl_inst|cnt_v [5] & ((\vga_ctrl_inst|Add1~9 ) # (GND)))
// \vga_ctrl_inst|Add1~11  = CARRY((!\vga_ctrl_inst|Add1~9 ) # (!\vga_ctrl_inst|cnt_v [5]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~9 ),
	.combout(\vga_ctrl_inst|Add1~10_combout ),
	.cout(\vga_ctrl_inst|Add1~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~10 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[5]~6 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[5]~6_combout  = (\vga_ctrl_inst|cnt_v[9]~0_combout  & (!\vga_ctrl_inst|Equal0~2_combout  & (\vga_ctrl_inst|cnt_v [5]))) # (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~10_combout ) # ((!\vga_ctrl_inst|Equal0~2_combout  
// & \vga_ctrl_inst|cnt_v [5]))))

	.dataa(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_ctrl_inst|Equal0~2_combout ),
	.datac(\vga_ctrl_inst|cnt_v [5]),
	.datad(\vga_ctrl_inst|Add1~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[5]~6 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|cnt_v[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \vga_ctrl_inst|cnt_v[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add1~12 (
// Equation(s):
// \vga_ctrl_inst|Add1~12_combout  = (\vga_ctrl_inst|cnt_v [6] & (\vga_ctrl_inst|Add1~11  $ (GND))) # (!\vga_ctrl_inst|cnt_v [6] & (!\vga_ctrl_inst|Add1~11  & VCC))
// \vga_ctrl_inst|Add1~13  = CARRY((\vga_ctrl_inst|cnt_v [6] & !\vga_ctrl_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~11 ),
	.combout(\vga_ctrl_inst|Add1~12_combout ),
	.cout(\vga_ctrl_inst|Add1~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add1~14 (
// Equation(s):
// \vga_ctrl_inst|Add1~14_combout  = (\vga_ctrl_inst|cnt_v [7] & (!\vga_ctrl_inst|Add1~13 )) # (!\vga_ctrl_inst|cnt_v [7] & ((\vga_ctrl_inst|Add1~13 ) # (GND)))
// \vga_ctrl_inst|Add1~15  = CARRY((!\vga_ctrl_inst|Add1~13 ) # (!\vga_ctrl_inst|cnt_v [7]))

	.dataa(\vga_ctrl_inst|cnt_v [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~13 ),
	.combout(\vga_ctrl_inst|Add1~14_combout ),
	.cout(\vga_ctrl_inst|Add1~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~14 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[7]~3 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[7]~3_combout  = (\vga_ctrl_inst|cnt_v[9]~0_combout  & (!\vga_ctrl_inst|Equal0~2_combout  & (\vga_ctrl_inst|cnt_v [7]))) # (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~14_combout ) # ((!\vga_ctrl_inst|Equal0~2_combout  
// & \vga_ctrl_inst|cnt_v [7]))))

	.dataa(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_ctrl_inst|Equal0~2_combout ),
	.datac(\vga_ctrl_inst|cnt_v [7]),
	.datad(\vga_ctrl_inst|Add1~14_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[7]~3 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|cnt_v[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \vga_ctrl_inst|cnt_v[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[7]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add1~16 (
// Equation(s):
// \vga_ctrl_inst|Add1~16_combout  = (\vga_ctrl_inst|cnt_v [8] & (\vga_ctrl_inst|Add1~15  $ (GND))) # (!\vga_ctrl_inst|cnt_v [8] & (!\vga_ctrl_inst|Add1~15  & VCC))
// \vga_ctrl_inst|Add1~17  = CARRY((\vga_ctrl_inst|cnt_v [8] & !\vga_ctrl_inst|Add1~15 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~15 ),
	.combout(\vga_ctrl_inst|Add1~16_combout ),
	.cout(\vga_ctrl_inst|Add1~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~16 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[8]~2 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[8]~2_combout  = (\vga_ctrl_inst|Add1~16_combout  & (((!\vga_ctrl_inst|Equal0~2_combout  & \vga_ctrl_inst|cnt_v [8])) # (!\vga_ctrl_inst|cnt_v[9]~0_combout ))) # (!\vga_ctrl_inst|Add1~16_combout  & (!\vga_ctrl_inst|Equal0~2_combout  & 
// (\vga_ctrl_inst|cnt_v [8])))

	.dataa(\vga_ctrl_inst|Add1~16_combout ),
	.datab(\vga_ctrl_inst|Equal0~2_combout ),
	.datac(\vga_ctrl_inst|cnt_v [8]),
	.datad(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[8]~2 .lut_mask = 16'h30BA;
defparam \vga_ctrl_inst|cnt_v[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \vga_ctrl_inst|cnt_v[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[8]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[8] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add1~18 (
// Equation(s):
// \vga_ctrl_inst|Add1~18_combout  = \vga_ctrl_inst|cnt_v [9] $ (\vga_ctrl_inst|Add1~17 )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add1~17 ),
	.combout(\vga_ctrl_inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~18 .lut_mask = 16'h3C3C;
defparam \vga_ctrl_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[9]~1 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[9]~1_combout  = (\vga_ctrl_inst|Add1~18_combout  & (((!\vga_ctrl_inst|Equal0~2_combout  & \vga_ctrl_inst|cnt_v [9])) # (!\vga_ctrl_inst|cnt_v[9]~0_combout ))) # (!\vga_ctrl_inst|Add1~18_combout  & (!\vga_ctrl_inst|Equal0~2_combout  & 
// (\vga_ctrl_inst|cnt_v [9])))

	.dataa(\vga_ctrl_inst|Add1~18_combout ),
	.datab(\vga_ctrl_inst|Equal0~2_combout ),
	.datac(\vga_ctrl_inst|cnt_v [9]),
	.datad(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[9]~1 .lut_mask = 16'h30BA;
defparam \vga_ctrl_inst|cnt_v[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N1
dffeas \vga_ctrl_inst|cnt_v[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[9]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[9] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \vga_ctrl_inst|always1~1 (
// Equation(s):
// \vga_ctrl_inst|always1~1_combout  = (\vga_ctrl_inst|cnt_v [3] & (!\vga_ctrl_inst|cnt_v [4] & (\vga_ctrl_inst|cnt_v [9] & \vga_ctrl_inst|cnt_v [2])))

	.dataa(\vga_ctrl_inst|cnt_v [3]),
	.datab(\vga_ctrl_inst|cnt_v [4]),
	.datac(\vga_ctrl_inst|cnt_v [9]),
	.datad(\vga_ctrl_inst|cnt_v [2]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always1~1 .lut_mask = 16'h2000;
defparam \vga_ctrl_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[9]~0 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[9]~0_combout  = ((!\vga_ctrl_inst|cnt_v [0] & (\vga_ctrl_inst|always1~1_combout  & \vga_ctrl_inst|always1~0_combout ))) # (!\vga_ctrl_inst|Equal0~2_combout )

	.dataa(\vga_ctrl_inst|cnt_v [0]),
	.datab(\vga_ctrl_inst|Equal0~2_combout ),
	.datac(\vga_ctrl_inst|always1~1_combout ),
	.datad(\vga_ctrl_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[9]~0 .lut_mask = 16'h7333;
defparam \vga_ctrl_inst|cnt_v[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \vga_ctrl_inst|cnt_v[6]~4 (
// Equation(s):
// \vga_ctrl_inst|cnt_v[6]~4_combout  = (\vga_ctrl_inst|cnt_v[9]~0_combout  & (!\vga_ctrl_inst|Equal0~2_combout  & (\vga_ctrl_inst|cnt_v [6]))) # (!\vga_ctrl_inst|cnt_v[9]~0_combout  & ((\vga_ctrl_inst|Add1~12_combout ) # ((!\vga_ctrl_inst|Equal0~2_combout  
// & \vga_ctrl_inst|cnt_v [6]))))

	.dataa(\vga_ctrl_inst|cnt_v[9]~0_combout ),
	.datab(\vga_ctrl_inst|Equal0~2_combout ),
	.datac(\vga_ctrl_inst|cnt_v [6]),
	.datad(\vga_ctrl_inst|Add1~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt_v[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[6]~4 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|cnt_v[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \vga_ctrl_inst|cnt_v[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt_v[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt_v [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt_v[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt_v[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \vga_ctrl_inst|pix_data_req~0 (
// Equation(s):
// \vga_ctrl_inst|pix_data_req~0_combout  = (!\vga_ctrl_inst|cnt_v [6] & (!\vga_ctrl_inst|cnt_v [8] & !\vga_ctrl_inst|cnt_v [7]))

	.dataa(\vga_ctrl_inst|cnt_v [6]),
	.datab(\vga_ctrl_inst|cnt_v [8]),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt_v [7]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|pix_data_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|pix_data_req~0 .lut_mask = 16'h0011;
defparam \vga_ctrl_inst|pix_data_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \vga_ctrl_inst|always1~0 (
// Equation(s):
// \vga_ctrl_inst|always1~0_combout  = (\vga_ctrl_inst|pix_data_req~0_combout  & (!\vga_ctrl_inst|cnt_v [1] & !\vga_ctrl_inst|cnt_v [5]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|pix_data_req~0_combout ),
	.datac(\vga_ctrl_inst|cnt_v [1]),
	.datad(\vga_ctrl_inst|cnt_v [5]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always1~0 .lut_mask = 16'h000C;
defparam \vga_ctrl_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~0_combout  = (!\vga_ctrl_inst|cnt_v [3] & (!\vga_ctrl_inst|cnt_v [4] & !\vga_ctrl_inst|cnt_v [2]))

	.dataa(\vga_ctrl_inst|cnt_v [3]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|cnt_v [4]),
	.datad(\vga_ctrl_inst|cnt_v [2]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~0 .lut_mask = 16'h0005;
defparam \vga_ctrl_inst|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \vga_ctrl_inst|LessThan1~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan1~0_combout  = ((\vga_ctrl_inst|cnt_v [9]) # (!\vga_ctrl_inst|LessThan6~0_combout )) # (!\vga_ctrl_inst|always1~0_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|always1~0_combout ),
	.datac(\vga_ctrl_inst|LessThan6~0_combout ),
	.datad(\vga_ctrl_inst|cnt_v [9]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan1~0 .lut_mask = 16'hFF3F;
defparam \vga_ctrl_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~1_combout  = (\vga_ctrl_inst|LessThan6~0_combout  & ((!\vga_ctrl_inst|cnt_v [1]) # (!\vga_ctrl_inst|cnt_v [0])))

	.dataa(\vga_ctrl_inst|cnt_v [0]),
	.datab(\vga_ctrl_inst|LessThan6~0_combout ),
	.datac(\vga_ctrl_inst|cnt_v [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~1 .lut_mask = 16'h4C4C;
defparam \vga_ctrl_inst|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \vga_ctrl_inst|pix_data_req~1 (
// Equation(s):
// \vga_ctrl_inst|pix_data_req~1_combout  = (\vga_ctrl_inst|cnt_v [9] & (((\vga_ctrl_inst|cnt_v [5]) # (!\vga_ctrl_inst|pix_data_req~0_combout )) # (!\vga_ctrl_inst|LessThan6~1_combout ))) # (!\vga_ctrl_inst|cnt_v [9] & (\vga_ctrl_inst|pix_data_req~0_combout 
//  & ((\vga_ctrl_inst|LessThan6~1_combout ) # (!\vga_ctrl_inst|cnt_v [5]))))

	.dataa(\vga_ctrl_inst|LessThan6~1_combout ),
	.datab(\vga_ctrl_inst|cnt_v [9]),
	.datac(\vga_ctrl_inst|pix_data_req~0_combout ),
	.datad(\vga_ctrl_inst|cnt_v [5]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|pix_data_req~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|pix_data_req~1 .lut_mask = 16'hEC7C;
defparam \vga_ctrl_inst|pix_data_req~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \vga_ctrl_inst|LessThan5~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan5~1_combout  = (!\vga_ctrl_inst|cnt_h [4] & (!\vga_ctrl_inst|cnt_h [5] & (!\vga_ctrl_inst|cnt_h [6] & !\vga_ctrl_inst|cnt_h [7])))

	.dataa(\vga_ctrl_inst|cnt_h [4]),
	.datab(\vga_ctrl_inst|cnt_h [5]),
	.datac(\vga_ctrl_inst|cnt_h [6]),
	.datad(\vga_ctrl_inst|cnt_h [7]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan5~1 .lut_mask = 16'h0001;
defparam \vga_ctrl_inst|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \vga_ctrl_inst|LessThan5~2 (
// Equation(s):
// \vga_ctrl_inst|LessThan5~2_combout  = (((!\vga_ctrl_inst|Equal0~0_combout  & \vga_ctrl_inst|LessThan5~1_combout )) # (!\vga_ctrl_inst|cnt_h [8])) # (!\vga_ctrl_inst|cnt_h [9])

	.dataa(\vga_ctrl_inst|Equal0~0_combout ),
	.datab(\vga_ctrl_inst|LessThan5~1_combout ),
	.datac(\vga_ctrl_inst|cnt_h [9]),
	.datad(\vga_ctrl_inst|cnt_h [8]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan5~2 .lut_mask = 16'h4FFF;
defparam \vga_ctrl_inst|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \vga_ctrl_inst|LessThan5~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan5~0_combout  = (!\vga_ctrl_inst|cnt_h [5] & (!\vga_ctrl_inst|cnt_h [6] & !\vga_ctrl_inst|cnt_h [4]))

	.dataa(\vga_ctrl_inst|cnt_h [5]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|cnt_h [6]),
	.datad(\vga_ctrl_inst|cnt_h [4]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan5~0 .lut_mask = 16'h0005;
defparam \vga_ctrl_inst|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \vga_pic_inst|rd_en~0 (
// Equation(s):
// \vga_pic_inst|rd_en~0_combout  = ((\vga_ctrl_inst|cnt_h [7] & ((\vga_ctrl_inst|Equal0~0_combout ) # (!\vga_ctrl_inst|LessThan5~0_combout )))) # (!\vga_ctrl_inst|LessThan2~0_combout )

	.dataa(\vga_ctrl_inst|Equal0~0_combout ),
	.datab(\vga_ctrl_inst|LessThan2~0_combout ),
	.datac(\vga_ctrl_inst|cnt_h [7]),
	.datad(\vga_ctrl_inst|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~0 .lut_mask = 16'hB3F3;
defparam \vga_pic_inst|rd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \vga_pic_inst|rd_en~1 (
// Equation(s):
// \vga_pic_inst|rd_en~1_combout  = (!\vga_ctrl_inst|pix_data_req~1_combout  & (\vga_ctrl_inst|LessThan5~2_combout  & \vga_pic_inst|rd_en~0_combout ))

	.dataa(\vga_ctrl_inst|pix_data_req~1_combout ),
	.datab(\vga_ctrl_inst|LessThan5~2_combout ),
	.datac(\vga_pic_inst|rd_en~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~1 .lut_mask = 16'h4040;
defparam \vga_pic_inst|rd_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \vga_ctrl_inst|Add3~1 (
// Equation(s):
// \vga_ctrl_inst|Add3~1_cout  = CARRY((\vga_ctrl_inst|cnt_v [0] & \vga_ctrl_inst|cnt_v [1]))

	.dataa(\vga_ctrl_inst|cnt_v [0]),
	.datab(\vga_ctrl_inst|cnt_v [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ctrl_inst|Add3~1_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~1 .lut_mask = 16'h0088;
defparam \vga_ctrl_inst|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \vga_ctrl_inst|Add3~3 (
// Equation(s):
// \vga_ctrl_inst|Add3~3_cout  = CARRY((!\vga_ctrl_inst|cnt_v [2] & !\vga_ctrl_inst|Add3~1_cout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~1_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|Add3~3_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~3 .lut_mask = 16'h0003;
defparam \vga_ctrl_inst|Add3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add3~5 (
// Equation(s):
// \vga_ctrl_inst|Add3~5_cout  = CARRY((\vga_ctrl_inst|cnt_v [3]) # (!\vga_ctrl_inst|Add3~3_cout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~3_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|Add3~5_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~5 .lut_mask = 16'h00CF;
defparam \vga_ctrl_inst|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add3~7 (
// Equation(s):
// \vga_ctrl_inst|Add3~7_cout  = CARRY((!\vga_ctrl_inst|cnt_v [4] & !\vga_ctrl_inst|Add3~5_cout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~5_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|Add3~7_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~7 .lut_mask = 16'h0003;
defparam \vga_ctrl_inst|Add3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add3~8 (
// Equation(s):
// \vga_ctrl_inst|Add3~8_combout  = (\vga_ctrl_inst|cnt_v [5] & (\vga_ctrl_inst|Add3~7_cout  $ (GND))) # (!\vga_ctrl_inst|cnt_v [5] & (!\vga_ctrl_inst|Add3~7_cout  & VCC))
// \vga_ctrl_inst|Add3~9  = CARRY((\vga_ctrl_inst|cnt_v [5] & !\vga_ctrl_inst|Add3~7_cout ))

	.dataa(\vga_ctrl_inst|cnt_v [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~7_cout ),
	.combout(\vga_ctrl_inst|Add3~8_combout ),
	.cout(\vga_ctrl_inst|Add3~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~8 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add3~10 (
// Equation(s):
// \vga_ctrl_inst|Add3~10_combout  = (\vga_ctrl_inst|cnt_v [6] & (\vga_ctrl_inst|Add3~9  & VCC)) # (!\vga_ctrl_inst|cnt_v [6] & (!\vga_ctrl_inst|Add3~9 ))
// \vga_ctrl_inst|Add3~11  = CARRY((!\vga_ctrl_inst|cnt_v [6] & !\vga_ctrl_inst|Add3~9 ))

	.dataa(\vga_ctrl_inst|cnt_v [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~9 ),
	.combout(\vga_ctrl_inst|Add3~10_combout ),
	.cout(\vga_ctrl_inst|Add3~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~10 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add3~12 (
// Equation(s):
// \vga_ctrl_inst|Add3~12_combout  = (\vga_ctrl_inst|cnt_v [7] & ((GND) # (!\vga_ctrl_inst|Add3~11 ))) # (!\vga_ctrl_inst|cnt_v [7] & (\vga_ctrl_inst|Add3~11  $ (GND)))
// \vga_ctrl_inst|Add3~13  = CARRY((\vga_ctrl_inst|cnt_v [7]) # (!\vga_ctrl_inst|Add3~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~11 ),
	.combout(\vga_ctrl_inst|Add3~12_combout ),
	.cout(\vga_ctrl_inst|Add3~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~12 .lut_mask = 16'h3CCF;
defparam \vga_ctrl_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add3~14 (
// Equation(s):
// \vga_ctrl_inst|Add3~14_combout  = (\vga_ctrl_inst|cnt_v [8] & (\vga_ctrl_inst|Add3~13  & VCC)) # (!\vga_ctrl_inst|cnt_v [8] & (!\vga_ctrl_inst|Add3~13 ))
// \vga_ctrl_inst|Add3~15  = CARRY((!\vga_ctrl_inst|cnt_v [8] & !\vga_ctrl_inst|Add3~13 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_v [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~13 ),
	.combout(\vga_ctrl_inst|Add3~14_combout ),
	.cout(\vga_ctrl_inst|Add3~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~14 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \vga_pic_inst|rd_en~2 (
// Equation(s):
// \vga_pic_inst|rd_en~2_combout  = (((!\vga_ctrl_inst|Add3~12_combout ) # (!\vga_ctrl_inst|Add3~14_combout )) # (!\vga_ctrl_inst|Add3~8_combout )) # (!\vga_ctrl_inst|Add3~10_combout )

	.dataa(\vga_ctrl_inst|Add3~10_combout ),
	.datab(\vga_ctrl_inst|Add3~8_combout ),
	.datac(\vga_ctrl_inst|Add3~14_combout ),
	.datad(\vga_ctrl_inst|Add3~12_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~2 .lut_mask = 16'h7FFF;
defparam \vga_pic_inst|rd_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add2~1 (
// Equation(s):
// \vga_ctrl_inst|Add2~1_cout  = CARRY((\vga_ctrl_inst|cnt_h [1] & \vga_ctrl_inst|cnt_h [0]))

	.dataa(\vga_ctrl_inst|cnt_h [1]),
	.datab(\vga_ctrl_inst|cnt_h [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ctrl_inst|Add2~1_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~1 .lut_mask = 16'h0088;
defparam \vga_ctrl_inst|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add2~3 (
// Equation(s):
// \vga_ctrl_inst|Add2~3_cout  = CARRY((!\vga_ctrl_inst|Add2~1_cout ) # (!\vga_ctrl_inst|cnt_h [2]))

	.dataa(\vga_ctrl_inst|cnt_h [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~1_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|Add2~3_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~3 .lut_mask = 16'h005F;
defparam \vga_ctrl_inst|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add2~5 (
// Equation(s):
// \vga_ctrl_inst|Add2~5_cout  = CARRY((\vga_ctrl_inst|cnt_h [3] & !\vga_ctrl_inst|Add2~3_cout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~3_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|Add2~5_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~5 .lut_mask = 16'h000C;
defparam \vga_ctrl_inst|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add2~7 (
// Equation(s):
// \vga_ctrl_inst|Add2~7_cout  = CARRY((!\vga_ctrl_inst|cnt_h [4] & !\vga_ctrl_inst|Add2~5_cout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~5_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|Add2~7_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~7 .lut_mask = 16'h0003;
defparam \vga_ctrl_inst|Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add2~9 (
// Equation(s):
// \vga_ctrl_inst|Add2~9_cout  = CARRY((\vga_ctrl_inst|cnt_h [5]) # (!\vga_ctrl_inst|Add2~7_cout ))

	.dataa(\vga_ctrl_inst|cnt_h [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~7_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|Add2~9_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~9 .lut_mask = 16'h00AF;
defparam \vga_ctrl_inst|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add2~11 (
// Equation(s):
// \vga_ctrl_inst|Add2~11_cout  = CARRY((!\vga_ctrl_inst|cnt_h [6] & !\vga_ctrl_inst|Add2~9_cout ))

	.dataa(\vga_ctrl_inst|cnt_h [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~9_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|Add2~11_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~11 .lut_mask = 16'h0005;
defparam \vga_ctrl_inst|Add2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add2~12 (
// Equation(s):
// \vga_ctrl_inst|Add2~12_combout  = (\vga_ctrl_inst|cnt_h [7] & (\vga_ctrl_inst|Add2~11_cout  $ (GND))) # (!\vga_ctrl_inst|cnt_h [7] & (!\vga_ctrl_inst|Add2~11_cout  & VCC))
// \vga_ctrl_inst|Add2~13  = CARRY((\vga_ctrl_inst|cnt_h [7] & !\vga_ctrl_inst|Add2~11_cout ))

	.dataa(\vga_ctrl_inst|cnt_h [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~11_cout ),
	.combout(\vga_ctrl_inst|Add2~12_combout ),
	.cout(\vga_ctrl_inst|Add2~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~12 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add2~14 (
// Equation(s):
// \vga_ctrl_inst|Add2~14_combout  = (\vga_ctrl_inst|cnt_h [8] & (\vga_ctrl_inst|Add2~13  & VCC)) # (!\vga_ctrl_inst|cnt_h [8] & (!\vga_ctrl_inst|Add2~13 ))
// \vga_ctrl_inst|Add2~15  = CARRY((!\vga_ctrl_inst|cnt_h [8] & !\vga_ctrl_inst|Add2~13 ))

	.dataa(\vga_ctrl_inst|cnt_h [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~13 ),
	.combout(\vga_ctrl_inst|Add2~14_combout ),
	.cout(\vga_ctrl_inst|Add2~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~14 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add2~16 (
// Equation(s):
// \vga_ctrl_inst|Add2~16_combout  = \vga_ctrl_inst|cnt_h [9] $ (\vga_ctrl_inst|Add2~15 )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt_h [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add2~15 ),
	.combout(\vga_ctrl_inst|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~16 .lut_mask = 16'h3C3C;
defparam \vga_ctrl_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \vga_pic_inst|rd_en~3 (
// Equation(s):
// \vga_pic_inst|rd_en~3_combout  = ((!\vga_ctrl_inst|Add2~14_combout  & !\vga_ctrl_inst|Add2~12_combout )) # (!\vga_ctrl_inst|Add2~16_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add2~14_combout ),
	.datac(\vga_ctrl_inst|Add2~12_combout ),
	.datad(\vga_ctrl_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~3 .lut_mask = 16'h03FF;
defparam \vga_pic_inst|rd_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add3~16 (
// Equation(s):
// \vga_ctrl_inst|Add3~16_combout  = \vga_ctrl_inst|Add3~15  $ (\vga_ctrl_inst|cnt_v [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt_v [9]),
	.cin(\vga_ctrl_inst|Add3~15 ),
	.combout(\vga_ctrl_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~16 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \vga_pic_inst|rd_en~4 (
// Equation(s):
// \vga_pic_inst|rd_en~4_combout  = (\vga_pic_inst|rd_en~1_combout  & (\vga_pic_inst|rd_en~2_combout  & (\vga_pic_inst|rd_en~3_combout  & !\vga_ctrl_inst|Add3~16_combout )))

	.dataa(\vga_pic_inst|rd_en~1_combout ),
	.datab(\vga_pic_inst|rd_en~2_combout ),
	.datac(\vga_pic_inst|rd_en~3_combout ),
	.datad(\vga_ctrl_inst|Add3~16_combout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rd_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rd_en~4 .lut_mask = 16'h0080;
defparam \vga_pic_inst|rd_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic_inst|rd_en~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \vga_pic_inst|rom_addr[0]~39 (
// Equation(s):
// \vga_pic_inst|rom_addr[0]~39_combout  = !\vga_pic_inst|rom_addr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_pic_inst|rom_addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[0]~39 .lut_mask = 16'h0F0F;
defparam \vga_pic_inst|rom_addr[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \vga_pic_inst|rom_addr[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[0]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic_inst|rd_en~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[0] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \vga_pic_inst|rom_addr[1]~13 (
// Equation(s):
// \vga_pic_inst|rom_addr[1]~13_combout  = (\vga_pic_inst|rom_addr [0] & (\vga_pic_inst|rom_addr [1] $ (VCC))) # (!\vga_pic_inst|rom_addr [0] & (\vga_pic_inst|rom_addr [1] & VCC))
// \vga_pic_inst|rom_addr[1]~14  = CARRY((\vga_pic_inst|rom_addr [0] & \vga_pic_inst|rom_addr [1]))

	.dataa(\vga_pic_inst|rom_addr [0]),
	.datab(\vga_pic_inst|rom_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_addr[1]~13_combout ),
	.cout(\vga_pic_inst|rom_addr[1]~14 ));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[1]~13 .lut_mask = 16'h6688;
defparam \vga_pic_inst|rom_addr[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \vga_pic_inst|rom_addr[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[1]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic_inst|rd_en~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[1] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \vga_pic_inst|rom_addr[2]~15 (
// Equation(s):
// \vga_pic_inst|rom_addr[2]~15_combout  = (\vga_pic_inst|rom_addr [2] & (!\vga_pic_inst|rom_addr[1]~14 )) # (!\vga_pic_inst|rom_addr [2] & ((\vga_pic_inst|rom_addr[1]~14 ) # (GND)))
// \vga_pic_inst|rom_addr[2]~16  = CARRY((!\vga_pic_inst|rom_addr[1]~14 ) # (!\vga_pic_inst|rom_addr [2]))

	.dataa(\vga_pic_inst|rom_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|rom_addr[1]~14 ),
	.combout(\vga_pic_inst|rom_addr[2]~15_combout ),
	.cout(\vga_pic_inst|rom_addr[2]~16 ));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[2]~15 .lut_mask = 16'h5A5F;
defparam \vga_pic_inst|rom_addr[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \vga_pic_inst|rom_addr[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic_inst|rd_en~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[2] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \vga_pic_inst|rom_addr[3]~17 (
// Equation(s):
// \vga_pic_inst|rom_addr[3]~17_combout  = (\vga_pic_inst|rom_addr [3] & (\vga_pic_inst|rom_addr[2]~16  $ (GND))) # (!\vga_pic_inst|rom_addr [3] & (!\vga_pic_inst|rom_addr[2]~16  & VCC))
// \vga_pic_inst|rom_addr[3]~18  = CARRY((\vga_pic_inst|rom_addr [3] & !\vga_pic_inst|rom_addr[2]~16 ))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|rom_addr[2]~16 ),
	.combout(\vga_pic_inst|rom_addr[3]~17_combout ),
	.cout(\vga_pic_inst|rom_addr[3]~18 ));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[3]~17 .lut_mask = 16'hC30C;
defparam \vga_pic_inst|rom_addr[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \vga_pic_inst|rom_addr[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic_inst|rd_en~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[3] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \vga_pic_inst|rom_addr[4]~19 (
// Equation(s):
// \vga_pic_inst|rom_addr[4]~19_combout  = (\vga_pic_inst|rom_addr [4] & (!\vga_pic_inst|rom_addr[3]~18 )) # (!\vga_pic_inst|rom_addr [4] & ((\vga_pic_inst|rom_addr[3]~18 ) # (GND)))
// \vga_pic_inst|rom_addr[4]~20  = CARRY((!\vga_pic_inst|rom_addr[3]~18 ) # (!\vga_pic_inst|rom_addr [4]))

	.dataa(\vga_pic_inst|rom_addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|rom_addr[3]~18 ),
	.combout(\vga_pic_inst|rom_addr[4]~19_combout ),
	.cout(\vga_pic_inst|rom_addr[4]~20 ));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[4]~19 .lut_mask = 16'h5A5F;
defparam \vga_pic_inst|rom_addr[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \vga_pic_inst|rom_addr[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic_inst|rd_en~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[4] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \vga_pic_inst|rom_addr[5]~21 (
// Equation(s):
// \vga_pic_inst|rom_addr[5]~21_combout  = (\vga_pic_inst|rom_addr [5] & (\vga_pic_inst|rom_addr[4]~20  $ (GND))) # (!\vga_pic_inst|rom_addr [5] & (!\vga_pic_inst|rom_addr[4]~20  & VCC))
// \vga_pic_inst|rom_addr[5]~22  = CARRY((\vga_pic_inst|rom_addr [5] & !\vga_pic_inst|rom_addr[4]~20 ))

	.dataa(\vga_pic_inst|rom_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|rom_addr[4]~20 ),
	.combout(\vga_pic_inst|rom_addr[5]~21_combout ),
	.cout(\vga_pic_inst|rom_addr[5]~22 ));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[5]~21 .lut_mask = 16'hA50A;
defparam \vga_pic_inst|rom_addr[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \vga_pic_inst|rom_addr[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic_inst|rd_en~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[5] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \vga_pic_inst|rom_addr[6]~23 (
// Equation(s):
// \vga_pic_inst|rom_addr[6]~23_combout  = (\vga_pic_inst|rom_addr [6] & (!\vga_pic_inst|rom_addr[5]~22 )) # (!\vga_pic_inst|rom_addr [6] & ((\vga_pic_inst|rom_addr[5]~22 ) # (GND)))
// \vga_pic_inst|rom_addr[6]~24  = CARRY((!\vga_pic_inst|rom_addr[5]~22 ) # (!\vga_pic_inst|rom_addr [6]))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|rom_addr[5]~22 ),
	.combout(\vga_pic_inst|rom_addr[6]~23_combout ),
	.cout(\vga_pic_inst|rom_addr[6]~24 ));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[6]~23 .lut_mask = 16'h3C3F;
defparam \vga_pic_inst|rom_addr[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \vga_pic_inst|rom_addr[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[6]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic_inst|rd_en~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[6] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \vga_pic_inst|rom_addr[7]~25 (
// Equation(s):
// \vga_pic_inst|rom_addr[7]~25_combout  = (\vga_pic_inst|rom_addr [7] & (\vga_pic_inst|rom_addr[6]~24  $ (GND))) # (!\vga_pic_inst|rom_addr [7] & (!\vga_pic_inst|rom_addr[6]~24  & VCC))
// \vga_pic_inst|rom_addr[7]~26  = CARRY((\vga_pic_inst|rom_addr [7] & !\vga_pic_inst|rom_addr[6]~24 ))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|rom_addr[6]~24 ),
	.combout(\vga_pic_inst|rom_addr[7]~25_combout ),
	.cout(\vga_pic_inst|rom_addr[7]~26 ));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[7]~25 .lut_mask = 16'hC30C;
defparam \vga_pic_inst|rom_addr[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \vga_pic_inst|rom_addr[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic_inst|rd_en~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[7] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \vga_pic_inst|rom_addr[8]~27 (
// Equation(s):
// \vga_pic_inst|rom_addr[8]~27_combout  = (\vga_pic_inst|rom_addr [8] & (!\vga_pic_inst|rom_addr[7]~26 )) # (!\vga_pic_inst|rom_addr [8] & ((\vga_pic_inst|rom_addr[7]~26 ) # (GND)))
// \vga_pic_inst|rom_addr[8]~28  = CARRY((!\vga_pic_inst|rom_addr[7]~26 ) # (!\vga_pic_inst|rom_addr [8]))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|rom_addr[7]~26 ),
	.combout(\vga_pic_inst|rom_addr[8]~27_combout ),
	.cout(\vga_pic_inst|rom_addr[8]~28 ));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[8]~27 .lut_mask = 16'h3C3F;
defparam \vga_pic_inst|rom_addr[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \vga_pic_inst|rom_addr[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[8]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic_inst|rd_en~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[8] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \vga_pic_inst|rom_addr[9]~29 (
// Equation(s):
// \vga_pic_inst|rom_addr[9]~29_combout  = (\vga_pic_inst|rom_addr [9] & (\vga_pic_inst|rom_addr[8]~28  $ (GND))) # (!\vga_pic_inst|rom_addr [9] & (!\vga_pic_inst|rom_addr[8]~28  & VCC))
// \vga_pic_inst|rom_addr[9]~30  = CARRY((\vga_pic_inst|rom_addr [9] & !\vga_pic_inst|rom_addr[8]~28 ))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|rom_addr[8]~28 ),
	.combout(\vga_pic_inst|rom_addr[9]~29_combout ),
	.cout(\vga_pic_inst|rom_addr[9]~30 ));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[9]~29 .lut_mask = 16'hC30C;
defparam \vga_pic_inst|rom_addr[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \vga_pic_inst|rom_addr[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[9]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic_inst|rd_en~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[9] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \vga_pic_inst|rom_addr[10]~31 (
// Equation(s):
// \vga_pic_inst|rom_addr[10]~31_combout  = (\vga_pic_inst|rom_addr [10] & (!\vga_pic_inst|rom_addr[9]~30 )) # (!\vga_pic_inst|rom_addr [10] & ((\vga_pic_inst|rom_addr[9]~30 ) # (GND)))
// \vga_pic_inst|rom_addr[10]~32  = CARRY((!\vga_pic_inst|rom_addr[9]~30 ) # (!\vga_pic_inst|rom_addr [10]))

	.dataa(\vga_pic_inst|rom_addr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|rom_addr[9]~30 ),
	.combout(\vga_pic_inst|rom_addr[10]~31_combout ),
	.cout(\vga_pic_inst|rom_addr[10]~32 ));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[10]~31 .lut_mask = 16'h5A5F;
defparam \vga_pic_inst|rom_addr[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \vga_pic_inst|rom_addr[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[10]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic_inst|rd_en~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[10] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \vga_pic_inst|rom_addr[11]~33 (
// Equation(s):
// \vga_pic_inst|rom_addr[11]~33_combout  = (\vga_pic_inst|rom_addr [11] & (\vga_pic_inst|rom_addr[10]~32  $ (GND))) # (!\vga_pic_inst|rom_addr [11] & (!\vga_pic_inst|rom_addr[10]~32  & VCC))
// \vga_pic_inst|rom_addr[11]~34  = CARRY((\vga_pic_inst|rom_addr [11] & !\vga_pic_inst|rom_addr[10]~32 ))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_addr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|rom_addr[10]~32 ),
	.combout(\vga_pic_inst|rom_addr[11]~33_combout ),
	.cout(\vga_pic_inst|rom_addr[11]~34 ));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[11]~33 .lut_mask = 16'hC30C;
defparam \vga_pic_inst|rom_addr[11]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \vga_pic_inst|rom_addr[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[11]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic_inst|rd_en~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[11] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \vga_pic_inst|rom_addr[12]~35 (
// Equation(s):
// \vga_pic_inst|rom_addr[12]~35_combout  = (\vga_pic_inst|rom_addr [12] & (!\vga_pic_inst|rom_addr[11]~34 )) # (!\vga_pic_inst|rom_addr [12] & ((\vga_pic_inst|rom_addr[11]~34 ) # (GND)))
// \vga_pic_inst|rom_addr[12]~36  = CARRY((!\vga_pic_inst|rom_addr[11]~34 ) # (!\vga_pic_inst|rom_addr [12]))

	.dataa(\vga_pic_inst|rom_addr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_pic_inst|rom_addr[11]~34 ),
	.combout(\vga_pic_inst|rom_addr[12]~35_combout ),
	.cout(\vga_pic_inst|rom_addr[12]~36 ));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[12]~35 .lut_mask = 16'h5A5F;
defparam \vga_pic_inst|rom_addr[12]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \vga_pic_inst|rom_addr[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[12]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic_inst|rd_en~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[12] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \vga_pic_inst|rom_addr[13]~37 (
// Equation(s):
// \vga_pic_inst|rom_addr[13]~37_combout  = \vga_pic_inst|rom_addr[12]~36  $ (!\vga_pic_inst|rom_addr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_pic_inst|rom_addr [13]),
	.cin(\vga_pic_inst|rom_addr[12]~36 ),
	.combout(\vga_pic_inst|rom_addr[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[13]~37 .lut_mask = 16'hF00F;
defparam \vga_pic_inst|rom_addr[13]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \vga_pic_inst|rom_addr[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_pic_inst|rom_addr[13]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_pic_inst|rd_en~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_addr[13] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[1]~0 (
// Equation(s):
// \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[1]~0_combout  = (\vga_pic_inst|rom_addr [13] & ((\vga_pic_inst|rd_en~4_combout ) # (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q )))

	.dataa(\vga_pic_inst|rd_en~4_combout ),
	.datab(gnd),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(\vga_pic_inst|rom_addr [13]),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[1]~0 .lut_mask = 16'hFA00;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~4_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../Image/YuriHana.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_nlb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 2;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000012112851460000000000FFFFFFFF00220000222000000000000002412040000000000081000000000279DF0000000000000000000000000104000000008002045A0000000000FFFFFFFF0000200060000000000001280010022000000000039040800000024610000000000000000000000000008000000000049092A00000000000FFFFFFFF80240080C004000000000042000490080000000003282000000002FFBA00000000000000000000000000400000004890024A4A00000000007FFFFFFF8020803B4880000000000508000001240000000002011000000001C27800000000000000004000000048404000000001142A8000000000003FFFFF;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFC000021700080000000008804000840900000000068408000000020EFA0000000000000000000000004022000000022441A02200000000000FFFFFFFC05208000000000000000025000010804000000004100800000003BCC3000000000000000000000000401000000008000D0908000000000007FFFFFFC0002080222205FD40000210850004249000000018020400000002732800000000000000004000000000080000000104B04042000000000003FFFFFFE0440011000007FFD0000840120800000000000018804200000002E77300000000000000000000000000040000000021441410000000000000FFFFFFF0008400000007DBDE000482880040;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h000000000012010000000004DCEE0000000000000010000000000402080000000D1101000000000000007FFFFFF0480080488806FFDB8010142040000000000000600800800000033300000000000000000000000000000120000000644020520000000000003FFFFFF0002004000003EEBFC0024040804408000000006040000000000377BD000000000000001040000000200000800000D01204000000000000000FFFFFF81204000000077FBEC00482020010400000000048001040000003CE600000000000000011000000000000800000000000D10000000000000007FFFFF800802012220FFDFBE0014949044102000000008000000000000038CF0000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h000000000010000000000000120000000148002400000000000003FFFFFC88110080000DB6EFB00212244410000000000180004010000006D3BC0000000000000000000000002000400000000402080000000000000000FFFFFC80000200400FFFBEE001481024440800000003020400800000019BF20000000000000010000000000000200000002000A040000000000000007FFFFE82480808080DDAF78000282084002000000002202000080000026C0700000000000000000000000020001000000000540108000000000000003FFFFE88002000000FFFBF600041210410800000000680000200000002E37C000000000000000000000000200005000000;
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_pic_inst|rom_addr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_pic_inst|rd_en~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[1]~0 (
// Equation(s):
// \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[1]~0_combout  = (!\vga_pic_inst|rom_addr [13] & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ) # (\vga_pic_inst|rd_en~4_combout )))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datac(\vga_pic_inst|rd_en~4_combout ),
	.datad(\vga_pic_inst|rom_addr [13]),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[1]~0 .lut_mask = 16'h00FC;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~4_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../Image/YuriHana.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_nlb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 2;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h01000400000000000000000FFFFE81008020800F6DFB60002880800000000000000000000000000654D2000000000000000000000000000000200000040120404000000000000007FFFC40080082000DFBEEE000050A2002000000000511212002000001C524000000000000000000000000000004000000001001080000000000000003FFFC24200200080FBF7FC000088010000000000018000004400000001945000000000000000000000000000001000000004210000800000000000000FFFC00804800400BFBF6D0000250400000000000080000000000000002740000000000000000000000000000001000000100844021000000000000007FFC5005;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h0008001F6FDE800405249010080000002020000000800000000A0000000000000000000000000000008000000008000000000000000000003FF801200021001DFEFD80008089200000000000690008800000000000000000000000000000000000000000004240000020208402500000000000000FF808004480101FBBF5040800225000000000002002400000000000000000000000000000000000000000000000000000048410080000000000000007F800080000001BFFDD000000548000000000008000000040100000000000000000000000000000000010000020000000000000201200000000000003F804810010801FB77A00201002280000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h9048040100000000000000000000000000000000000000000008000000012240024100000000000001F000202402001EFDE20001000940000000000142000004000000000000000000000000000000000000100000008800001000044000400000000000007800080040201BDFBC0008000224000000000100002020000400000000000000000000000000000000100000040000000210902004200000000000003002010000000EFDD00000480090000000000210008200000000000000000000000000000000000000000000020000000084000011000000000000000800004908803FEFE00000000048000000100501240000000200000000000000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h0000000000000000000020000000000024400000000000000000012400000015BE500000000012000000000400000000000000000000000000000000000000000000000000010100000421480308950000000000000000000000003DB9A00000000008000000200800000000000000000000000000000000000800000000000000008400000084000080008000000000000001800000002347400000000004000000401000000000000080000000000000000000000800000000080000002020000800000040003488888889124AAA800000003FFE800000000000000000815000000000000000558000000000000000001800000AAAB00006E0001492480000;
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hBB88;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \vga_ctrl_inst|rgb_valid~0 (
// Equation(s):
// \vga_ctrl_inst|rgb_valid~0_combout  = (\vga_ctrl_inst|cnt_h [9] & (((!\vga_ctrl_inst|cnt_h [7] & \vga_ctrl_inst|LessThan5~0_combout )) # (!\vga_ctrl_inst|cnt_h [8]))) # (!\vga_ctrl_inst|cnt_h [9] & ((\vga_ctrl_inst|cnt_h [8]) # ((\vga_ctrl_inst|cnt_h [7] 
// & !\vga_ctrl_inst|LessThan5~0_combout ))))

	.dataa(\vga_ctrl_inst|cnt_h [7]),
	.datab(\vga_ctrl_inst|cnt_h [9]),
	.datac(\vga_ctrl_inst|cnt_h [8]),
	.datad(\vga_ctrl_inst|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb_valid~0 .lut_mask = 16'h7C3E;
defparam \vga_ctrl_inst|rgb_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N16
cycloneive_lcell_comb \vga_ctrl_inst|rgb[0]~0 (
// Equation(s):
// \vga_ctrl_inst|rgb[0]~0_combout  = (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout ) # ((\vga_ctrl_inst|pix_data_req~1_combout ) # (!\vga_ctrl_inst|rgb_valid~0_combout ))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|rgb_valid~0_combout ),
	.datad(\vga_ctrl_inst|pix_data_req~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[0]~0 .lut_mask = 16'hFFAF;
defparam \vga_ctrl_inst|rgb[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~4_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode424w[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../Image/YuriHana.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_nlb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 2;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h0800E01211285146FFFFFFFFF900000000FFE200FFE22000000000004002412040000000011E8100000410877BDF40000000AA0A140000007FFF01044207F0008002045AFFFFFFFFFF00000000FFE0207FE00000000000012800100220000000053F904080024222D6B52A0000020040008000007FFF8080011FF800049092A0FFFFFFFFFF000000007FE400BFC00400000000024200049008000000027F282000011446FFBA800000015511120000007FFF804020FFF84890024A4AFFFFFFFFFF800000007FE0803F488000000000052800000124000000047A011000004113D6FD520000000004008040007FFFC840407FFC0001142A80FFFFFFFFFFC00000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h003FC0021700080000000008824000840900000010FE840800021042AEFA808000015451420000007FFFC022087FFE022441A022FFFFFFFFFFF00000003FD2080000000000000004251000108040000008F4100800012517BDD7520000020104108000007FFFC010007FFF08000D0908FFFFFFFFFFF80000003FC02080222205FD400002908500042490000021F8020400000082F76A808000015411000040007FFFC008047FFF8104B04042FFFFFFFFFFFC0000001FC40011000007FFF00008445248000000000023F880420000A826F77B440000000244500000007FFFC004017FFF8021441410FFFFFFFFFFFF0000000F808400000007FFBE000492880040;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h0000000083D2010000000285DDEE910000015021047000003FFFC402087FFFC00D110100FFFFFFFFFFFF8000000FC80080488807FFFF8011142148000000000047E008008001484B775520400000090841E000007FFFC00120FFFFE064402052FFFFFFFFFFFFC000000F802004000007FFFFC00241448044080000010FE040000000020777BD4500000144221FB040003FFFE00000FFFFE1D0120400FFFFFFFFFFFFF0000007920400000007FFFFE00492120810400000000F480010400028A3DEEA9040000022091FF100003FFFC000803FFFFC0000D100FFFFFFFFFFFFF800000780802012220FFFFFE00149492441020000011F800000000082057AEF4200;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h000110209FF000003FFFC000123FFFF801480024FFFFFFFFFFFFFC00000388110080000FFFFFF00212244410000000043F80004010002096D7BD20A0000085041FF000003FFFE000401FFFFC04020800FFFFFFFFFFFFFF00000380000200400FFFFFE001489124440800000A3F02040080000A03BBF68400000020291FF000003FFFC000200FFFFE2000A040FFFFFFFFFFFFFF80000182480808080FFFFFA0002A248400200000007E202000080000AAED574140000289001FF000003FFFE0001007FFFF005401087FFFFFFFFFFFFFC0000188002000000FFFFFE00041212410800000087E80000200000006F77D28000000222A8FF000003FFFE0000503FFFF;
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\vga_pic_inst|rd_en~4_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|rden_decode|w_anode407w[1]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_pic_inst|rom_addr [12],\vga_pic_inst|rom_addr [11],\vga_pic_inst|rom_addr [10],\vga_pic_inst|rom_addr [9],\vga_pic_inst|rom_addr [8],\vga_pic_inst|rom_addr [7],\vga_pic_inst|rom_addr [6],\vga_pic_inst|rom_addr [5],\vga_pic_inst|rom_addr [4],\vga_pic_inst|rom_addr [3],\vga_pic_inst|rom_addr [2],
\vga_pic_inst|rom_addr [1],\vga_pic_inst|rom_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../Image/YuriHana.mif";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_nlb1:auto_generated|ALTSYNCRAM";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h010004001FFFFFFFFFFFFFF0000181008020800FFFFF60002888800000000010F80000000000000755D68250000088000FF000003FFFE0000023FFFF840120404FFFFFFFFFFFFFF8000340080082000FFFFFE000052A200200000041F511212002000001ED7540000001212A07F000001FFFE0000401FFFFC010010803FFFFFFFFFFFFFC0003E4200200080FFFFFC0000880900000000021F8000004400000001B4D2AA00000040007F000003FFFE0000100FFFFE042100009FFFFFFFFFFFFFF0003E0804800400FFFFFD0000252400000000003E80000000000000002F680000000A90807F000001FFFE00000107FFFE1008440217FFFFFFFFFFFFF8003B005;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0008001FFFFE80040524901008000087E020000000800000001A40000002002003F000001FFFE00000803FFFF0080000003FFFFFFFFFFFFFC006F1200021001FFFFF80008089200000000107E9000880000000000005A00000008A0003F000001FFFE00000425FFFF8202084025FFFFFFFFFFFFFF007F8004480101FFFFD0408002250000000000FA002400000000000000000000000200003F000001FFFE00000001FFFF80484100807FFFFFFFFFFFFF807F8080000001FFFFF0000005480000000021F800000004010000A800000000000000003F000001FFFF00000200FFFFE0000002013FFFFFFFFFFFFFC07FC810010801FFFFA0020100228000000001E;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h9048040100000000248800000000000001F000001FFFE000000807FFFE0122408241FFFFFFFFFFFFFE0FFC202402001FFFF60001000940000000043F4200000400000009080080000000000001F000000FFFF00000008BFFFF10000440007FFFFFFFFFFFFF87FC080040201FFFFC0008000224000000007D0000202000040000415200000000000001F000001FFFF000080401FFFF02109020043FFFFFFFFFFFFFCFFE010000001FFFD80000480090000000107A1000820000000015040000000000000000F000000FFFF000040201FFFFC0840008110FFFFFFFFFFFFFF7FE004908803FFFF0000000004800000010FD0124000000020000292A800000000000;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00F800000FFFF0000E0020FFFFC00000244003FFFFFFFFFFFFFFFF240000001FFF70000000001200000041F40000000000000024800000000000000000F000000FFFF0000701017FFFE42148030895FFFFFFFFFFFFFFFF000000003DBDE0000000000800000021E800000000000000302492000000000000007800000FFFF0000780843FFFF08400008000FFFFFFFFFFFFFFFE8000000037EFC0000000000400000043F0000000000000807E0000000000000000007800000FFFF80007C0203FFFF800000040003FFFFFFFFFFFFFFF800000003FFF80000000000000000083D0000000000000007F8000000000000000003800000FFFF00007E0001FFFF80000;
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hCFC0;
defparam \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N10
cycloneive_lcell_comb \vga_ctrl_inst|rgb[1]~1 (
// Equation(s):
// \vga_ctrl_inst|rgb[1]~1_combout  = ((\vga_ctrl_inst|pix_data_req~1_combout ) # ((!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & \vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout ))) # 
// (!\vga_ctrl_inst|rgb_valid~0_combout )

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datac(\vga_ctrl_inst|rgb_valid~0_combout ),
	.datad(\vga_ctrl_inst|pix_data_req~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[1]~1 .lut_mask = 16'hFF4F;
defparam \vga_ctrl_inst|rgb[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N28
cycloneive_lcell_comb \vga_ctrl_inst|rgb[2]~2 (
// Equation(s):
// \vga_ctrl_inst|rgb[2]~2_combout  = (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout  & (\vga_ctrl_inst|rgb_valid~0_combout  & !\vga_ctrl_inst|pix_data_req~1_combout ))

	.dataa(gnd),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datac(\vga_ctrl_inst|rgb_valid~0_combout ),
	.datad(\vga_ctrl_inst|pix_data_req~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[2]~2 .lut_mask = 16'h00C0;
defparam \vga_ctrl_inst|rgb[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N6
cycloneive_lcell_comb \vga_ctrl_inst|rgb[3]~3 (
// Equation(s):
// \vga_ctrl_inst|rgb[3]~3_combout  = (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout  & (\vga_ctrl_inst|rgb_valid~0_combout  & 
// !\vga_ctrl_inst|pix_data_req~1_combout )))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datac(\vga_ctrl_inst|rgb_valid~0_combout ),
	.datad(\vga_ctrl_inst|pix_data_req~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[3]~3 .lut_mask = 16'h0020;
defparam \vga_ctrl_inst|rgb[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N0
cycloneive_lcell_comb \vga_ctrl_inst|rgb[4]~4 (
// Equation(s):
// \vga_ctrl_inst|rgb[4]~4_combout  = ((\vga_ctrl_inst|pix_data_req~1_combout ) # (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout  $ (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout ))) # 
// (!\vga_ctrl_inst|rgb_valid~0_combout )

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datac(\vga_ctrl_inst|rgb_valid~0_combout ),
	.datad(\vga_ctrl_inst|pix_data_req~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[4]~4 .lut_mask = 16'hFF6F;
defparam \vga_ctrl_inst|rgb[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N2
cycloneive_lcell_comb \vga_ctrl_inst|rgb[7]~5 (
// Equation(s):
// \vga_ctrl_inst|rgb[7]~5_combout  = (!\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout  & (\vga_ctrl_inst|rgb_valid~0_combout  & 
// !\vga_ctrl_inst|pix_data_req~1_combout )))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datac(\vga_ctrl_inst|rgb_valid~0_combout ),
	.datad(\vga_ctrl_inst|pix_data_req~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[7]~5 .lut_mask = 16'h0040;
defparam \vga_ctrl_inst|rgb[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N20
cycloneive_lcell_comb \vga_ctrl_inst|rgb[10]~6 (
// Equation(s):
// \vga_ctrl_inst|rgb[10]~6_combout  = (\vga_ctrl_inst|rgb_valid~0_combout  & (!\vga_ctrl_inst|pix_data_req~1_combout  & ((\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout ) # 
// (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout ))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datac(\vga_ctrl_inst|rgb_valid~0_combout ),
	.datad(\vga_ctrl_inst|pix_data_req~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[10]~6 .lut_mask = 16'h00E0;
defparam \vga_ctrl_inst|rgb[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N30
cycloneive_lcell_comb \vga_ctrl_inst|rgb[13]~7 (
// Equation(s):
// \vga_ctrl_inst|rgb[13]~7_combout  = (\vga_ctrl_inst|rgb_valid~0_combout  & (!\vga_ctrl_inst|pix_data_req~1_combout  & (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout  $ 
// (\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout ))))

	.dataa(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datab(\vga_pic_inst|rom_pic_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datac(\vga_ctrl_inst|rgb_valid~0_combout ),
	.datad(\vga_ctrl_inst|pix_data_req~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|rgb[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|rgb[13]~7 .lut_mask = 16'h0060;
defparam \vga_ctrl_inst|rgb[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
