{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684880750052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684880750052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 16:25:49 2023 " "Processing started: Tue May 23 16:25:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684880750052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880750052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880750052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684880750621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684880750621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "D:/processor/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684880761498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880761498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "D:/processor/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684880761501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880761501 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(13) " "Verilog HDL warning at extend.sv(13): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "D:/processor/extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684880761502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "D:/processor/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684880761503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880761503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "D:/processor/flopr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684880761505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880761505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "D:/processor/flopenr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684880761507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880761507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "D:/processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684880761509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880761509 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(25) " "Verilog HDL warning at decoder.sv(25): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "D:/processor/decoder.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684880761511 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(38) " "Verilog HDL warning at decoder.sv(38): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "D:/processor/decoder.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684880761511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "D:/processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684880761512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880761512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "D:/processor/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684880761514 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "condlogic.sv" "" { Text "D:/processor/condlogic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684880761514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880761514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684880761517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880761517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adderalu " "Found entity 1: adderalu" {  } { { "alu.sv" "" { Text "D:/processor/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684880761519 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu " "Found entity 2: alu" {  } { { "alu.sv" "" { Text "D:/processor/alu.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684880761519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880761519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684880761522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880761522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "D:/processor/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684880761524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880761524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteRegWrite arm.sv(14) " "Verilog HDL Implicit Net warning at arm.sv(14): created implicit net for \"RegWriteRegWrite\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684880761524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemToReg arm.sv(15) " "Verilog HDL Implicit Net warning at arm.sv(15): created implicit net for \"MemToReg\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684880761524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arm " "Elaborating entity \"arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684880761574 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MemByte arm.sv(4) " "Output port \"MemByte\" at arm.sv(4) has no driver" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684880761576 "|arm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "arm.sv" "c" { Text "D:/processor/arm.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684880761610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "D:/processor/controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684880761612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "D:/processor/controller.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684880761614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "D:/processor/condlogic.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684880761615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "D:/processor/condlogic.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684880761617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "arm.sv" "dp" { Text "D:/processor/arm.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684880761619 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUFlags datapath.sv(9) " "Output port \"ALUFlags\" at datapath.sv(9) has no driver" {  } { { "datapath.sv" "" { Text "D:/processor/datapath.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684880761621 "|arm|datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "D:/processor/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684880761622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "D:/processor/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684880761624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "D:/processor/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684880761626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "D:/processor/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684880761628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:dp\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"datapath:dp\|register_file:rf\"" {  } { { "datapath.sv" "rf" { Text "D:/processor/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684880761629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "D:/processor/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684880761631 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|register_file:rf\|rf " "RAM logic \"datapath:dp\|register_file:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "register_file.sv" "rf" { Text "D:/processor/register_file.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684880762225 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1684880762225 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemByte GND " "Pin \"MemByte\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|MemByte"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[0\] GND " "Pin \"ALUResult\[0\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[1\] GND " "Pin \"ALUResult\[1\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[2\] GND " "Pin \"ALUResult\[2\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[3\] GND " "Pin \"ALUResult\[3\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[4\] GND " "Pin \"ALUResult\[4\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[5\] GND " "Pin \"ALUResult\[5\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[6\] GND " "Pin \"ALUResult\[6\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[7\] GND " "Pin \"ALUResult\[7\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[8\] GND " "Pin \"ALUResult\[8\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[9\] GND " "Pin \"ALUResult\[9\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[10\] GND " "Pin \"ALUResult\[10\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[11\] GND " "Pin \"ALUResult\[11\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[12\] GND " "Pin \"ALUResult\[12\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[13\] GND " "Pin \"ALUResult\[13\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[14\] GND " "Pin \"ALUResult\[14\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[15\] GND " "Pin \"ALUResult\[15\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[16\] GND " "Pin \"ALUResult\[16\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[17\] GND " "Pin \"ALUResult\[17\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[18\] GND " "Pin \"ALUResult\[18\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[19\] GND " "Pin \"ALUResult\[19\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[20\] GND " "Pin \"ALUResult\[20\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[21\] GND " "Pin \"ALUResult\[21\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[22\] GND " "Pin \"ALUResult\[22\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[23\] GND " "Pin \"ALUResult\[23\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[24\] GND " "Pin \"ALUResult\[24\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[25\] GND " "Pin \"ALUResult\[25\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[26\] GND " "Pin \"ALUResult\[26\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[27\] GND " "Pin \"ALUResult\[27\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[28\] GND " "Pin \"ALUResult\[28\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[29\] GND " "Pin \"ALUResult\[29\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[30\] GND " "Pin \"ALUResult\[30\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[31\] GND " "Pin \"ALUResult\[31\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|ALUResult[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[0\] GND " "Pin \"WriteData\[0\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|WriteData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[1\] GND " "Pin \"WriteData\[1\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684880762471 "|arm|WriteData[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684880762471 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684880762561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/processor/output_files/processor.map.smsg " "Generated suppressed messages file D:/processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880763088 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684880763412 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684880763412 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "49 " "Design contains 49 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[4\] " "No output dependent on input pin \"Instr\[4\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[5\] " "No output dependent on input pin \"Instr\[5\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[6\] " "No output dependent on input pin \"Instr\[6\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[7\] " "No output dependent on input pin \"Instr\[7\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[8\] " "No output dependent on input pin \"Instr\[8\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[9\] " "No output dependent on input pin \"Instr\[9\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[10\] " "No output dependent on input pin \"Instr\[10\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[11\] " "No output dependent on input pin \"Instr\[11\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[21\] " "No output dependent on input pin \"Instr\[21\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[22\] " "No output dependent on input pin \"Instr\[22\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[23\] " "No output dependent on input pin \"Instr\[23\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[24\] " "No output dependent on input pin \"Instr\[24\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[25\] " "No output dependent on input pin \"Instr\[25\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[0\] " "No output dependent on input pin \"ReadData\[0\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[1\] " "No output dependent on input pin \"ReadData\[1\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[2\] " "No output dependent on input pin \"ReadData\[2\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[3\] " "No output dependent on input pin \"ReadData\[3\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[4\] " "No output dependent on input pin \"ReadData\[4\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[5\] " "No output dependent on input pin \"ReadData\[5\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[6\] " "No output dependent on input pin \"ReadData\[6\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[7\] " "No output dependent on input pin \"ReadData\[7\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[8\] " "No output dependent on input pin \"ReadData\[8\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[9\] " "No output dependent on input pin \"ReadData\[9\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[10\] " "No output dependent on input pin \"ReadData\[10\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[11\] " "No output dependent on input pin \"ReadData\[11\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[12\] " "No output dependent on input pin \"ReadData\[12\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[13\] " "No output dependent on input pin \"ReadData\[13\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[14\] " "No output dependent on input pin \"ReadData\[14\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[15\] " "No output dependent on input pin \"ReadData\[15\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[16\] " "No output dependent on input pin \"ReadData\[16\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[17\] " "No output dependent on input pin \"ReadData\[17\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[18\] " "No output dependent on input pin \"ReadData\[18\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[19\] " "No output dependent on input pin \"ReadData\[19\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[20\] " "No output dependent on input pin \"ReadData\[20\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[21\] " "No output dependent on input pin \"ReadData\[21\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[22\] " "No output dependent on input pin \"ReadData\[22\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[23\] " "No output dependent on input pin \"ReadData\[23\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[24\] " "No output dependent on input pin \"ReadData\[24\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[25\] " "No output dependent on input pin \"ReadData\[25\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[26\] " "No output dependent on input pin \"ReadData\[26\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[27\] " "No output dependent on input pin \"ReadData\[27\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[28\] " "No output dependent on input pin \"ReadData\[28\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[29\] " "No output dependent on input pin \"ReadData\[29\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[30\] " "No output dependent on input pin \"ReadData\[30\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[31\] " "No output dependent on input pin \"ReadData\[31\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|ReadData[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[16\] " "No output dependent on input pin \"Instr\[16\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[17\] " "No output dependent on input pin \"Instr\[17\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[18\] " "No output dependent on input pin \"Instr\[18\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[19\] " "No output dependent on input pin \"Instr\[19\]\"" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684880763976 "|arm|Instr[19]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684880763976 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "288 " "Implemented 288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684880763979 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684880763979 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684880763979 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684880763979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684880764011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 16:26:04 2023 " "Processing ended: Tue May 23 16:26:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684880764011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684880764011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684880764011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684880764011 ""}
