// Seed: 582449007
macromodule module_0 ();
  assign id_1 = 1;
  assign module_2.id_22 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = 1;
endmodule
module module_2 (
    output wor id_0,
    input supply1 id_1,
    output wire id_2,
    id_53,
    input tri0 id_3,
    id_54 = 1,
    output wor id_4,
    input tri1 id_5,
    output uwire id_6,
    output supply1 id_7,
    input wand id_8,
    input uwire id_9,
    output tri1 id_10,
    input uwire id_11,
    output logic id_12,
    input tri0 id_13,
    input wor id_14,
    input logic id_15,
    input wand id_16,
    input wor id_17,
    input tri1 id_18,
    input logic [7:0] id_19,
    output uwire id_20,
    input uwire id_21,
    output tri1 id_22,
    output supply1 id_23,
    input supply1 id_24,
    output wire id_25,
    input logic id_26,
    input tri1 id_27,
    input wire id_28,
    output tri1 id_29,
    input wand id_30,
    input tri id_31,
    input tri id_32,
    input supply0 id_33
);
  localparam id_55 = 1;
  module_0 modCall_1 ();
  wire id_56;
  wire id_57, id_58;
  assign id_57 = id_38;
  always if ({1{-1}}) id_15 <= id_29;
  wire id_59;
  id_60(
      1 - id_36, 1
  );
  genvar id_61;
  parameter id_62 = 1;
  assign id_39 = 1;
  wire id_63;
  assign id_62.id_16 = id_61;
endmodule
