// Seed: 51659875
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_4;
  ;
  assign module_1.id_12 = 0;
  reg [1 : -1] id_5, id_6;
  always id_5 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output uwire id_3
    , id_31,
    output uwire id_4,
    output tri id_5
    , id_32,
    input tri id_6,
    input supply0 id_7,
    input wor id_8,
    output supply1 id_9,
    output wor id_10,
    inout tri0 id_11,
    output uwire id_12,
    input wire id_13,
    output wire id_14,
    output wand id_15,
    output tri1 id_16,
    input tri0 id_17,
    input tri1 id_18,
    input tri0 id_19,
    input tri0 id_20,
    output supply1 id_21,
    input supply0 id_22,
    input supply1 id_23,
    output tri0 id_24,
    input wire id_25,
    input wire id_26,
    output wor id_27[-1 'b0 : -1],
    output wand id_28,
    output supply0 id_29
);
  wire ["" : (  -1 'b0 )] id_33;
  assign id_21 = id_25;
  module_0 modCall_1 (
      id_31,
      id_32,
      id_32
  );
  assign id_11 = id_8;
endmodule : SymbolIdentifier
