# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../alu.srcs/sources_1/new" \
"../../../../alu.srcs/sources_1/new/full_adder.v" \
"../../../../alu.srcs/sources_1/new/full_subtractor.v" \
"../../../../alu.srcs/sources_1/new/n_bit_counter.v" \
"../../../../alu.srcs/sources_1/new/n_bit_memory.v" \
"../../../../alu.srcs/sources_1/new/n_bit_ripple_borrow_subtractor.v" \
"../../../../alu.srcs/sources_1/new/n_bit_ripple_carry_adder.v" \
"../../../../alu.srcs/sources_1/new/operation_multiplexer.v" \
"../../../../alu.srcs/sources_1/new/seven_segment_controller.v" \
"../../../../alu.srcs/sources_1/new/seven_segment_decoder.v" \
"../../../../alu.srcs/sources_1/new/seven_segment_scanner.v" \
"../../../../alu.srcs/sources_1/new/t_flip_flop.v" \
"../../../../alu.srcs/sources_1/new/tff_clock_divider.v" \
"../../../../alu.srcs/sources_1/new/twos_complement_converter.v" \
"../../../../alu.srcs/sources_1/new/unit_multiplexer.v" \
"../../../../alu.srcs/sources_1/new/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
