// Seed: 1951182008
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input uwire id_2
);
  wire id_4;
  id_5(
      .id_0(1), .id_1(), .id_2(id_0), .min(1)
  );
endmodule
module module_1 (
    input wire id_0,
    input wor id_1
    , id_9,
    input wire id_2,
    output tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri0 id_7
);
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
