verilog xil_defaultlib --include "../../../../Lab4_5_ELEC3500.gen/sources_1/ip/clk_wiz_0" \
"../../../../Lab4_5_ELEC3500.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
