<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Document</title>

    <!-- font family -->
    <link href="https://fonts.cdnfonts.com/css/intel-clear" rel="stylesheet">
    <!-- boootstap file -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet"
        integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- costom css file -->
    <link rel="stylesheet" href="/css/vivek.css">
    <link rel="stylesheet" href="/css/yatri.css">

    <!-- all.min file -->
    <link rel="stylesheet" href="/css/all.min.css">

</head>

<body>

    <main>

        <!-- header -->
        <header>
            <div id="navbar"></div>
        </header>

        <!-- poster -->
        <section class=" VK_light_blue">
            <div class="VK_cont">
                <div class="row m-0">
                    <div class="col text-white">
                        <h1 class="VK_py_pre_heading fw-light m-0 py-4 mt-2">
                            Intel® 64 and IA-32 Architectures Software Developer Manuals
                        </h1>
                        <div
                            class="d-flex pb-4 col-md-4 col-sm-6 col-12 flex-md-row flex-column justify-content-between">
                            <div class="d-flex flex-md-column flex-row">
                                <p class="mb-2 me-3 w-100">
                                    ID
                                </p>
                                <p class="mb-2 me-3 w-100">
                                    767375
                                </p>
                            </div>
                            <div class="d-flex flex-md-column flex-row">
                                <p class="mb-2 me-3 w-100">
                                    Updated
                                </p>
                                <p class="mb-2 me-3 w-100">
                                    7/31/2024
                                </p>
                            </div>
                            <div class="d-flex flex-md-column flex-row">
                                <p class="mb-2 me-3 w-100">
                                    Version
                                </p>
                                <p class="mb-2 me-3 w-100">
                                    Latest
                                </p>
                            </div>
                            <div class="d-flex flex-md-column flex-row">
                                <p class="mb-2 me-3 d-none d-md-block">
                                    &nbsp;
                                </p>
                                <p class="mb-2 me-3 w-100">
                                    Public
                                </p>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>


        <!--  -->
        <section class="">
            <div class="VK_cont py-5 VK_border_bottom">
                <div class="row m-0">
                    <div class="col-md-4 col-lg-3 d-md-block d-none">
                        <div class="VK_sticky_side_bar VK_side_bar_postion_stickey">
                            <div>
                                <div class="VK_sidebar_dropdown">
                                    <p class="m-0 my-2">
                                        <a href="#VK_Overview" class="text-decoration-none VK_a">
                                            Overview
                                        </a>
                                    </p>
                                    <p class="m-0 my-2">
                                        <a href="#VK_Combined_Volume_Manuals" class="text-decoration-none VK_a">
                                            Combined Volume Set of Intel® 64 and IA-32 Architectures Software
                                            Developer’s Manuals
                                        </a>
                                    </p>
                                    <p class="m-0 my-2">
                                        <a href="#VK_Four_Volume" class="text-decoration-none VK_a">
                                            Four-Volume Set of Intel® 64 and IA-32 Architectures Software Developer’s
                                            Manuals
                                        </a>
                                    </p>
                                    <p class="m-0 my-2">
                                        <a href="#VK_Ten_Volume_Manuals" class="text-decoration-none VK_a">
                                            Ten-Volume Set of Intel® 64 and IA-32 Architectures Software Developer's
                                            Manuals
                                        </a>
                                    </p>
                                    <p class="m-0 my-2">
                                        <a href="#VK_Intel_Architecture" class="text-decoration-none VK_a">
                                            Intel® Architecture Instruction Set Extensions Programming Reference and
                                            Related Specifications
                                        </a>
                                    </p>
                                    <p class="m-0 my-2">
                                        <a href="#VK_Intel_IA32Architectures" class="text-decoration-none VK_a">
                                            Intel® 64 and IA-32 Architectures Optimization Reference Manual
                                        </a>
                                    </p>
                                    <p class="m-0 my-2">
                                        <a href="#VK_Public_Repositories_GitHub" class="text-decoration-none VK_a">
                                            Public Repositories on GitHub
                                        </a>
                                    </p>
                                    <p class="m-0 my-2">
                                        <a href="#VK_Performance_Monitoring_Reference_Manuals"
                                            class="text-decoration-none VK_a">
                                            Uncore Performance Monitoring Reference Manuals
                                        </a>
                                    </p>
                                    <p class="m-0 my-2">
                                        <a href="#VK_Related_Specifications_Application_Notes_Technical_Papers"
                                            class="text-decoration-none VK_a">
                                            Related Specifications, Application Notes, and Technical Papers
                                        </a>
                                    </p>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="col-12 col-md-8 col-lg-7">
                        <div class="VK_all_sections">
                            <div class="VK_section_descriptions pb-4">
                                <div class="text-end">
                                    <p class="m-0 VK_print_email_font">
                                        <span class="VK_a mx-2 d-inline-block">
                                            <i class="fa-solid fa-print"></i>
                                        </span>
                                        <span class="VK_a mx-2 d-inline-block">
                                            <i class="fa-regular fa-envelope"></i>
                                        </span>
                                    </p>
                                </div>
                            </div>
                            <section class="mt-5 pb-4" id="VK_Overview">
                                <h3 class="VK_side_heading fw-light">
                                    Overview
                                </h3>
                                <p class="fw-light">
                                    These manuals describe the architecture and programming environment of the Intel® 64
                                    and IA-32 architectures.
                                </p>
                                <p>
                                    Electronic versions of these documents allow you to quickly get the information you
                                    need and print only the pages you want. The Intel® 64 and IA-32 architectures
                                    software developer's manuals are now available for download via one combined volume,
                                    a four-volume set, or a ten-volume set. All content is identical in each set;
                                    <b>
                                        see details below.
                                    </b>
                                </p>
                                <p>
                                    The downloadable PDFs of all IA-32 Architectures Software Developer's Manual volumes
                                    are at version 084.
                                    <br>
                                    The downloadable PDF of the Intel® 64 and IA-32 Architectures Optimization Reference
                                    Manual Volume 1 is at version 050, and Volume 2 is at version 050.
                                    <br>
                                    Additional specifications, application notes, and technical papers may also be
                                    downloaded.
                                </p>
                                <div class="VK_bg_e6 p-3 my-4 VK_yellow_border">
                                    <b>
                                        Note:
                                    </b>
                                    If you would like to be notified of updates to the Intel® 64 and IA-32 Architectures
                                    Software Developer's Manuals, you may utilize a third-party service, such as
                                    <a href="" class="Vk_text_underline_dots VK_a">
                                        Visualping*
                                    </a>,
                                    to be notified of changes to this page (please reference 1 below).
                                </div>
                                <div class="VK_bg_e6 p-3 mt-4 VK_yellow_border">
                                    <b>
                                        Note:
                                    </b>
                                    We no longer offer the Intel® 64 and IA-32 Architectures Software Developer's
                                    Manuals on CD-ROM. Hard copy versions of the manual are available for purchase via a
                                    print-on-demand fulfillment model through a third-party vendor, Lulu (please
                                    reference 1 and 2 below):
                                    <a href="" class="Vk_text_underline_dots VK_a text-break">
                                        http://www.lulu.com/spotlight/IntelSDM.
                                    </a>
                                </div>
                                <ol>
                                    <li>
                                        <a href="" class="Vk_text_underline_dots VK_a">
                                            Terms of use
                                        </a>
                                    </li>
                                    <li>
                                        The print vendor sets the order price of each volume; Intel uploads the
                                        finalized master with zero royalty.
                                    </li>
                                </ol>
                            </section>
                            <section class="mt-5 pb-4" id="VK_Combined_Volume_Manuals">
                                <h3 class="VK_side_heading fw-light">
                                    Combined Volume Set of Intel® 64 and IA-32 Architectures Software Developer’s
                                    Manuals
                                </h3>
                                <div class="overflow-auto">
                                    <table class="VK_side_nav_table">
                                        <thead class="VK_theme_thead">
                                            <tr>
                                                <th class="ps-2 py-1 pe-3">
                                                    Document
                                                </th>
                                                <th class="ps-2 py-1 pe-3">
                                                    Description
                                                </th>
                                            </tr>
                                        </thead>
                                        <tbody class="VK_theme_tbody VK_font14">
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer’s Manual
                                                        Combined Volumes: 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4
                                                    </a>
                                                </td>
                                                <td>
                                                    This document contains the following:
                                                    <br><br>
                                                    <b>
                                                        Volume 1:
                                                    </b>
                                                    Describes the architecture and programming environment of processors
                                                    supporting IA-32 and Intel® 64 architectures.
                                                    <br><br>
                                                    <b>
                                                        Volume 2:
                                                    </b>
                                                    Includes the full instruction set reference, A-Z. Describes the
                                                    format of the instruction and provides reference pages for
                                                    instructions.
                                                    <br><br>
                                                    <b>
                                                        Volume 3:
                                                    </b>
                                                    Includes the full system programming guide, parts 1, 2, 3, and 4.
                                                    Describes the operating-system support environment of Intel® 64 and
                                                    IA-32 architectures, including memory management, protection, task
                                                    management, interrupt and exception handling, multi-processor
                                                    support, thermal and power management features, debugging,
                                                    performance monitoring, system management mode, virtual machine
                                                    extensions (VMX) instructions, Intel® Virtualization Technology
                                                    (Intel® VT), and Intel® Software Guard Extensions (Intel® SGX).
                                                    NOTE: Performance monitoring events can be found here:
                                                    <a href="" class="VK_text_underline_dots VK_a">
                                                        https://perfmon-events.intel.com/
                                                    </a>
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer's Manual
                                                        Documentation Changes
                                                    </a>
                                                </td>
                                                <td>
                                                    Describes bug fixes made to the Intel® 64 and IA-32 architectures
                                                    software developer's manual between versions.
                                                    <br><br>
                                                    NOTE: This change document applies to all Intel® 64 and IA-32
                                                    architectures software developer’s manual sets (combined volume set,
                                                    4 volume set, and 10 volume set).
                                                </td>
                                            </tr>
                                        </tbody>
                                    </table>
                                </div>
                            </section>
                            <section class="mt-5 pb-4" id="VK_Four_Volume">
                                <h3 class="VK_Side_heading fw-light">
                                    Four-Volume Set of Intel® 64 and IA-32 Architectures Software Developer’s Manuals
                                </h3>
                                <p>
                                    This set consists of volume 1, volume 2 (combined 2A, 2B, 2C, and 2D), volume 3
                                    (combined 3A, 3B, 3C, and 3D), and volume 4. This set allows easy navigation of the
                                    instruction set reference and system programming guide through a functional
                                    cross-volume table of contents, references, and index.
                                </p>
                                <div class="overflow-auto">
                                    <table class="VK_side_nav_table VK_font14">
                                        <thead class="VK_theme_thead">
                                            <tr>
                                                <th class="ps-2 py-1 pe-4">
                                                    Document
                                                </th>
                                                <th class="ps-2 py-1 pe-4">
                                                    Description
                                                </th>
                                            </tr>
                                        </thead>
                                        <tbody class="VK_theme_tbody">
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer's Manual
                                                        Volume 1: Basic Architecture
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    Describes processors' architecture and programming environment
                                                    supporting IA-32 and Intel® 64 architectures.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer's Manual
                                                        Combined Volumes 2A, 2B, 2C, and 2D: Instruction Set Reference,
                                                        A- Z
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document contains the full instruction set reference, A-Z, in
                                                    one volume. It describes the format of the instructions and provides
                                                    reference pages for them. A functional cross-volume table of
                                                    contents, references, and index allow for easy navigation of the
                                                    instruction set reference.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer's Manual
                                                        Combined Volumes 3A, 3B, 3C, and 3D: System Programming Guide
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document contains the full system programming guide in one
                                                    volume, parts 1, 2, 3, and 4. Describes the operating-system support
                                                    environment of Intel® 64 and IA-32 architectures, including Memory
                                                    management, protection, task management, interrupt and exception
                                                    handling, multi-processor support, thermal and power management
                                                    features, debugging, performance monitoring, system management mode,
                                                    virtual machine extensions (VMX) instructions, Intel® Virtualization
                                                    Technology (Intel® VT), and Intel® Software Guard Extensions (Intel®
                                                    SGX). This document allows for easy navigation of the system
                                                    programming guide through a functional cross-volume table of
                                                    contents, references, and index.
                                                    <br>
                                                    NOTE: Performance monitoring events can be found here:
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        https://perfmon-events.intel.com/
                                                    </a>
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer's Manual
                                                        Volume 4: Model-specific Registers
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    Describes the model-specific registers of processors supporting
                                                    IA-32 and Intel® 64 architectures.
                                                </td>
                                            </tr>
                                        </tbody>
                                    </table>
                                </div>
                            </section>
                            <section class="mt-5 pb-4 VK_border_bottom" id="VK_Ten_Volume_Manuals">
                                <h3 class="VK_side_heading fw-light">
                                    Ten-Volume Set of Intel® 64 and IA-32 Architectures Software Developer's Manuals
                                </h3>
                                <p>
                                    This set contains identical information as the four-volume set. For convenience, it
                                    is separated into ten shorter PDFs: volume 1, volume 2A, volume 2B, volume 2C,
                                    volume 2D, volume 3A, volume 3B, volume 3C, volume 3D, and volume 4. This set is
                                    better suited to those with slower connection speeds.
                                </p>
                                <div class="overflow-auto">
                                    <table class="VK_side_nav_table VK_font14">
                                        <thead class="VK_theme_thead">
                                            <tr>
                                                <th class="ps-2 py-1 pe-3">
                                                    Document
                                                </th>
                                                <th class="ps-2 py-1 pe-3">
                                                    Description
                                                </th>
                                            </tr>
                                        </thead>
                                        <tbody class="VK_theme_tbody">
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer's Manual
                                                        Volume 1: Basic Architecture
                                                    </a>
                                                </td>
                                                <td>
                                                    Describes the architecture and programming environment of processors
                                                    supporting IA-32 and Intel® 64 architectures.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer's Manual
                                                        Volume 2A: Instruction Set Reference, A-L
                                                    </a>
                                                </td>
                                                <td>
                                                    Describes the format of the instruction and provides reference pages
                                                    for instructions (from A to L). This volume also contains the table
                                                    of contents for volumes 2A, 2B, 2C, and 2D.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer's Manual
                                                        Volume 2B: Instruction Set Reference, M-U
                                                    </a>
                                                </td>
                                                <td>
                                                    Provides reference pages for instructions (from M to U).
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer's Manual
                                                        Volume 2C: Instruction Set Reference, V
                                                    </a>
                                                </td>
                                                <td>
                                                    Provides reference pages for instructions (V).
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer's Manual
                                                        Volume 2D: Instruction Set Reference, W-Z
                                                    </a>
                                                </td>
                                                <td>
                                                    Provides reference pages for instructions (from W to Z), including
                                                    the safer mode extensions reference. This volume also contains the
                                                    appendices and index support for volumes 2A, 2B, 2C, and 2D.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer's Manual
                                                        Volume 3A: System Programming Guide, Part 1
                                                    </a>
                                                </td>
                                                <td>
                                                    This volume describes the operating-system support environment of
                                                    the IA-32 and Intel® 64 architectures, including memory management,
                                                    protection, task management, interrupt and exception handling, and
                                                    multi-processor support. It also contains the table of contents for
                                                    volumes 3A, 3B, 3C, and 3D.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer's Manual
                                                        Volume 3B: System Programming Guide, Part 2
                                                    </a>
                                                </td>
                                                <td>
                                                    Continues the coverage of system programming subjects begun in
                                                    volume 3A. Volume 3B covers thermal and power management features,
                                                    debugging, and performance monitoring.
                                                    <br>
                                                    NOTE: Performance monitoring events can be found here
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        https://perfmon-events.intel.com/
                                                    </a>
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer's Manual
                                                        Volume 3C: System Programming Guide, Part 3
                                                    </a>
                                                </td>
                                                <td>
                                                    Continues the coverage of system programming subjects begun in
                                                    volume 3A and volume 3B. Volume 3C covers system management mode,
                                                    virtual machine extensions (VMX) instructions, and Intel®
                                                    Virtualization Technology (Intel® VT).
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer's Manual
                                                        Volume 3D: System Programming Guide, Part 4
                                                    </a>
                                                </td>
                                                <td>
                                                    Volume 3D covers system programming with Intel® Software Guard
                                                    Extensions (Intel® SGX). This volume also contains the appendices
                                                    and indexing support for volumes 3A, 3B, 3C, and 3D.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Software Developer's Manual
                                                        Volume 4: Model-specific Registers
                                                    </a>
                                                </td>
                                                <td>
                                                    Describes the model-specific registers of processors supporting
                                                    IA-32 and Intel® 64 architectures.
                                                </td>
                                            </tr>
                                        </tbody>
                                    </table>
                                </div>
                            </section>
                            <section class="mt-5 pb-4" id="VK_Intel_Architecture">
                                <h3 class="VK_side_heading fw-light">
                                    Intel® Architecture Instruction Set Extensions Programming Reference and Related
                                    Specifications
                                </h3>
                                <div class="overflow-auto">
                                    <table class="VK_side_nav_table VK_font14">
                                        <thead class="VK_theme_thead">
                                            <tr>
                                                <th class="ps-2 py-1 pe-4">
                                                    Document
                                                </th>
                                                <th class="ps-2 py-1 pe-4">
                                                    Description
                                                </th>
                                            </tr>
                                        </thead>
                                        <tbody class="VK_theme_tbody">
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Architecture Instruction Set Extensions Programming
                                                        Reference
                                                    </a>
                                                </td>
                                                <td>
                                                    This document covers new instructions and features slated for future
                                                    Intel® processors.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Advanced Performance Extensions (Intel® APX) Architecture
                                                        Specification
                                                    </a>
                                                </td>
                                                <td>
                                                    This document specifies the Intel® APX extension of the encodings
                                                    and the semantics of Intel architecture. See article:
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Introducing Intel® Advanced Performance Extensions (Intel® APX)
                                                    </a>
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Advanced Performance Extensions (Intel® APX) Software
                                                        Enabling Introduction
                                                    </a>
                                                </td>
                                                <td>
                                                    This document outlines the changes needed to enable Intel® APX in
                                                    compilers, ABIs, operating systems, and hypervisors. See article:
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Introducing Intel® Advanced Performance Extensions (Intel® APX)
                                                    </a>
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Advanced Performance Extensions (Intel® APX) Assembly
                                                        Syntax Recommendations
                                                    </a>
                                                </td>
                                                <td>
                                                    Intel® Advanced Performance Extensions (Intel® APX) introduces
                                                    several new concepts that require new notations in assembly syntax.
                                                    This document discusses recommendations for the new notations.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Advanced Vector Extensions 10.1 (Intel® AVX10.1)
                                                        Architecture Specification
                                                    </a>
                                                </td>
                                                <td>
                                                    This document describes the Intel® Advanced Vector Extensions 10.1
                                                    Instruction Set Architecture.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Advanced Vector Extensions 10.2 (Intel® AVX10.2)
                                                        Architecture Specification
                                                    </a>
                                                </td>
                                                <td>
                                                    This document describes the Intel® Advanced Vector Extensions 10.2
                                                    Instruction Set Architecture.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        The Converged Vector ISA: Intel® Advanced Vector Extensions 10
                                                        Technical Paper
                                                    </a>
                                                </td>
                                                <td>
                                                    This document provides introductory information regarding the
                                                    converged vector ISA: Intel® Advanced Vector Extensions 10.
                                                </td>
                                            </tr>
                                        </tbody>
                                    </table>
                                </div>
                            </section>
                            <section class="mt-5 pb-4" id="VK_Intel_IA32Architectures">
                                <h3 class="VK_side_heading fw-light">
                                    Intel® 64 and IA-32 Architectures Optimization Reference Manual
                                </h3>
                                <p>
                                    The Intel® 64 and IA-32 architectures optimization reference manual provides
                                    information on current Intel microarchitectures. These two volumes describe code
                                    optimization techniques that enable you to tune your application for highly
                                    optimized results when running on current Intel® processors.
                                </p>
                                <p>
                                    A public repository is available with open-source code samples from select chapters
                                    of this manual. These code samples are released under a 0-Clause BSD license. Intel
                                    provides additional code samples and updates to the repository as the samples are
                                    created and verified.
                                </p>
                                <p>
                                    Public repository:
                                    <a href="" class="Vk_text_underline_dots VK_a">
                                        https://github.com/intel/optimization-manual
                                    </a>
                                </p>
                                <p>
                                    Link to license:
                                    <a href="" class="Vk_text_underline_dots VK_a">
                                        https://github.com/intel/optimization-manual/blob/master/COPYING
                                    </a>
                                </p>
                                <div class="overflow-auto">
                                    <table class="VK_side_nav_table VK_font14">
                                        <thead class="VK_theme_thead">
                                            <tr>
                                                <th class="ps-2 py-1 pe-3">
                                                    Document Title
                                                </th>
                                                <th class="ps-2 py-1 pe-3">
                                                    Description
                                                </th>
                                            </tr>
                                        </thead>
                                        <tbody class="VK_theme_tbody">
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Optimization Reference Manual
                                                        Volume 1
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document describes optimization for current Intel® 64 and IA-32
                                                    microarchitectures. The latest version is 50.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Earlier Generations of Intel® 64 and IA-32 Processor
                                                        Architectures, Throughput, and Latency
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    Includes optimization information for earlier Intel® 64 and IA-32
                                                    processor microarchitectures. The latest version is 50.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 and IA-32 Architectures Optimization Reference Manual
                                                        Documentation Changes
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document describes additions and fixes made to the Intel® 64
                                                    and IA-32 architectures optimization reference manual between
                                                    versions. The latest version is 50.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Processors and Processor Cores based on Crestmont and
                                                        Redwood Cove Microarchitecture Instruction Throughput and
                                                        Latency
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This package describes throughput and latency for Intel® Processors
                                                    and processor cores based on the Crestmont and Redwood Cove
                                                    microarchitecture.
                                                    <br>
                                                    <b>
                                                        The numbers for Redwood Cove are identical to those of the
                                                        Golden Cove microarchitecture.
                                                    </b>
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Processors and Processor Cores based on Golden Cove
                                                        Microarchitecture Instruction Throughput and Latency
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This package describes throughput and latency for Intel® Processors
                                                    and processor cores based on the Golden Cove microarchitecture.
                                                    <br>
                                                    <b>
                                                        These numbers may also be used for cores based on the Redwood
                                                        Cove microarchitecture.
                                                    </b>
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        4th Generation Intel® Xeon® Scalable Processor Family (based on
                                                        Sapphire Rapids microarchitecture) Instruction Throughput and
                                                        Latency
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    Describes throughput and latency for the 4th Generation Intel® Xeon®
                                                    Scalable Processor Family based on Sapphire Rapids
                                                    microarchitecture.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        3rd Generation Intel® Xeon® Scalable Processor Family (based on
                                                        Ice Lake microarchitecture) Instruction Throughput and Latency
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    Describes throughput and latency for the 3rd Generation Intel® Xeon®
                                                    Scalable Processor Family based on Ice Lake microarchitecture.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Xeon® Scalable Processor Throughput and Latency
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    Describes throughput and latency for Intel® Xeon® Scalable
                                                    Processor.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        10th Generation Intel® Core™ Processor based on Ice Lake
                                                        Microarchitecture Instruction Throughput and Latency
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    Describes throughput and latency for 10th Generation Intel® Core™
                                                    Processor based on Ice Lake microarchitecture.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Processors based on Gracemont Microarchitecture
                                                        Instruction Throughput and Latency
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    Describes throughput and latency for Intel® Processors based on
                                                    Gracemont microarchitecture.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel Atom® Processor based on Tremont Microarchitecture
                                                        Instruction Throughput and Latency
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    Describes throughput and latency for Intel® Atom®Processors based on
                                                    Tremont microarchitecture.
                                                </td>
                                            </tr>
                                        </tbody>
                                    </table>
                                </div>
                            </section>
                            <section class="mt-5 pb-4" id="VK_Public_Repositories_GitHub">
                                <h3 class="VK_side_heading fw-light">
                                    Public Repositories on GitHub
                                </h3>
                                <div class="overflow-auto">
                                    <table class="VK_side_nav_table VK_font14">
                                        <thead class="VK_theme_thead">
                                            <tr>
                                                <th class="ps-2 py-1 pe-3">
                                                    Repository
                                                </th>
                                                <th class="ps-2 py-1 pe-3">
                                                    Description
                                                </th>
                                            </tr>
                                        </thead>
                                        <tbody class="VK_theme_tbody">
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        https://github.com/intel/optimization-manual
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    A public repository with open-source code samples from select
                                                    chapters of the Intel® 64 and IA-32 Architectures Optimization
                                                    Reference Manual.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        https://github.com/intel/SDM-Processor-Topology-Enumeration
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    A public repository with open-source code samples to accompany the
                                                    Intel® 64 Architecture Processor Topology Enumeration Technical
                                                    Paper.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        https://intelxed.github.io
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    The X86 Encoder Decoder (XED) is a software library for encoding and
                                                    decoding X86 (IA32 and Intel64) instructions.
                                                </td>
                                            </tr>
                                        </tbody>
                                    </table>
                                </div>
                            </section>
                            <section class="mt-5 pb-4" id="VK_Performance_Monitoring_Reference_Manuals">
                                <h3 class="VK_side_heading fw-light">
                                    Uncore Performance Monitoring Reference Manuals
                                </h3>
                                <div class="overflow-auto">
                                    <table class="VK_side_nav_table VK_font14">
                                        <thead class="VK_theme_thead">
                                            <tr>
                                                <th class="ps-2 py-1 pe-4">
                                                    VK_side_nav_table
                                                </th>
                                                <th class="ps-2 py-1 pe-4">
                                                    Description
                                                </th>
                                            </tr>
                                        </thead>
                                        <tbody class="VK_theme_tbody">
                                            <tr class="VK_vertical_top">
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        3rd Gen Intel® Xeon® Processor Scalable Family, Codename Ice
                                                        Lake, Uncore Performance Monitoring Reference Manual
                                                    </a>
                                                </td>
                                                <td rowspan="8">
                                                    'Uncore' roughly equates to logic outside the CPU cores but residing
                                                    on the same die. Traffic (for example, Data Reads) generated by
                                                    threads executing on CPU cores or IO devices may be operated on by
                                                    logic in the Uncore. The Logic is responsible for managing
                                                    coherency, access to the DIMMs, power distribution, sleep states,
                                                    etc.
                                                    <br><br>
                                                    The uncore subsystem consists of various components, many of which
                                                    are assigned to the responsibilities mentioned earlier. These
                                                    components range from the CHA cache/home agent to the power
                                                    controller unit (PCU) and integrated memory controller (IMC), to
                                                    name a few. Most of these components provide similar performance
                                                    monitoring capabilities.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Xeon® Processor Scalable Memory Family Uncore Performance
                                                        Monitoring Reference Manual
                                                    </a>
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Xeon® Processor E5 and E7 v3 Family Uncore Performance
                                                        Monitoring Reference Manual
                                                    </a>
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Xeon® Processor E5 v2 and E7 v2 Product Families Uncore
                                                        Performance Monitoring Reference Manual
                                                    </a>
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Xeon® Processor E5-2600 v2 Product Family Uncore
                                                        Performance Monitoring Reference Manual
                                                    </a>
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Xeon® Processor E7 Family Uncore Performance Monitoring
                                                        Programming Guide
                                                    </a>
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Xeon® Processor 7500 Series Uncore Programming Guide
                                                    </a>
                                                </td>
                                            </tr>
                                            <tr>
                                                <td>
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        6th Generation Intel® Core™ Processor Family Uncore Performance
                                                        Monitoring Reference Manual
                                                    </a>
                                                </td>
                                            </tr>
                                        </tbody>
                                    </table>
                                </div>
                            </section>
                            <section class="mt-5 pb-4"
                                id="VK_Related_Specifications_Application_Notes_Technical_Papers">
                                <h3 class="VK_side_heading fw-light">
                                    Related Specifications, Application Notes, and Technical Papers
                                </h3>
                                <div class="overflow-auto">
                                    <table class="VK_side_nav_table VK_font14">
                                        <thead class="VK_theme_thead">
                                            <tr>
                                                <th class="ps-2 py-1 pe-3">
                                                    Document Title
                                                </th>
                                                <th class="ps-2 py-1 pe-3">
                                                    Description
                                                </th>
                                            </tr>
                                        </thead>
                                        <tbody class="VK_theme_tbody">
                                            <tr>
                                                <td class="VK_w40 VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Hardware Prefetch Controls for Intel® Atom® Cores
                                                    </a>
                                                </td>
                                                <td>
                                                    A description of tuning methods used to optimize the performance of
                                                    hardware prefetchers, thus enabling them to increase a multicore
                                                    system's performance.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel Analysis of Speculative Execution Side Channels
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document provides an overview of the variants and related Intel
                                                    security features.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Speculative Execution Side Channel Mitigations
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document provides a detailed explanation of the security
                                                    vulnerabilities and possible mitigations.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Complex Shadow-Stack Updates (Intel® Control-Flow Enforcement
                                                        Technology)
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    Intel’s Control-Flow Enforcement Technology (CET) uses shadow stacks
                                                    to ensure the correctness of certain control-flow transfers. Some
                                                    control-flow transfers update a shadow stack with multiple accesses,
                                                    which is said to be complex. Certain events encountered during a
                                                    complex shadow-stack update in a virtual machine may lead to
                                                    unexpected behavior. This paper presents recommendations that
                                                    operating systems and virtual machine monitors can use to prevent
                                                    these unexpected behaviors. These recommendations are based on new
                                                    CPU support planned by Intel.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Resource Director Technology (Intel® RDT) Architecture
                                                        Specification
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document defines the architecture specification of the Intel®
                                                    Resource Director Technology (Intel® RDT) feature set.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® 64 Architecture Processor Topology Enumeration Technical
                                                        Paper
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This technical paper covers the topology enumeration algorithm for
                                                    single-socket to multiple-socket platforms using Intel® 64 and IA-32
                                                    processors.
                                                    <br><br>
                                                    A public repository with open-source samples accompanies this
                                                    technical paper. These code samples are released under a 0-Clause
                                                    BSD license.
                                                    <br><br>
                                                    Public repository:
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        https://github.com/intel/SDM-Processor-Topology-Enumeration
                                                    </a>
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Runtime Microcode Update Technical Paper
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document describes architectural enhancements and a software
                                                    methodology to load microcode updates during runtime efficiently.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Optimizing Software for x86 Hybrid Architecture
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This technical document provides information on optimizing software
                                                    for Intel® Core™ processors that support x86 hybrid architecture.
                                                    The document provides an overview of x86 hybrid architecture, hybrid
                                                    core usage with Windows, and details on how software applications
                                                    and drivers can ensure optimal core usage. Key Windows Processor
                                                    Power Management Settings (PPM Settings) that can be used on Intel
                                                    Core processors that support x86 hybrid architecture to meet system
                                                    performance vs. power goals are also describe
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Flexible Return and Event Delivery Specification
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This specification describes a new feature for the Intel® 64
                                                    instruction set called flexible return and event delivery (FRED).
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel Key Locker Specification
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document describes the software programming interface for the
                                                    Intel® Architecture instruction set extensions about the Key Locker
                                                    feature.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Data Streaming Accelerator Architecture Specification
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document describes the architecture of the Intel® Data
                                                    Streaming Accelerator (Intel® DSA).
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Data Streaming Accelerator User Guide
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document provides guidelines for systems administrators wanting
                                                    to configure Intel® Data Streaming Accelerator (Intel® DSA) devices
                                                    and developers wishing to enable application support and use
                                                    libraries providing interfaces to Intel® DSA.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® In-Memory Analytics Accelerator Architecture
                                                        Specification
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document describes the architecture of the Intel® In-Memory
                                                    Analytics Accelerator (Intel® IAA).
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® In-Memory Analytics Accelerator Plugin for RocksDB*
                                                        Storage Engine (Intel® IAA Plugin for RocksDB* Storage Engine)
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document describes performance improvements and cost savings
                                                    for data analytics workloads using the Intel® In-Memory Analytics
                                                    Accelerator (Intel® IAA) with the RocksDB* Storage Engine.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Architecture Memory Encryption Technologies Specification
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document describes the memory encryption support available on
                                                    Intel® processors.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        bfloat16 - Hardware Numerics Definition
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document describes the bfloat16 floating-point format.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        5-Level Paging and 5-Level EPT white paper
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document describes planned extensions to the Intel 64
                                                    architecture to expand the size of addresses that can be translated
                                                    through a processor’s memory-translation hardware.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        MCA Enhancements in Intel® Xeon® Processors
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document describes Enhanced MCA Logging software architecture
                                                    and associated flows.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Carry-less Multiplication Instruction and its Usage for
                                                        Computing the GCM Mode white paper
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This paper provides information on the instruction and its usage for
                                                    computing the Galois Hash. It also provides code examples for using
                                                    PCLMULQDQ and the Intel® AES New Instructions (Intel® AES-NI) to
                                                    efficiently implement AES in Galois Counter Mode (AES -GCM).
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Performance Monitoring Unit Sharing Guide
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This paper provides guidelines between multiple software agents
                                                    sharing the PMU hardware on Intel® processors.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Virtualization Technology FlexMigration (Intel® VT
                                                        FlexMigration) application note
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This application note discusses virtualization capabilities in
                                                    Intel® processors that support Intel® VT FlexMigration usages.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Virtualization Technology for Directed I/O Architecture
                                                        Specification
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document describes the Intel® Virtualization Technology for
                                                    Directed I/O.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Intel® Scalable I/O Virtualization Technical Specification
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document describes Intel® Scalable I/O Virtualization, a
                                                    scalable and composable approach for virtualizing I/O devices.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    <a href="" class="Vk_text_underline_dots VK_a">
                                                        Secure Access of Performance Monitoring Unit by User Space
                                                        Profilers
                                                    </a>
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This paper proposes a software mechanism targeting performance
                                                    profilers that would run at user-space privilege to access
                                                    performance monitoring hardware. The latter requires privileged
                                                    access in kernel mode securely without causing unintended
                                                    interference with the software stack.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    Timestamp-Counter Scaling for Virtualization
                                                </td>
                                                <td class="VK_vertical_top">
                                                    The information contained in this white paper has been merged into
                                                    <strong class="VK_table_color">
                                                        Volume 3C
                                                    </strong>
                                                    of the Intel® 64 and IA-32 architectures software developer's
                                                    manual.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    The information contained in this specification has been merged
                                                    into
                                                </td>
                                                <td class="VK_vertical_top">
                                                    The information contained in this white paper has been merged into
                                                    <strong class="VK_table_color">
                                                        Volumes 2
                                                    </strong>
                                                    and
                                                    <strong class="VK_table_color">
                                                        3
                                                    </strong>
                                                    of the Intel® 64 and IA-32 architectures software developer's
                                                    manual.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    Intel® 64 and IA-32 Architectures Application Note TLBs,
                                                    Paging-structure Caches, and their Invalidation
                                                </td>
                                                <td class="VK_vertical_top">
                                                    The information contained in this application note has been merged
                                                    into
                                                    <strong class="VK_table_color">
                                                        Volumes 3A
                                                    </strong>
                                                    and
                                                    <strong class="VK_table_color">
                                                        3B
                                                    </strong>
                                                    Intel® 64 and IA-32 architectures software developer's manual.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    Intel® 64 Architecture Memory Ordering white paper
                                                </td>
                                                <td class="VK_vertical_top">
                                                    This document has been merged into
                                                    <strong class="VK_table_color">
                                                        Volume 3A
                                                    </strong>
                                                    of the Intel® 64 and IA-32 architectures software developer’s
                                                    manual.
                                                </td>
                                            </tr>
                                            <tr>
                                                <td class="VK_vertical_top">
                                                    Page Modification Logging for Virtual Machine Monitor white paper
                                                </td>
                                                <td class="VK_vertical_top">
                                                    The information contained in this white paper has been merged into
                                                    <strong class="VK_table_color">
                                                        Volume 3C
                                                    </strong>
                                                    of the Intel® 64 and IA-32 architectures software developer's
                                                    manual.
                                                </td>
                                            </tr>
                                        </tbody>
                                    </table>
                                </div>
                            </section>
                        </div>
                    </div>
                </div>
            </div>
        </section>


        <!--  -->
        <section class="py-5">
            <div class="VK_cont">
                <div class="row m-0">
                    <div class="col">
                        <p>
                            Product and Performance Information
                        </p>
                        <p class="VK_font12">
                            1Performance varies by use, configuration and other factors. Learn more at
                            <a href="" class="Vk_text_underline_dots VK_a">
                                www.Intel.com/PerformanceIndex.
                            </a>
                        </p>
                    </div>
                </div>
            </div>
        </section>



        <!-- footer -->
        <footer>
            <div id="footer"></div>
        </footer>


    </main>


    <!---------------- Javascript Files ---------------->

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- jquery -->
    <script src="/js/jquery-3.7.1.js"></script>


    <!-- bootstrap js file -->
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js"
        integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM"
        crossorigin="anonymous"></script>

    <!-- costom js file -->
    <script src="/js/vivek.js"></script>

    <!-- all min -->
    <!-- <script src="/js/all.min.js"></script> -->

</body>

</html>