

================================================================
== Vivado HLS Report for 'get_centroid_fh'
================================================================
* Date:           Wed Mar 18 11:34:28 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.456 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1540|     1574| 77.000 us | 78.700 us |  1538|  1538| dataflow |
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%h_limit_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %h_limit)" [./wd_stage_2.h:142]   --->   Operation 5 'read' 'h_limit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v_limit_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %v_limit)" [./wd_stage_2.h:142]   --->   Operation 6 'read' 'v_limit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%v_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %v_offset)" [./wd_stage_2.h:142]   --->   Operation 7 'read' 'v_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%h_offset_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %h_offset)" [./wd_stage_2.h:142]   --->   Operation 8 'read' 'h_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%h_limit_c9 = alloca i16, align 2" [./wd_stage_2.h:142]   --->   Operation 9 'alloca' 'h_limit_c9' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%h_limit_c = alloca i16, align 2" [./wd_stage_2.h:142]   --->   Operation 10 'alloca' 'h_limit_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%v_limit_c8 = alloca i8, align 1" [./wd_stage_2.h:142]   --->   Operation 11 'alloca' 'v_limit_c8' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_limit_c = alloca i8, align 1" [./wd_stage_2.h:142]   --->   Operation 12 'alloca' 'v_limit_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_offset_c = alloca i8, align 1" [./wd_stage_2.h:142]   --->   Operation 13 'alloca' 'v_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%h_offset_c = alloca i16, align 2" [./wd_stage_2.h:142]   --->   Operation 14 'alloca' 'h_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "call fastcc void @get_centroid_fh.entr(i16 %h_offset_read, i8 %v_offset_read, i8 %v_limit_read, i16 %h_limit_read, i16* %h_offset_c, i8* %v_offset_c, i8* %v_limit_c, i8* %v_limit_c8, i16* %h_limit_c, i16* %h_limit_c9)" [./wd_stage_2.h:144]   --->   Operation 15 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32 } @get_centroid_fh_Loop(i16* %h_limit_c9, i8* %v_limit_c8, [736 x i8]* %micro_roi_data_V)" [./wd_stage_2.h:142]   --->   Operation 16 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%call_ret1 = call fastcc { i16, i32 } @get_centroid_fh_Bloc.1(i8* %v_limit_c, i16* %h_limit_c)" [./wd_stage_2.h:142]   --->   Operation 17 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln146_cast_loc_s = extractvalue { i16, i32 } %call_ret1, 0" [./wd_stage_2.h:142]   --->   Operation 18 'extractvalue' 'lshr_ln146_cast_loc_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln147_cast_loc_s = extractvalue { i16, i32 } %call_ret1, 1" [./wd_stage_2.h:142]   --->   Operation 19 'extractvalue' 'lshr_ln147_cast_loc_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32 } @get_centroid_fh_Loop(i16* %h_limit_c9, i8* %v_limit_c8, [736 x i8]* %micro_roi_data_V)" [./wd_stage_2.h:142]   --->   Operation 20 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%v_sum_0_loc_channel = extractvalue { i32, i32, i32 } %call_ret, 0" [./wd_stage_2.h:142]   --->   Operation 21 'extractvalue' 'v_sum_0_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%h_sum_0_loc_channel = extractvalue { i32, i32, i32 } %call_ret, 1" [./wd_stage_2.h:142]   --->   Operation 22 'extractvalue' 'h_sum_0_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%p_sum_0_loc_channel = extractvalue { i32, i32, i32 } %call_ret, 2" [./wd_stage_2.h:142]   --->   Operation 23 'extractvalue' 'p_sum_0_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 24 [2/2] (4.24ns)   --->   "call fastcc void @get_centroid_fh_Bloc(i32 %p_sum_0_loc_channel, i32 %lshr_ln147_cast_loc_s, i16 %lshr_ln146_cast_loc_s, i8* %v_offset_c, i16* %h_offset_c, i48* %c, i32 %v_sum_0_loc_channel, i32 %h_sum_0_loc_channel)" [./wd_stage_2.h:142]   --->   Operation 24 'call' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.45>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_2.h:144]   --->   Operation 25 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @h_offset_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i16* %h_offset_c, i16* %h_offset_c)" [./wd_stage_2.h:142]   --->   Operation 26 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %h_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./wd_stage_2.h:142]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @v_offset_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i8* %v_offset_c, i8* %v_offset_c)" [./wd_stage_2.h:142]   --->   Operation 28 'specchannel' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %v_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./wd_stage_2.h:142]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @v_limit_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i8* %v_limit_c, i8* %v_limit_c)" [./wd_stage_2.h:142]   --->   Operation 30 'specchannel' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %v_limit_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./wd_stage_2.h:142]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @v_limit_c8_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i8* %v_limit_c8, i8* %v_limit_c8)" [./wd_stage_2.h:142]   --->   Operation 32 'specchannel' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %v_limit_c8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./wd_stage_2.h:142]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @h_limit_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i16* %h_limit_c, i16* %h_limit_c)" [./wd_stage_2.h:142]   --->   Operation 34 'specchannel' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %h_limit_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./wd_stage_2.h:142]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @h_limit_c9_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i16* %h_limit_c9, i16* %h_limit_c9)" [./wd_stage_2.h:142]   --->   Operation 36 'specchannel' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %h_limit_c9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./wd_stage_2.h:142]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (8.45ns)   --->   "call fastcc void @get_centroid_fh_Bloc(i32 %p_sum_0_loc_channel, i32 %lshr_ln147_cast_loc_s, i16 %lshr_ln146_cast_loc_s, i8* %v_offset_c, i16* %h_offset_c, i48* %c, i32 %v_sum_0_loc_channel, i32 %h_sum_0_loc_channel)" [./wd_stage_2.h:142]   --->   Operation 38 'call' <Predicate = true> <Delay = 8.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [./wd_stage_2.h:162]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	wire read on port 'h_limit' (./wd_stage_2.h:142) [7]  (0 ns)
	'call' operation ('call_ln144', ./wd_stage_2.h:144) to 'get_centroid_fh.entr' [30]  (3.63 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 4.24ns
The critical path consists of the following:
	'call' operation ('call_ret1', ./wd_stage_2.h:142) to 'get_centroid_fh_Bloc.1' [31]  (0 ns)
	'call' operation ('call_ln142', ./wd_stage_2.h:142) to 'get_centroid_fh_Bloc' [38]  (4.24 ns)

 <State 4>: 8.46ns
The critical path consists of the following:
	'call' operation ('call_ln142', ./wd_stage_2.h:142) to 'get_centroid_fh_Bloc' [38]  (8.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
