{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548078783976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548078783977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 21:53:02 2019 " "Processing started: Mon Jan 21 21:53:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548078783977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1548078783977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_flash_test -c spi_flash_test --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_flash_test -c spi_flash_test --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1548078783977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1548078784880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1548078784880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "src/seg_scan.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/seg_scan.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548078795182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548078795182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "src/seg_decoder.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/seg_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548078795189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548078795189 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "key_debounce.v(6) " "Verilog HDL syntax warning at key_debounce.v(6): extra block comment delimiter characters /* within block comment" {  } { { "src/key_debounce.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/key_debounce.v" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Design Software" 0 -1 1548078795195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "src/key_debounce.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/key_debounce.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548078795197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548078795197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file src/spi_flash_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548078795204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_flash_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_ctl " "Found entity 1: spi_flash_ctl" {  } { { "src/spi_flash_ctl.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_ctl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548078795215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548078795215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_flash_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_cmd " "Found entity 1: spi_flash_cmd" {  } { { "src/spi_flash_cmd.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_cmd.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548078795227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548078795227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_flash_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_master " "Found entity 1: spi_flash_master" {  } { { "src/spi_flash_master.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_master.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548078795235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548078795235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_flash_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_top " "Found entity 1: spi_flash_top" {  } { { "src/spi_flash_top.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548078795247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548078795247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flash_bulk_erse_ack spi_flash_ctl.v(57) " "Verilog HDL Implicit Net warning at spi_flash_ctl.v(57): created implicit net for \"flash_bulk_erse_ack\"" {  } { { "src/spi_flash_ctl.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_ctl.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1548078795248 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flash_sector_erse_ack spi_flash_ctl.v(58) " "Verilog HDL Implicit Net warning at spi_flash_ctl.v(58): created implicit net for \"flash_sector_erse_ack\"" {  } { { "src/spi_flash_ctl.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_ctl.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1548078795248 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_req spi_flash_top.v(97) " "Verilog HDL Implicit Net warning at spi_flash_top.v(97): created implicit net for \"wr_req\"" {  } { { "src/spi_flash_top.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_top.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1548078795248 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "flash_bulk_erse spi_flash_ctl.v(75) " "Verilog HDL error at spi_flash_ctl.v(75): object \"flash_bulk_erse\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "src/spi_flash_ctl.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_ctl.v" 75 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1548078795261 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "flash_sector_erse spi_flash_ctl.v(77) " "Verilog HDL error at spi_flash_ctl.v(77): object \"flash_sector_erse\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "src/spi_flash_ctl.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_ctl.v" 77 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1548078795261 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548078795284 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 21 21:53:15 2019 " "Processing ended: Mon Jan 21 21:53:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548078795284 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548078795284 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548078795284 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1548078795284 ""}
