<module name="" hierarchy_delimiter="." version="1" open_brace="&lt;" close_brace=">" root_context_id="vsl: mylib bitcell schematic vl: auCdl schematic symbol">
<scope name="ModuleDir">
<forward>
<mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
<mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
<mapping dst="bitcell" src="vsl: mylib bitcell schematic vl: auCdl schematic symbol"/>
</forward>
<reverse>
<mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" src="pmos"/>
<mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" src="nmos"/>
<mapping dst="vsl: mylib bitcell schematic vl: auCdl schematic symbol" src="bitcell"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
<mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
<mapping dst="bitcell" src="vsl: mylib bitcell schematic vl: auCdl schematic symbol"/>
</forward>
<reverse>
<mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" src="pmos"/>
<mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" src="nmos"/>
<mapping dst="vsl: mylib bitcell schematic vl: auCdl schematic symbol" src="bitcell"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>mylib</lib>
<cell>bitcell</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>auCdl schematic symbol</view_search_list>
<view_stop_list>auCdl</view_stop_list>
</root_context>
</module>
