<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_mipi_dsi_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('hpm__mipi__dsi__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_mipi_dsi_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__mipi__dsi__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_MIPI_DSI_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_MIPI_DSI_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#af64243e67bb64bd95fbef20a4d475bd6">   13</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#af64243e67bb64bd95fbef20a4d475bd6">VERSION</a>;                     <span class="comment">/* 0x0: version */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a07a582ca800a6ea8e22033d8fc2d0eca">   14</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a07a582ca800a6ea8e22033d8fc2d0eca">PWR_UP</a>;                      <span class="comment">/* 0x4: power up */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a7bf9c4384fa9538bb3ded6b5e12a1bff">   15</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a7bf9c4384fa9538bb3ded6b5e12a1bff">CLKMGR_CFG</a>;                  <span class="comment">/* 0x8: divide lanebyteclk for timeout */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#acda02e21f613e8ab5b9a1b44e41cc628">   16</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#acda02e21f613e8ab5b9a1b44e41cc628">DPI_VCID</a>;                    <span class="comment">/* 0xC: virtual channel ID for DPI traffic */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#aa6054d2945657766e09053b4412bf6ad">   17</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#aa6054d2945657766e09053b4412bf6ad">DPI_COLOR_CODING</a>;            <span class="comment">/* 0x10: dpi color coding */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#af9fc24e3f930a03cbcb6770053e4ecd6">   18</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#af9fc24e3f930a03cbcb6770053e4ecd6">DPI_CFG_POL</a>;                 <span class="comment">/* 0x14: the polarity of DPI signals */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a9602193d8dcb1e06af258febd6597fa8">   19</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a9602193d8dcb1e06af258febd6597fa8">DPI_LP_CMD_TIM</a>;              <span class="comment">/* 0x18: the timing for low-power commands sent while in video mode */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a81572114cc2009ace27dc4cbb628bbde">   20</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__DSI__Type.html#a81572114cc2009ace27dc4cbb628bbde">RESERVED0</a>[16];               <span class="comment">/* 0x1C - 0x2B: Reserved */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#af2b9d888e4cdc793d0e4bc3f34266615">   21</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#af2b9d888e4cdc793d0e4bc3f34266615">PCKHDL_CFG</a>;                  <span class="comment">/* 0x2C: configures how EoTp, BTA, CRC and ECC to be used */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#afad9c4a3a0a35c1afd3422a4bede1ead">   22</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#afad9c4a3a0a35c1afd3422a4bede1ead">GEN_VCID</a>;                    <span class="comment">/* 0x30: configures the virtual channel ID of read response to store and return to generic interface */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a3fc66fb209f6aecbb896d7a217636bef">   23</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a3fc66fb209f6aecbb896d7a217636bef">MODE_CFG</a>;                    <span class="comment">/* 0x34: configures the mode of operation between video or command mode */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a9a55e4a2d56d3dac13deee5436c6928d">   24</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a9a55e4a2d56d3dac13deee5436c6928d">VID_MODE_CFG</a>;                <span class="comment">/* 0x38: several aspect of video mode operation */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a74bfb0568e479bc7ea2011640c3d9e0e">   25</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a74bfb0568e479bc7ea2011640c3d9e0e">VID_PKT_SIZE</a>;                <span class="comment">/* 0x3C: configures the video packet size */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a65bf16d4365e2437416a0b1b417a46dc">   26</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a65bf16d4365e2437416a0b1b417a46dc">VID_NUM_CHUNKS</a>;              <span class="comment">/* 0x40: configures the number of chunks to use */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#ad496b9cdf241840bf2ad5e217a25f571">   27</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#ad496b9cdf241840bf2ad5e217a25f571">VID_NULL_SIZE</a>;               <span class="comment">/* 0x44: configures the size of null packets */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a64e6eb18d55a87387f0fe8583343823f">   28</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a64e6eb18d55a87387f0fe8583343823f">VID_HSA_TIME</a>;                <span class="comment">/* 0x48: configures the video HAS time */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a0bb6893d35a5b19982ef9f9d0f086ca8">   29</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a0bb6893d35a5b19982ef9f9d0f086ca8">VID_HBP_TIME</a>;                <span class="comment">/* 0x4C: configure the video HBP time */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a45e2ab2525e4b687989a9d99861c8f9d">   30</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a45e2ab2525e4b687989a9d99861c8f9d">VID_HLINE_TIME</a>;              <span class="comment">/* 0x50: configures the overall time for each video line */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a8e3d3f75ccbfe53444ddebec12af335a">   31</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a8e3d3f75ccbfe53444ddebec12af335a">VID_VSA_LINES</a>;               <span class="comment">/* 0x54: configures the vsa period */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#acdc2dcf75f356b9296bde73a46e07c0e">   32</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#acdc2dcf75f356b9296bde73a46e07c0e">VID_VBP_LINES</a>;               <span class="comment">/* 0x58: configures the vbp period */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#adf8ad4036f98ef94e7ca1e9e2bfd3342">   33</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#adf8ad4036f98ef94e7ca1e9e2bfd3342">VID_VFP_LINES</a>;               <span class="comment">/* 0x5C: configures the vfp period */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a73ebc845b6de3574505111fe172fc7e4">   34</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a73ebc845b6de3574505111fe172fc7e4">VID_VACTIVE_LINES</a>;           <span class="comment">/* 0x60: configures the vertical resolution of video */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#adea08065e1ff83779bd9ef6b06505927">   35</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__DSI__Type.html#adea08065e1ff83779bd9ef6b06505927">RESERVED1</a>[4];                <span class="comment">/* 0x64 - 0x67: Reserved */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#ab0afa9d3c6d27f32217293d0c78b8830">   36</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#ab0afa9d3c6d27f32217293d0c78b8830">CMD_MODE_CFG</a>;                <span class="comment">/* 0x68: This register configures several aspect of command mode operation, tearing effect, acknowledge for each packet and the speed mode to transmit each Data Type related to commands. */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a7af33ad6860f218a711151dd665800db">   37</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a7af33ad6860f218a711151dd665800db">GEN_HDR</a>;                     <span class="comment">/* 0x6C: sets the header for new packets sent using the generic interface */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a7123b19e64106bac338c2dbd0b51d37e">   38</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a7123b19e64106bac338c2dbd0b51d37e">GEN_PLD_DATA</a>;                <span class="comment">/* 0x70: sets the payload for packets sent using the generic interface */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#aba23d29e3e93d77082874bc368c6e5ec">   39</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#aba23d29e3e93d77082874bc368c6e5ec">CMD_PKT_STATUS</a>;              <span class="comment">/* 0x74: information about the status of FIFOs related to DBI and Generic interface */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#ab112698e1cbd58dbd93c1888dda75f49">   40</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#ab112698e1cbd58dbd93c1888dda75f49">TO_CNT_CFG</a>;                  <span class="comment">/* 0x78: configures the trigger timeout errors */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a46a710bfa8c8bf8b8942583441399595">   41</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a46a710bfa8c8bf8b8942583441399595">HS_RD_TO_CNT</a>;                <span class="comment">/* 0x7C: configures the peripheral response timeout after high speed read operations */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a940778760195675cb53f5307e5f22373">   42</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a940778760195675cb53f5307e5f22373">LP_RD_TO_CNT</a>;                <span class="comment">/* 0x80: configures the peripheral response timeout after low-power read operation */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a77b97c312b547ae77bd4cd69a2f3e7e0">   43</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a77b97c312b547ae77bd4cd69a2f3e7e0">HS_WR_TO_CNT</a>;                <span class="comment">/* 0x84: configures the peripheral response timeout after high speed write operations */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a89c2efb128df86d749d28fa27b6355c4">   44</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a89c2efb128df86d749d28fa27b6355c4">LP_WR_TO_CNT</a>;                <span class="comment">/* 0x88: configures the peripheral response timeout after low power write operations */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a70a4555a27b0a42198c5ab4e0539db9f">   45</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a70a4555a27b0a42198c5ab4e0539db9f">BTA_TO_CNT</a>;                  <span class="comment">/* 0x8C: configures the periphera response timeout after bus turnaround */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a00b588fbdc299f706dfd35073ea30f3d">   46</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a00b588fbdc299f706dfd35073ea30f3d">SDF_3D</a>;                      <span class="comment">/* 0x90: sotres 3d control information for vss packets in video mode */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a8c47286593529361cc7e60a9050e87ae">   47</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a8c47286593529361cc7e60a9050e87ae">LPCLK_CTRL</a>;                  <span class="comment">/* 0x94: configures the possibility for using non continuous clock in the clock lane */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#aee0d878e01dcacba34409308e3b77c2e">   48</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#aee0d878e01dcacba34409308e3b77c2e">PHY_TMR_LPCLK_CFG</a>;           <span class="comment">/* 0x98: sets the time that dsi host assumes in calculations for the clock lane to switch between high-speed and low-power */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a268dc663496631a6e5a78cb7b5c07001">   49</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a268dc663496631a6e5a78cb7b5c07001">PHY_TMR_CFG</a>;                 <span class="comment">/* 0x9C: sets the time that dsi host assumes in calculations for data lanes to switch between hs to lp */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a96e1623ceb11a3ead99dd1b358b34fb4">   50</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a96e1623ceb11a3ead99dd1b358b34fb4">PHY_RSTZ</a>;                    <span class="comment">/* 0xA0: controls resets and the pll of d-phy */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#aeabc71c791cedc1b11042d990579f361">   51</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#aeabc71c791cedc1b11042d990579f361">PHY_IF_CFG</a>;                  <span class="comment">/* 0xA4: configures the number of active lanes */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a54272e0c9ae1b608b0b582c130e5a567">   52</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a54272e0c9ae1b608b0b582c130e5a567">PHY_ULPS_CTRL</a>;               <span class="comment">/* 0xA8: configures entering and leaving ulps */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a049884c8e00ddfd11afdb6f6efcf0d33">   53</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a049884c8e00ddfd11afdb6f6efcf0d33">PHY_TX_TRIGGERS</a>;             <span class="comment">/* 0xAC: configures the pins that activate triggers in the d-phy */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#ae9b9d0a1f17d077dadf1d181009bf018">   54</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#ae9b9d0a1f17d077dadf1d181009bf018">PHY_STATUS</a>;                  <span class="comment">/* 0xB0: contains information about the status of the d-phy */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a8dea61d76bbd6bff2dfb2d328cace105">   55</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a8dea61d76bbd6bff2dfb2d328cace105">PHY_TST_CTRL0</a>;               <span class="comment">/* 0xB4: controls clock and clear pins of the d-phy vendor specific interface */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#af8c9399a8e55a7db5c5b91e7adacdc4f">   56</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#af8c9399a8e55a7db5c5b91e7adacdc4f">PHY_TST_CTRL1</a>;               <span class="comment">/* 0xB8: controls data and enable pins of the d-phy */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a2805f45de3d965da63ac6f3ac5ce9be8">   57</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a2805f45de3d965da63ac6f3ac5ce9be8">INT_ST0</a>;                     <span class="comment">/* 0xBC: controls the status of interrupt */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#ac42c503beb663e8ee223509c2512f7d3">   58</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#ac42c503beb663e8ee223509c2512f7d3">INT_ST1</a>;                     <span class="comment">/* 0xC0: the interrupt source related to timeout etc */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#ab3519aa8f22a33aa342f152a6e516ff7">   59</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#ab3519aa8f22a33aa342f152a6e516ff7">INT_MSK0</a>;                    <span class="comment">/* 0xC4: configures masks for the sources of interrupt that affec int_st0 */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a91c65e5170f6ecde71b3cc7b2f7b4e44">   60</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a91c65e5170f6ecde71b3cc7b2f7b4e44">INT_MSK1</a>;                    <span class="comment">/* 0xC8: configures masks for int_st1 */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a2429410c55cd8dac2a49d3a32d921f9f">   61</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a2429410c55cd8dac2a49d3a32d921f9f">PHY_CAL</a>;                     <span class="comment">/* 0xCC: controls the skew calibration of D-phy */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a9c6890d8803efae9368ae0a913b82f6d">   62</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__DSI__Type.html#a9c6890d8803efae9368ae0a913b82f6d">RESERVED2</a>[8];                <span class="comment">/* 0xD0 - 0xD7: Reserved */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a6a670e58334914d81023b222f8dee098">   63</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a6a670e58334914d81023b222f8dee098">INT_FORCE0</a>;                  <span class="comment">/* 0xD8: forces that affect the int_st0 register */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#ae25741e4f338d04eda2ce0af3c60af9d">   64</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#ae25741e4f338d04eda2ce0af3c60af9d">INT_FORCE1</a>;                  <span class="comment">/* 0xDC: forces interrupts that affect the int_st1 register */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#ab9c4047eb3ac0deabd954f432133bdee">   65</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__DSI__Type.html#ab9c4047eb3ac0deabd954f432133bdee">RESERVED3</a>[20];               <span class="comment">/* 0xE0 - 0xF3: Reserved */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a0390112cb54988265c9a3949e2004f3a">   66</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a0390112cb54988265c9a3949e2004f3a">PHY_TMR_RD</a>;                  <span class="comment">/* 0xF4: configures times related to PHY to perform some operations in lane byte clock cycle */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a934c0008df3f35b04b0511bc6a05b4c2">   67</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a934c0008df3f35b04b0511bc6a05b4c2">AUTO_ULPS_MIN_TIME</a>;          <span class="comment">/* 0xF8: configures the minimum time required by phy between ulpsactivenot and ulpsexitreq for clock and data lane */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a5f2f634d1e9f7fce61d70d1e1bde4a87">   68</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a5f2f634d1e9f7fce61d70d1e1bde4a87">PHY_MODE</a>;                    <span class="comment">/* 0xFC: select phy mode */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#ae42833122bba0da139d829740ecf75be">   69</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#ae42833122bba0da139d829740ecf75be">VID_SHADOW_CTRL</a>;             <span class="comment">/* 0x100: controls dpi shadow feature */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a2d126787a00bf08934d3468a446026ae">   70</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__DSI__Type.html#a2d126787a00bf08934d3468a446026ae">RESERVED4</a>[8];                <span class="comment">/* 0x104 - 0x10B: Reserved */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#ae006c74143d9acdd37241275941c0a32">   71</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#ae006c74143d9acdd37241275941c0a32">DPI_VCID_ACT</a>;                <span class="comment">/* 0x10C: holds the value that controller is using for DPI_VCID */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#ad49092908ee852d9bcb33f0335b33880">   72</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#ad49092908ee852d9bcb33f0335b33880">DPI_COLOR_CODING_ACT</a>;        <span class="comment">/* 0x110: holds the value that controller is using for DPI_COLOR_CODING */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a9778f2841bac4f5c5dca8e6ae9a2ca7d">   73</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__DSI__Type.html#a9778f2841bac4f5c5dca8e6ae9a2ca7d">RESERVED5</a>[4];                <span class="comment">/* 0x114 - 0x117: Reserved */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a171cb28cdcd7fa32c52de6b4f88f5863">   74</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a171cb28cdcd7fa32c52de6b4f88f5863">DPI_LP_CMD_TIM_ACT</a>;          <span class="comment">/* 0x118: holds value that controller is using for dpi_lp_cmd_time */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#af17181d0c54d97c974ef41aecaea3326">   75</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__DSI__Type.html#af17181d0c54d97c974ef41aecaea3326">RESERVED6</a>[28];               <span class="comment">/* 0x11C - 0x137: Reserved */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#adca6e8cce25ce54355328c38f7a937e8">   76</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#adca6e8cce25ce54355328c38f7a937e8">VID_MODE_CFG_ACT</a>;            <span class="comment">/* 0x138: holds value that controller is using for vid_mode_cfg */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#af730972371113c109bd720180201b9fc">   77</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#af730972371113c109bd720180201b9fc">VID_PKT_SIZE_ACT</a>;            <span class="comment">/* 0x13C: holds value that controller is using for vid_pkt_size */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a99c850c935a9137174cb3a0d99e0307d">   78</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a99c850c935a9137174cb3a0d99e0307d">VID_NUM_CHUNKS_ACT</a>;          <span class="comment">/* 0x140: holds value that controller is using for vid_num_chunks */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a4ab38bb8788108762dbd9ad49c093eb1">   79</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a4ab38bb8788108762dbd9ad49c093eb1">VID_NULL_SIZE_ACT</a>;           <span class="comment">/* 0x144: holds the value that controller is using for vid_null_size */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a45e19e8c10b3e8235b9a54ca3acb25e3">   80</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a45e19e8c10b3e8235b9a54ca3acb25e3">VID_HSA_TIME_ACT</a>;            <span class="comment">/* 0x148: the value of vid_hsa_time */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a3daea150b2aa10331299795cb4447fef">   81</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a3daea150b2aa10331299795cb4447fef">VID_HBP_TIME_ACT</a>;            <span class="comment">/* 0x14C: the value that controller is using for vid_hbp_time */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a372da1bec4c49a00978eefa7ae25ee49">   82</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a372da1bec4c49a00978eefa7ae25ee49">VID_HLINE_TIME_ACT</a>;          <span class="comment">/* 0x150: the value for vid_hline_time */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#ae876859599f44d296c16d64a1e872db6">   83</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#ae876859599f44d296c16d64a1e872db6">VID_VSA_LINES_ACT</a>;           <span class="comment">/* 0x154: value for vid_vsa_lines */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a387915e66133771e3a0309fd04fc5fb2">   84</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a387915e66133771e3a0309fd04fc5fb2">VID_VBP_LINES_ACT</a>;           <span class="comment">/* 0x158: value for vid_vbp_lines */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a4db1718722f62363424cca332f0a2b7a">   85</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a4db1718722f62363424cca332f0a2b7a">VID_VFP_LINES_ACT</a>;           <span class="comment">/* 0x15C: value for vid_vfp_lines */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a2ed2bda32f0b860816dfc1b8b8b2f0f5">   86</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a2ed2bda32f0b860816dfc1b8b8b2f0f5">VID_VACTIVE_LINES_ACT</a>;       <span class="comment">/* 0x160: value for vid_vactive_lines */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a311faf47728d4fcf8d6836003c6cdee1">   87</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__DSI__Type.html#a311faf47728d4fcf8d6836003c6cdee1">RESERVED7</a>[4];                <span class="comment">/* 0x164 - 0x167: Reserved */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a9eefd2ae5d6c66a2cd069b9efae74dee">   88</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a9eefd2ae5d6c66a2cd069b9efae74dee">VID_PKT_STATUS</a>;              <span class="comment">/* 0x168: status of fifo related to dpi */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#ad4a37b58bca55ce11d8b71497f1bb248">   89</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__DSI__Type.html#ad4a37b58bca55ce11d8b71497f1bb248">RESERVED8</a>[36];               <span class="comment">/* 0x16C - 0x18F: Reserved */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="structMIPI__DSI__Type.html#a1e924382b894481c3f655f51b2ce5fdc">   90</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__DSI__Type.html#a1e924382b894481c3f655f51b2ce5fdc">SDF_3D_ACT</a>;                  <span class="comment">/* 0x190: value for sdf_3d */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>} <a class="code hl_struct" href="structMIPI__DSI__Type.html">MIPI_DSI_Type</a>;</div>
</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/* Bitfield definition for register: VERSION */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/*</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * VERSION (RO)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> *</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * version of DSI</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abffcb27e9381ce65edef742a43668d82">  100</a></span><span class="preprocessor">#define MIPI_DSI_VERSION_VERSION_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aefd2eeaad7e82d26d71ad35c6eb482e0">  101</a></span><span class="preprocessor">#define MIPI_DSI_VERSION_VERSION_SHIFT (0U)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a87394e6c4fd3e8b9a57290b9c01e6513">  102</a></span><span class="preprocessor">#define MIPI_DSI_VERSION_VERSION_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VERSION_VERSION_MASK) &gt;&gt; MIPI_DSI_VERSION_VERSION_SHIFT)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/* Bitfield definition for register: PWR_UP */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">/*</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> * SHUTDOWNZ (RW)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> *</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * 0x0: reset the core</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> * 0x1: power up the core</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a209491512aa499aa5de1edf5c32be646">  111</a></span><span class="preprocessor">#define MIPI_DSI_PWR_UP_SHUTDOWNZ_MASK (0x1U)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6a7aed883ddc798f6085469bb9cb8f86">  112</a></span><span class="preprocessor">#define MIPI_DSI_PWR_UP_SHUTDOWNZ_SHIFT (0U)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac202c23b10cbfee0c966584fbe7bf8c0">  113</a></span><span class="preprocessor">#define MIPI_DSI_PWR_UP_SHUTDOWNZ_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PWR_UP_SHUTDOWNZ_SHIFT) &amp; MIPI_DSI_PWR_UP_SHUTDOWNZ_MASK)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad8c41d95af0eb72301387941284ddf1d">  114</a></span><span class="preprocessor">#define MIPI_DSI_PWR_UP_SHUTDOWNZ_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PWR_UP_SHUTDOWNZ_MASK) &gt;&gt; MIPI_DSI_PWR_UP_SHUTDOWNZ_SHIFT)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/* Bitfield definition for register: CLKMGR_CFG */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/*</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * TO_CLK_DIVISION (RW)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> *</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> * the timeout clock division factor for HS to LP and LP to HS transition error</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa3651f2e7c62bbf96d4f8a603c404613">  122</a></span><span class="preprocessor">#define MIPI_DSI_CLKMGR_CFG_TO_CLK_DIVISION_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a78444a9596d017c0ad4683b1f1d55d7b">  123</a></span><span class="preprocessor">#define MIPI_DSI_CLKMGR_CFG_TO_CLK_DIVISION_SHIFT (8U)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5812396a82342a7a40ce5306aea19432">  124</a></span><span class="preprocessor">#define MIPI_DSI_CLKMGR_CFG_TO_CLK_DIVISION_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CLKMGR_CFG_TO_CLK_DIVISION_SHIFT) &amp; MIPI_DSI_CLKMGR_CFG_TO_CLK_DIVISION_MASK)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9fdf91eaff495cbcf4f6a3ee75a15c0b">  125</a></span><span class="preprocessor">#define MIPI_DSI_CLKMGR_CFG_TO_CLK_DIVISION_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CLKMGR_CFG_TO_CLK_DIVISION_MASK) &gt;&gt; MIPI_DSI_CLKMGR_CFG_TO_CLK_DIVISION_SHIFT)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/*</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> * TX_ESC_CLK_DIVISION (RW)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> *</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> * the division factor for the TX Escape clock source lanebyteclk</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0ba4a3ad954f4c1432f5626579623df7">  132</a></span><span class="preprocessor">#define MIPI_DSI_CLKMGR_CFG_TX_ESC_CLK_DIVISION_MASK (0xFFU)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4544d9a6b5c8437a68bc8d2d3df30433">  133</a></span><span class="preprocessor">#define MIPI_DSI_CLKMGR_CFG_TX_ESC_CLK_DIVISION_SHIFT (0U)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad254e73d6affb8c23755dd9e9893da5f">  134</a></span><span class="preprocessor">#define MIPI_DSI_CLKMGR_CFG_TX_ESC_CLK_DIVISION_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CLKMGR_CFG_TX_ESC_CLK_DIVISION_SHIFT) &amp; MIPI_DSI_CLKMGR_CFG_TX_ESC_CLK_DIVISION_MASK)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a78d8216b491580a5d84961888d4ce6a3">  135</a></span><span class="preprocessor">#define MIPI_DSI_CLKMGR_CFG_TX_ESC_CLK_DIVISION_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CLKMGR_CFG_TX_ESC_CLK_DIVISION_MASK) &gt;&gt; MIPI_DSI_CLKMGR_CFG_TX_ESC_CLK_DIVISION_SHIFT)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/* Bitfield definition for register: DPI_VCID */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/*</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> * DPI_VCID (RW)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> *</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * the DPI virtual channel id to the video mode packets</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af2e2c9620067c45d773e9396dffdb351">  143</a></span><span class="preprocessor">#define MIPI_DSI_DPI_VCID_DPI_VCID_MASK (0x3U)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a882c8404791483ca060984a729412263">  144</a></span><span class="preprocessor">#define MIPI_DSI_DPI_VCID_DPI_VCID_SHIFT (0U)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a900fe6260e6f878b937a9dfce4311748">  145</a></span><span class="preprocessor">#define MIPI_DSI_DPI_VCID_DPI_VCID_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_DPI_VCID_DPI_VCID_SHIFT) &amp; MIPI_DSI_DPI_VCID_DPI_VCID_MASK)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0a4511df0b821d7dfc937bfcd6fcf668">  146</a></span><span class="preprocessor">#define MIPI_DSI_DPI_VCID_DPI_VCID_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_DPI_VCID_DPI_VCID_MASK) &gt;&gt; MIPI_DSI_DPI_VCID_DPI_VCID_SHIFT)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/* Bitfield definition for register: DPI_COLOR_CODING */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">/*</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> * LOOSELY18_EN (RW)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> *</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> * when set to 1, this bit activates loosely packed variant to 18-bit configurations</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa378f48fe9ac81213a7301a3d597b405">  154</a></span><span class="preprocessor">#define MIPI_DSI_DPI_COLOR_CODING_LOOSELY18_EN_MASK (0x100U)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad4f25e1b08f9b119c57c1b8524d60084">  155</a></span><span class="preprocessor">#define MIPI_DSI_DPI_COLOR_CODING_LOOSELY18_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae4865bb6765e5e6e13f702c8801d4af4">  156</a></span><span class="preprocessor">#define MIPI_DSI_DPI_COLOR_CODING_LOOSELY18_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_DPI_COLOR_CODING_LOOSELY18_EN_SHIFT) &amp; MIPI_DSI_DPI_COLOR_CODING_LOOSELY18_EN_MASK)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a64e05d88028d66ac5e3158195bf2c427">  157</a></span><span class="preprocessor">#define MIPI_DSI_DPI_COLOR_CODING_LOOSELY18_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_DPI_COLOR_CODING_LOOSELY18_EN_MASK) &gt;&gt; MIPI_DSI_DPI_COLOR_CODING_LOOSELY18_EN_SHIFT)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/*</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * DPI_COLOR_CODING (RW)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> *</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * configures the DPI color for video mode</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a30188423d30ba66c6af94ce4cc4e0a95">  164</a></span><span class="preprocessor">#define MIPI_DSI_DPI_COLOR_CODING_DPI_COLOR_CODING_MASK (0xFU)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adf50ae5ad43f6b5808de93aed8b5a624">  165</a></span><span class="preprocessor">#define MIPI_DSI_DPI_COLOR_CODING_DPI_COLOR_CODING_SHIFT (0U)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae9e7e114f9745ea288321e639c401e00">  166</a></span><span class="preprocessor">#define MIPI_DSI_DPI_COLOR_CODING_DPI_COLOR_CODING_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_DPI_COLOR_CODING_DPI_COLOR_CODING_SHIFT) &amp; MIPI_DSI_DPI_COLOR_CODING_DPI_COLOR_CODING_MASK)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a119a7749b986a0f94e1810695a04bb7b">  167</a></span><span class="preprocessor">#define MIPI_DSI_DPI_COLOR_CODING_DPI_COLOR_CODING_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_DPI_COLOR_CODING_DPI_COLOR_CODING_MASK) &gt;&gt; MIPI_DSI_DPI_COLOR_CODING_DPI_COLOR_CODING_SHIFT)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/* Bitfield definition for register: DPI_CFG_POL */</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">/*</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> * COLORM_ACTIVE_LOW (RW)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> *</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * configures the color mode pin as active low</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab1639c51d50e630e8e15e0d3a524007d">  175</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_COLORM_ACTIVE_LOW_MASK (0x10U)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a77c201b202fe3dd1b4445acfe04793ef">  176</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_COLORM_ACTIVE_LOW_SHIFT (4U)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a524d2d3d086f200bce6d4a75e307f356">  177</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_COLORM_ACTIVE_LOW_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_DPI_CFG_POL_COLORM_ACTIVE_LOW_SHIFT) &amp; MIPI_DSI_DPI_CFG_POL_COLORM_ACTIVE_LOW_MASK)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7d5ea9f03788a9b966de66518ecffca7">  178</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_COLORM_ACTIVE_LOW_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_DPI_CFG_POL_COLORM_ACTIVE_LOW_MASK) &gt;&gt; MIPI_DSI_DPI_CFG_POL_COLORM_ACTIVE_LOW_SHIFT)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">/*</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * SHUTD_ACTIVE_LOW (RW)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> *</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> * configures the shutdown pin as active low</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a011d4044120fb1418969c3a6022df5de">  185</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_SHUTD_ACTIVE_LOW_MASK (0x8U)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad3cca09013321ef1e92d59ae88d24caa">  186</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_SHUTD_ACTIVE_LOW_SHIFT (3U)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad7436471953f81e92f6e076f7f8fc837">  187</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_SHUTD_ACTIVE_LOW_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_DPI_CFG_POL_SHUTD_ACTIVE_LOW_SHIFT) &amp; MIPI_DSI_DPI_CFG_POL_SHUTD_ACTIVE_LOW_MASK)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a910e06d180f5084b613524c48e34d6e1">  188</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_SHUTD_ACTIVE_LOW_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_DPI_CFG_POL_SHUTD_ACTIVE_LOW_MASK) &gt;&gt; MIPI_DSI_DPI_CFG_POL_SHUTD_ACTIVE_LOW_SHIFT)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/*</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * HSYNC_ACTIVE_LOW (RW)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> *</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * configures the horizontal synchronism pin as active low</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6f87fb7115d26473a7acdece37280ef1">  195</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_HSYNC_ACTIVE_LOW_MASK (0x4U)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3ab89469e198fa73e13608977c13ef25">  196</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_HSYNC_ACTIVE_LOW_SHIFT (2U)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af245209e00fc1c5a8132cedb4263dd9f">  197</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_HSYNC_ACTIVE_LOW_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_DPI_CFG_POL_HSYNC_ACTIVE_LOW_SHIFT) &amp; MIPI_DSI_DPI_CFG_POL_HSYNC_ACTIVE_LOW_MASK)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a082bbf6bf1da9f0cba7a2e3689f2a7de">  198</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_HSYNC_ACTIVE_LOW_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_DPI_CFG_POL_HSYNC_ACTIVE_LOW_MASK) &gt;&gt; MIPI_DSI_DPI_CFG_POL_HSYNC_ACTIVE_LOW_SHIFT)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/*</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> * VSYNC_ACTIVE_LOW (RW)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> *</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * configures the vertical synchronism pin as active low</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a71a8131f89a0ceb9ba3cb001213a6d19">  205</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_VSYNC_ACTIVE_LOW_MASK (0x2U)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aad29b5e8c473a9d5b8ba0c92fe1e2f46">  206</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_VSYNC_ACTIVE_LOW_SHIFT (1U)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a104c416c6e1eafe259441e8813a376e7">  207</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_VSYNC_ACTIVE_LOW_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_DPI_CFG_POL_VSYNC_ACTIVE_LOW_SHIFT) &amp; MIPI_DSI_DPI_CFG_POL_VSYNC_ACTIVE_LOW_MASK)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a048b77583ab270a648e64d791ea1ab63">  208</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_VSYNC_ACTIVE_LOW_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_DPI_CFG_POL_VSYNC_ACTIVE_LOW_MASK) &gt;&gt; MIPI_DSI_DPI_CFG_POL_VSYNC_ACTIVE_LOW_SHIFT)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">/*</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * DATAEN_ACTIVE_LOW (RW)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> *</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> * configures the data enable pin active low</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1dfcf8470e96e8f94b8547322656bfe2">  215</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_DATAEN_ACTIVE_LOW_MASK (0x1U)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad65ecb6796ff8cbe2eb530681422ac22">  216</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_DATAEN_ACTIVE_LOW_SHIFT (0U)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a21aac36043cea0dc85d22d48a8d2c363">  217</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_DATAEN_ACTIVE_LOW_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_DPI_CFG_POL_DATAEN_ACTIVE_LOW_SHIFT) &amp; MIPI_DSI_DPI_CFG_POL_DATAEN_ACTIVE_LOW_MASK)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a90d88fdd96ca0c932e0afe6275426d65">  218</a></span><span class="preprocessor">#define MIPI_DSI_DPI_CFG_POL_DATAEN_ACTIVE_LOW_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_DPI_CFG_POL_DATAEN_ACTIVE_LOW_MASK) &gt;&gt; MIPI_DSI_DPI_CFG_POL_DATAEN_ACTIVE_LOW_SHIFT)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/* Bitfield definition for register: DPI_LP_CMD_TIM */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">/*</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> * OUTVACT_LPCMD_TIME (RW)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> *</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> * transmission of commands in low-power mode, defines the size in bytes of the largest pachet that can fit in a line during the VSA VBP and VFP;</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8a9b8fbdc5f796233701d6a25775c68e">  226</a></span><span class="preprocessor">#define MIPI_DSI_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad1a34f2545ac4d8d3723b2e189ba6714">  227</a></span><span class="preprocessor">#define MIPI_DSI_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_SHIFT (16U)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a055f5ed0778c47dfbf70b148e78a6a57">  228</a></span><span class="preprocessor">#define MIPI_DSI_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_SHIFT) &amp; MIPI_DSI_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_MASK)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af17906857ebbc314788582aa4727018c">  229</a></span><span class="preprocessor">#define MIPI_DSI_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_MASK) &gt;&gt; MIPI_DSI_DPI_LP_CMD_TIM_OUTVACT_LPCMD_TIME_SHIFT)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">/*</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * INVACT_LPCMD_TIME (RW)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> *</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * transmission of commands in low-power mode, defines the size in bytes of the largest packet that can fit in a line during the VACT region.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac7f72727007dcb7fba064c7784c19e83">  236</a></span><span class="preprocessor">#define MIPI_DSI_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_MASK (0xFFU)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a877b84cd89fdbe5bcb579a68bfb62728">  237</a></span><span class="preprocessor">#define MIPI_DSI_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7e84ba3c4a1bcab79adad53093d943a9">  238</a></span><span class="preprocessor">#define MIPI_DSI_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_SHIFT) &amp; MIPI_DSI_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_MASK)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acfc3a01968eedac7303bf6a3139ae5bd">  239</a></span><span class="preprocessor">#define MIPI_DSI_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_MASK) &gt;&gt; MIPI_DSI_DPI_LP_CMD_TIM_INVACT_LPCMD_TIME_SHIFT)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">/* Bitfield definition for register: PCKHDL_CFG */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">/*</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * EOTP_TX_LP_EN (RW)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> *</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> * enable the EoTp transmission in low-power</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> */</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0cd0661f76c95e854a4e46bf5220e8aa">  247</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_EOTP_TX_LP_EN_MASK (0x20U)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad728c4742842ba9d3e7fbfaeb3812330">  248</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_EOTP_TX_LP_EN_SHIFT (5U)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aef2566a1bd30eb9189f2c912ca89ec41">  249</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_EOTP_TX_LP_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PCKHDL_CFG_EOTP_TX_LP_EN_SHIFT) &amp; MIPI_DSI_PCKHDL_CFG_EOTP_TX_LP_EN_MASK)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a74a02132cbed2295915af015389fe526">  250</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_EOTP_TX_LP_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PCKHDL_CFG_EOTP_TX_LP_EN_MASK) &gt;&gt; MIPI_DSI_PCKHDL_CFG_EOTP_TX_LP_EN_SHIFT)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">/*</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * CRC_RX_EN (RW)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> *</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * enable the crc reception and error reporting</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1a3d01a417fef9b55da8ccb8e35c55f9">  257</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_CRC_RX_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acee71ce4643195511f809c46dc1f5ea0">  258</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_CRC_RX_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a70db3f8f84574cd8354c04c3c059604e">  259</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_CRC_RX_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PCKHDL_CFG_CRC_RX_EN_SHIFT) &amp; MIPI_DSI_PCKHDL_CFG_CRC_RX_EN_MASK)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1d43e505d2dbc944078e8f4732279b7c">  260</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_CRC_RX_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PCKHDL_CFG_CRC_RX_EN_MASK) &gt;&gt; MIPI_DSI_PCKHDL_CFG_CRC_RX_EN_SHIFT)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">/*</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * ECC_RX_EN (RW)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> *</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * enable the ecc reception error correction and reporting</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> */</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af1e4305106dca8dda16aad1216ce2a37">  267</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_ECC_RX_EN_MASK (0x8U)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1a3e1f725d95938d7d4ccbd3c32cd647">  268</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_ECC_RX_EN_SHIFT (3U)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a69f9e18f9ce0e507f21462e940261819">  269</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_ECC_RX_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PCKHDL_CFG_ECC_RX_EN_SHIFT) &amp; MIPI_DSI_PCKHDL_CFG_ECC_RX_EN_MASK)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adc3a88f93163c42fa006befe29557143">  270</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_ECC_RX_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PCKHDL_CFG_ECC_RX_EN_MASK) &gt;&gt; MIPI_DSI_PCKHDL_CFG_ECC_RX_EN_SHIFT)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">/*</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> * BTA_EN (RW)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> *</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> * enable the bus turn-around request</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#afb114b3e64b40a4e82d219140f54eced">  277</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_BTA_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acb8adb03f2d309a37b439df37bff16c7">  278</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_BTA_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aadd7109b8fa9ca25ecac62e8324c9acb">  279</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_BTA_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PCKHDL_CFG_BTA_EN_SHIFT) &amp; MIPI_DSI_PCKHDL_CFG_BTA_EN_MASK)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7f7a21c5d33b44a7ef4271dbfa64803f">  280</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_BTA_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PCKHDL_CFG_BTA_EN_MASK) &gt;&gt; MIPI_DSI_PCKHDL_CFG_BTA_EN_SHIFT)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">/*</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * EOTP_RX_EN (RW)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> *</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * enable the EoTp reception</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a96af640f3c4b2e7363c4b82f08488889">  287</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_EOTP_RX_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab35e2bd32e1e5bc58c2778b31bd4a8da">  288</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_EOTP_RX_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adb914512f204e143a960f0cbb9e6da5b">  289</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_EOTP_RX_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PCKHDL_CFG_EOTP_RX_EN_SHIFT) &amp; MIPI_DSI_PCKHDL_CFG_EOTP_RX_EN_MASK)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7b47c7621f975c6779b216e8b1985778">  290</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_EOTP_RX_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PCKHDL_CFG_EOTP_RX_EN_MASK) &gt;&gt; MIPI_DSI_PCKHDL_CFG_EOTP_RX_EN_SHIFT)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/*</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * EOTP_TX_EN (RW)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> *</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> * enable the EoTp transmission in high-speed</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> */</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9fcfec46d6158cb44a9f4e31960d2b9c">  297</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_EOTP_TX_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad3ddd816a718d1923dd4526ba92851e4">  298</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_EOTP_TX_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3863f037ddefb7541d34b288f1f9cc24">  299</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_EOTP_TX_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PCKHDL_CFG_EOTP_TX_EN_SHIFT) &amp; MIPI_DSI_PCKHDL_CFG_EOTP_TX_EN_MASK)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#afd5b747753abe43d64b07e4fa50cf4ce">  300</a></span><span class="preprocessor">#define MIPI_DSI_PCKHDL_CFG_EOTP_TX_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PCKHDL_CFG_EOTP_TX_EN_MASK) &gt;&gt; MIPI_DSI_PCKHDL_CFG_EOTP_TX_EN_SHIFT)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">/* Bitfield definition for register: GEN_VCID */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/*</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * GEN_VCID_TX_AUTO (RW)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> *</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * indicates the generic interface virtual channel identification where generic packet is automatically generated and transmitted</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1424f3dda3f312be8ca55cca93be6f0e">  308</a></span><span class="preprocessor">#define MIPI_DSI_GEN_VCID_GEN_VCID_TX_AUTO_MASK (0x30000UL)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac675a810c292e41421c965edc49666b0">  309</a></span><span class="preprocessor">#define MIPI_DSI_GEN_VCID_GEN_VCID_TX_AUTO_SHIFT (16U)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af37a6f9b820ca5074c5aec7729594729">  310</a></span><span class="preprocessor">#define MIPI_DSI_GEN_VCID_GEN_VCID_TX_AUTO_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_GEN_VCID_GEN_VCID_TX_AUTO_SHIFT) &amp; MIPI_DSI_GEN_VCID_GEN_VCID_TX_AUTO_MASK)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a31a8d567f56ebe023ae51dd94db001c0">  311</a></span><span class="preprocessor">#define MIPI_DSI_GEN_VCID_GEN_VCID_TX_AUTO_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_GEN_VCID_GEN_VCID_TX_AUTO_MASK) &gt;&gt; MIPI_DSI_GEN_VCID_GEN_VCID_TX_AUTO_SHIFT)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">/*</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * GEN_VCID_TEAR_AUTO (RW)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> *</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> * indicates the virtual channel identification for tear effect by hardware</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> */</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a97ed7fc874c992f9eb48675efe468244">  318</a></span><span class="preprocessor">#define MIPI_DSI_GEN_VCID_GEN_VCID_TEAR_AUTO_MASK (0x300U)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab549c0578417249a06ed7c4025fca7c0">  319</a></span><span class="preprocessor">#define MIPI_DSI_GEN_VCID_GEN_VCID_TEAR_AUTO_SHIFT (8U)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a42c4267884de0a7b4c27ca7cd12ad637">  320</a></span><span class="preprocessor">#define MIPI_DSI_GEN_VCID_GEN_VCID_TEAR_AUTO_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_GEN_VCID_GEN_VCID_TEAR_AUTO_SHIFT) &amp; MIPI_DSI_GEN_VCID_GEN_VCID_TEAR_AUTO_MASK)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aababfc2b11ca8f56255b92748eb40050">  321</a></span><span class="preprocessor">#define MIPI_DSI_GEN_VCID_GEN_VCID_TEAR_AUTO_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_GEN_VCID_GEN_VCID_TEAR_AUTO_MASK) &gt;&gt; MIPI_DSI_GEN_VCID_GEN_VCID_TEAR_AUTO_SHIFT)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">/*</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> * GEN_VCID_RX (RW)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> *</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * indicates the generic interface read-back virtual channel identication</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> */</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5fa2c7f1ef953fc7ef674388efff8d0b">  328</a></span><span class="preprocessor">#define MIPI_DSI_GEN_VCID_GEN_VCID_RX_MASK (0x3U)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a76d3eac1f83b5c48c297883b94245a9c">  329</a></span><span class="preprocessor">#define MIPI_DSI_GEN_VCID_GEN_VCID_RX_SHIFT (0U)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4ee83c91a91ac1f8fae203c669311e65">  330</a></span><span class="preprocessor">#define MIPI_DSI_GEN_VCID_GEN_VCID_RX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_GEN_VCID_GEN_VCID_RX_SHIFT) &amp; MIPI_DSI_GEN_VCID_GEN_VCID_RX_MASK)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2197575de4f973f6665ede48f8ce9337">  331</a></span><span class="preprocessor">#define MIPI_DSI_GEN_VCID_GEN_VCID_RX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_GEN_VCID_GEN_VCID_RX_MASK) &gt;&gt; MIPI_DSI_GEN_VCID_GEN_VCID_RX_SHIFT)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">/* Bitfield definition for register: MODE_CFG */</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">/*</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> * CMD_VIDEO_MODE (RW)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> *</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * 0x0: video mode</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * 0x1: command mode</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> */</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a02509503140615c881bca63a2433e546">  340</a></span><span class="preprocessor">#define MIPI_DSI_MODE_CFG_CMD_VIDEO_MODE_MASK (0x1U)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#afac871c686ba0c260ad9a55b5211a5f0">  341</a></span><span class="preprocessor">#define MIPI_DSI_MODE_CFG_CMD_VIDEO_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac49fe886d323c3f491ebdd76ac046513">  342</a></span><span class="preprocessor">#define MIPI_DSI_MODE_CFG_CMD_VIDEO_MODE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_MODE_CFG_CMD_VIDEO_MODE_SHIFT) &amp; MIPI_DSI_MODE_CFG_CMD_VIDEO_MODE_MASK)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad394de6e67fbee89070f72717b7c7930">  343</a></span><span class="preprocessor">#define MIPI_DSI_MODE_CFG_CMD_VIDEO_MODE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_MODE_CFG_CMD_VIDEO_MODE_MASK) &gt;&gt; MIPI_DSI_MODE_CFG_CMD_VIDEO_MODE_SHIFT)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">/* Bitfield definition for register: VID_MODE_CFG */</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/*</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * VPG_ORIENTATION (RW)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> *</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * indicates the color bar orientation :</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * 0x0: vertical mode</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * 0x1: horizontal mode</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a06a2bbe4be14ec814be716764bce9646">  353</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VPG_ORIENTATION_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a52275e72b44f8e8961af7409cab4dfeb">  354</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VPG_ORIENTATION_SHIFT (24U)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acfc2501c54ea8244ce27ac0f767d066e">  355</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VPG_ORIENTATION_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_MODE_CFG_VPG_ORIENTATION_SHIFT) &amp; MIPI_DSI_VID_MODE_CFG_VPG_ORIENTATION_MASK)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7f1e2e5d0990d4317ff3bee83fe7e761">  356</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VPG_ORIENTATION_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_VPG_ORIENTATION_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_VPG_ORIENTATION_SHIFT)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">/*</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> * VPG_MODE (RW)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> *</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> * 0x0: colorbar</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> * 0x1: berpattern, vertical only</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> */</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6eb0de7774cbf2dccdcdb8e98d435873">  364</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VPG_MODE_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a29b7dbd5f5be5a68c32811f4afcefb40">  365</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VPG_MODE_SHIFT (20U)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0ea67f21360be05f5c395388bcaed6ca">  366</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VPG_MODE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_MODE_CFG_VPG_MODE_SHIFT) &amp; MIPI_DSI_VID_MODE_CFG_VPG_MODE_MASK)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a747fffa4b53d42277f5c174d8921a1e0">  367</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VPG_MODE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_VPG_MODE_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_VPG_MODE_SHIFT)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">/*</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> * VPG_EN (RW)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> *</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"> * enable video mode pattern generator</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"> */</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9ae92b4ef23447b7503a0e7a6149ac38">  374</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VPG_EN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a489165fd86044dd04cd60241d3271064">  375</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VPG_EN_SHIFT (16U)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4255b3190195249a2c2c889de6b2993f">  376</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VPG_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_MODE_CFG_VPG_EN_SHIFT) &amp; MIPI_DSI_VID_MODE_CFG_VPG_EN_MASK)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a504222e46456ef8476342eeb8e9d1751">  377</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VPG_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_VPG_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_VPG_EN_SHIFT)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">/*</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * LP_CMD_EN (RW)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> *</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> * enable command transmission only in low-power mode</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"> */</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5b695f5b4a7c85c73f76e08c6727ba81">  384</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_CMD_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acb1da478746b9e8ff423951285b70959">  385</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_CMD_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a268b500685e72651e4d48c7795e3251d">  386</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_CMD_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_MODE_CFG_LP_CMD_EN_SHIFT) &amp; MIPI_DSI_VID_MODE_CFG_LP_CMD_EN_MASK)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a90eee6143297def4ebc0693c0135122b">  387</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_CMD_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_LP_CMD_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_LP_CMD_EN_SHIFT)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">/*</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> * FRAME_BTA_ACK_EN (RW)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> *</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> * enable the request for an acknowledge response at the end of a frame</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2e7a1483ca200932d6281087d7c4752a">  394</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_FRAME_BTA_ACK_EN_MASK (0x4000U)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a682f3dafebe242f4efa66ffa3e90237c">  395</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_FRAME_BTA_ACK_EN_SHIFT (14U)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4272b710eaeb5437504dfa51f15fbbf1">  396</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_FRAME_BTA_ACK_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_MODE_CFG_FRAME_BTA_ACK_EN_SHIFT) &amp; MIPI_DSI_VID_MODE_CFG_FRAME_BTA_ACK_EN_MASK)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac78c07cf507bbd0dedf3cbb43bac1105">  397</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_FRAME_BTA_ACK_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_FRAME_BTA_ACK_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_FRAME_BTA_ACK_EN_SHIFT)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">/*</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * LP_HFP_EN (RW)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> *</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> * enable the return to low-power inside the HFP period when timing allows</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> */</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3202939443b5f4d19ec6ccb4830be963">  404</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_HFP_EN_MASK (0x2000U)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad82f72469557158f7cfdb43c6e230c1f">  405</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_HFP_EN_SHIFT (13U)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a59f3eb73b208e259daa02b6cf53aba9d">  406</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_HFP_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_MODE_CFG_LP_HFP_EN_SHIFT) &amp; MIPI_DSI_VID_MODE_CFG_LP_HFP_EN_MASK)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4c0df0b167b76959ccc7b0705406c8c5">  407</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_HFP_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_LP_HFP_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_LP_HFP_EN_SHIFT)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">/*</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> * LP_HBP_EN (RW)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> *</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> * enable the return to low-power inside the HBP period when timing allows</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2c59aaf587675f3ef0ca117f1a6e20d4">  414</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_HBP_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1264f6f80566175acce58464ae45f753">  415</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_HBP_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a24d3b148c8dec1f3b03a29a9b490e4fe">  416</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_HBP_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_MODE_CFG_LP_HBP_EN_SHIFT) &amp; MIPI_DSI_VID_MODE_CFG_LP_HBP_EN_MASK)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa9d40c1eec1ac17e04078723c3c773e0">  417</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_HBP_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_LP_HBP_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_LP_HBP_EN_SHIFT)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">/*</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> * LP_VACT_EN (RW)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> *</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * enable the return to low-power inside the VACT period when timing allows</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> */</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa53db346d8085b68d435ca166a68ee33">  424</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VACT_EN_MASK (0x800U)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a55d44300249d624cd9216d136d5b07b3">  425</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VACT_EN_SHIFT (11U)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4e756a58218b9559725934ef12010835">  426</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VACT_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_MODE_CFG_LP_VACT_EN_SHIFT) &amp; MIPI_DSI_VID_MODE_CFG_LP_VACT_EN_MASK)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa6d1f8ab7ab31547384378a2bbd59df3">  427</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VACT_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_LP_VACT_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_LP_VACT_EN_SHIFT)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">/*</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"> * LP_VFP_EN (RW)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> *</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> * enable the return to low-power inside the VFP period when timing allows</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> */</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae7e6a7210baa80808a6b0c7624027679">  434</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VFP_EN_MASK (0x400U)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a33cc8baea27f5791a6cb60debd6d147b">  435</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VFP_EN_SHIFT (10U)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9c404e6ba7f09107c1a9ff80b532f963">  436</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VFP_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_MODE_CFG_LP_VFP_EN_SHIFT) &amp; MIPI_DSI_VID_MODE_CFG_LP_VFP_EN_MASK)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa9b53ec8be3f6fc243775763f7883803">  437</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VFP_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_LP_VFP_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_LP_VFP_EN_SHIFT)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">/*</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"> * LP_VBP_EN (RW)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> *</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> * enable the return to low-power inside the VBP period when timing allows</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> */</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8059b310524706e8b7466fee1e19c175">  444</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VBP_EN_MASK (0x200U)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af856d528fb0d44d7e947b66c3c6ea919">  445</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VBP_EN_SHIFT (9U)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a99b2599ca0df6102c6a0c262ade75a2e">  446</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VBP_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_MODE_CFG_LP_VBP_EN_SHIFT) &amp; MIPI_DSI_VID_MODE_CFG_LP_VBP_EN_MASK)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa73582f558a0ddde380efd706e0fed6c">  447</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VBP_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_LP_VBP_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_LP_VBP_EN_SHIFT)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">/*</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment"> * LP_VSA_EN (RW)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> *</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> * enable the return to low-power inside the VSA period when timing allows</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> */</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac1a35184fe8a0623e916c5cec22d0436">  454</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VSA_EN_MASK (0x100U)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a243d4de7b26768da18310eab0d3c382b">  455</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VSA_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6dbfad4e35d019e707631ef288890bfa">  456</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VSA_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_MODE_CFG_LP_VSA_EN_SHIFT) &amp; MIPI_DSI_VID_MODE_CFG_LP_VSA_EN_MASK)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad1ed31e9c6dd700a52848960c6c9eca0">  457</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_LP_VSA_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_LP_VSA_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_LP_VSA_EN_SHIFT)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">/*</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> * VID_MODE_TYPE (RW)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> *</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> * indicates the video mode transmission type</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> */</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5d85884995ab22565125e7beaac8efab">  464</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VID_MODE_TYPE_MASK (0x3U)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a37ba95b4a5b13bfc17738f91e3ca7d30">  465</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VID_MODE_TYPE_SHIFT (0U)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a73f8ce81c3c10d44dd8aed38c023066e">  466</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VID_MODE_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_MODE_CFG_VID_MODE_TYPE_SHIFT) &amp; MIPI_DSI_VID_MODE_CFG_VID_MODE_TYPE_MASK)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a21acc80c1e17c7702eb332bb92162528">  467</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_VID_MODE_TYPE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_VID_MODE_TYPE_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_VID_MODE_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">/* Bitfield definition for register: VID_PKT_SIZE */</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">/*</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * VID_PKT_SIZE (RW)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> *</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> * configures the number of pixels in a single video packet</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> */</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a779f2a784faa9058abccdc8238c2c147">  475</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_SIZE_VID_PKT_SIZE_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a73054c1ca94656f12b9922a6ba9b84f7">  476</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_SIZE_VID_PKT_SIZE_SHIFT (0U)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a52937b3d72f1dbfbe7c9ccb155902951">  477</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_SIZE_VID_PKT_SIZE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_PKT_SIZE_VID_PKT_SIZE_SHIFT) &amp; MIPI_DSI_VID_PKT_SIZE_VID_PKT_SIZE_MASK)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2bd4c2027b675197204df6a02614aabf">  478</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_SIZE_VID_PKT_SIZE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_PKT_SIZE_VID_PKT_SIZE_MASK) &gt;&gt; MIPI_DSI_VID_PKT_SIZE_VID_PKT_SIZE_SHIFT)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">/* Bitfield definition for register: VID_NUM_CHUNKS */</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">/*</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> * VID_NUM_CHUNKS (RW)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> *</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> * configures the number of chunks to be transmitted a line period</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> */</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a36958aca76e782bacfaf0891114ab3ef">  486</a></span><span class="preprocessor">#define MIPI_DSI_VID_NUM_CHUNKS_VID_NUM_CHUNKS_MASK (0x1FFFU)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a31a918320713fc554ab5ed672e1cca11">  487</a></span><span class="preprocessor">#define MIPI_DSI_VID_NUM_CHUNKS_VID_NUM_CHUNKS_SHIFT (0U)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a630dac0b524660f31474686eed14a39c">  488</a></span><span class="preprocessor">#define MIPI_DSI_VID_NUM_CHUNKS_VID_NUM_CHUNKS_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_NUM_CHUNKS_VID_NUM_CHUNKS_SHIFT) &amp; MIPI_DSI_VID_NUM_CHUNKS_VID_NUM_CHUNKS_MASK)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a852f875d35ac571bfcba0ebcd358db55">  489</a></span><span class="preprocessor">#define MIPI_DSI_VID_NUM_CHUNKS_VID_NUM_CHUNKS_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_NUM_CHUNKS_VID_NUM_CHUNKS_MASK) &gt;&gt; MIPI_DSI_VID_NUM_CHUNKS_VID_NUM_CHUNKS_SHIFT)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">/* Bitfield definition for register: VID_NULL_SIZE */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">/*</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> * VID_NULL_SIZE (RW)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"> *</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> * configures the number of bytes inside a null packet</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> */</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac6d449ba894fc6a629334e255181876f">  497</a></span><span class="preprocessor">#define MIPI_DSI_VID_NULL_SIZE_VID_NULL_SIZE_MASK (0x1FFFU)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a048edf40acf8daf4eba247ca98819241">  498</a></span><span class="preprocessor">#define MIPI_DSI_VID_NULL_SIZE_VID_NULL_SIZE_SHIFT (0U)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa0cfc674baaf88ca93cd8192df559894">  499</a></span><span class="preprocessor">#define MIPI_DSI_VID_NULL_SIZE_VID_NULL_SIZE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_NULL_SIZE_VID_NULL_SIZE_SHIFT) &amp; MIPI_DSI_VID_NULL_SIZE_VID_NULL_SIZE_MASK)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a419be535a83febaf4a39f7dcf62028ea">  500</a></span><span class="preprocessor">#define MIPI_DSI_VID_NULL_SIZE_VID_NULL_SIZE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_NULL_SIZE_VID_NULL_SIZE_MASK) &gt;&gt; MIPI_DSI_VID_NULL_SIZE_VID_NULL_SIZE_SHIFT)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span> </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">/* Bitfield definition for register: VID_HSA_TIME */</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">/*</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> * VID_HSA_TIME (RW)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"> *</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment"> * configure the Horizontal synchronism active period in lane byte clock cycles</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> */</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6ac3ff2292830f0b4815c7b99c812639">  508</a></span><span class="preprocessor">#define MIPI_DSI_VID_HSA_TIME_VID_HSA_TIME_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae91d29e06be7725c4f2afc465007a8f1">  509</a></span><span class="preprocessor">#define MIPI_DSI_VID_HSA_TIME_VID_HSA_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2f4b6a331f01aac512713f1bf0c42956">  510</a></span><span class="preprocessor">#define MIPI_DSI_VID_HSA_TIME_VID_HSA_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_HSA_TIME_VID_HSA_TIME_SHIFT) &amp; MIPI_DSI_VID_HSA_TIME_VID_HSA_TIME_MASK)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af5f165a1dd8373af63bd251dd9967fc6">  511</a></span><span class="preprocessor">#define MIPI_DSI_VID_HSA_TIME_VID_HSA_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_HSA_TIME_VID_HSA_TIME_MASK) &gt;&gt; MIPI_DSI_VID_HSA_TIME_VID_HSA_TIME_SHIFT)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span> </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">/* Bitfield definition for register: VID_HBP_TIME */</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">/*</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> * VID_HPB_TIME (RW)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment"> *</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"> * configures the Horizontal back porch period in lane byte clock cycles</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1253c018ab2e75e9666f0408fcb66d87">  519</a></span><span class="preprocessor">#define MIPI_DSI_VID_HBP_TIME_VID_HPB_TIME_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6c94b79edf8608a747bb3ddda81dea49">  520</a></span><span class="preprocessor">#define MIPI_DSI_VID_HBP_TIME_VID_HPB_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7942f5462ac386b790300d909169d244">  521</a></span><span class="preprocessor">#define MIPI_DSI_VID_HBP_TIME_VID_HPB_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_HBP_TIME_VID_HPB_TIME_SHIFT) &amp; MIPI_DSI_VID_HBP_TIME_VID_HPB_TIME_MASK)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a23f3c578d6f9f462ded690f245195094">  522</a></span><span class="preprocessor">#define MIPI_DSI_VID_HBP_TIME_VID_HPB_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_HBP_TIME_VID_HPB_TIME_MASK) &gt;&gt; MIPI_DSI_VID_HBP_TIME_VID_HPB_TIME_SHIFT)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span> </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">/* Bitfield definition for register: VID_HLINE_TIME */</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">/*</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> * VID_HLINE_TIME (RW)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> *</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"> * configures the size of the total line time in lane byte clock cycles</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"> */</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abd76240476e8e50e84b90259854b7fe5">  530</a></span><span class="preprocessor">#define MIPI_DSI_VID_HLINE_TIME_VID_HLINE_TIME_MASK (0x7FFFU)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3596463a079d5136346533d5402b4b81">  531</a></span><span class="preprocessor">#define MIPI_DSI_VID_HLINE_TIME_VID_HLINE_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a93b15a95440566d28484cdd8bfda8c1b">  532</a></span><span class="preprocessor">#define MIPI_DSI_VID_HLINE_TIME_VID_HLINE_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_HLINE_TIME_VID_HLINE_TIME_SHIFT) &amp; MIPI_DSI_VID_HLINE_TIME_VID_HLINE_TIME_MASK)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad7fea2a8cf4e6109e5c421552f3c3e85">  533</a></span><span class="preprocessor">#define MIPI_DSI_VID_HLINE_TIME_VID_HLINE_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_HLINE_TIME_VID_HLINE_TIME_MASK) &gt;&gt; MIPI_DSI_VID_HLINE_TIME_VID_HLINE_TIME_SHIFT)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">/* Bitfield definition for register: VID_VSA_LINES */</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">/*</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> * VSA_LINES (RW)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> *</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> * configures the verical synchronism active period measured in number of horizontal lines</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> */</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a342b1cd050270910852c61bc91eebded">  541</a></span><span class="preprocessor">#define MIPI_DSI_VID_VSA_LINES_VSA_LINES_MASK (0x3FFU)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af2d244946c6e226e3c2712c43cef64fc">  542</a></span><span class="preprocessor">#define MIPI_DSI_VID_VSA_LINES_VSA_LINES_SHIFT (0U)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4aef0c8dce9b84489e5cdcdbc93f7731">  543</a></span><span class="preprocessor">#define MIPI_DSI_VID_VSA_LINES_VSA_LINES_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_VSA_LINES_VSA_LINES_SHIFT) &amp; MIPI_DSI_VID_VSA_LINES_VSA_LINES_MASK)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a11048ecdc757a771f801b82cdd32bebe">  544</a></span><span class="preprocessor">#define MIPI_DSI_VID_VSA_LINES_VSA_LINES_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_VSA_LINES_VSA_LINES_MASK) &gt;&gt; MIPI_DSI_VID_VSA_LINES_VSA_LINES_SHIFT)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">/* Bitfield definition for register: VID_VBP_LINES */</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">/*</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> * VBP_LINES (RW)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> *</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> * configures the vertical back porch period measured in number of horizontal lines</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> */</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8faf068f702fb2424ca472e9e4b372ea">  552</a></span><span class="preprocessor">#define MIPI_DSI_VID_VBP_LINES_VBP_LINES_MASK (0x3FFU)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a856e9fd1139e1caa01bfe89a473839eb">  553</a></span><span class="preprocessor">#define MIPI_DSI_VID_VBP_LINES_VBP_LINES_SHIFT (0U)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8a8611fe67216f0371d7171bdba5d672">  554</a></span><span class="preprocessor">#define MIPI_DSI_VID_VBP_LINES_VBP_LINES_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_VBP_LINES_VBP_LINES_SHIFT) &amp; MIPI_DSI_VID_VBP_LINES_VBP_LINES_MASK)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a79cb2f017dc9dfce9af980587af64ae0">  555</a></span><span class="preprocessor">#define MIPI_DSI_VID_VBP_LINES_VBP_LINES_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_VBP_LINES_VBP_LINES_MASK) &gt;&gt; MIPI_DSI_VID_VBP_LINES_VBP_LINES_SHIFT)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">/* Bitfield definition for register: VID_VFP_LINES */</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">/*</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> * VFP_LINIES (RW)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> *</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> * configures the vertical front porch period measured in number of horizontal lines</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> */</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af3b22dd6037394b3868c43acecb45eaf">  563</a></span><span class="preprocessor">#define MIPI_DSI_VID_VFP_LINES_VFP_LINIES_MASK (0x3FFU)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad5328aa2910c30058173ced68a1c2ee4">  564</a></span><span class="preprocessor">#define MIPI_DSI_VID_VFP_LINES_VFP_LINIES_SHIFT (0U)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3d18441dd9601d91c59fe3b4cf4e222b">  565</a></span><span class="preprocessor">#define MIPI_DSI_VID_VFP_LINES_VFP_LINIES_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_VFP_LINES_VFP_LINIES_SHIFT) &amp; MIPI_DSI_VID_VFP_LINES_VFP_LINIES_MASK)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a499c0f395ea3be287ec892efd7d56748">  566</a></span><span class="preprocessor">#define MIPI_DSI_VID_VFP_LINES_VFP_LINIES_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_VFP_LINES_VFP_LINIES_MASK) &gt;&gt; MIPI_DSI_VID_VFP_LINES_VFP_LINIES_SHIFT)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">/* Bitfield definition for register: VID_VACTIVE_LINES */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">/*</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> * V_ACTIVE_LINES (RW)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> *</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> * configures the vertical active period measured in number of horizontal lines</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> */</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3f5ee680a73c2ef0c951953173469cb1">  574</a></span><span class="preprocessor">#define MIPI_DSI_VID_VACTIVE_LINES_V_ACTIVE_LINES_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9f1e68b3a556d559b4fe4ed4d728f491">  575</a></span><span class="preprocessor">#define MIPI_DSI_VID_VACTIVE_LINES_V_ACTIVE_LINES_SHIFT (0U)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a59dd0e083f43f7b1074f8dc64e7fefdc">  576</a></span><span class="preprocessor">#define MIPI_DSI_VID_VACTIVE_LINES_V_ACTIVE_LINES_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_VACTIVE_LINES_V_ACTIVE_LINES_SHIFT) &amp; MIPI_DSI_VID_VACTIVE_LINES_V_ACTIVE_LINES_MASK)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac0925bee3011f62174ef9fc7a3c0dd5e">  577</a></span><span class="preprocessor">#define MIPI_DSI_VID_VACTIVE_LINES_V_ACTIVE_LINES_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_VACTIVE_LINES_V_ACTIVE_LINES_MASK) &gt;&gt; MIPI_DSI_VID_VACTIVE_LINES_V_ACTIVE_LINES_SHIFT)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">/* Bitfield definition for register: CMD_MODE_CFG */</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">/*</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> * MAX_RD_PKT_SIZE (RW)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> *</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> * This bit configures the maximum read packet size command transmission type:</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> * 0x0 (HIGHSPEED): Transition type is High Speed</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> * 0x1 (LOWPOWER): Transition type is Low Power</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> */</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac24ad670d9f79a3461534f1227c3e87b">  587</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_MAX_RD_PKT_SIZE_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab9e5a54f7321933aa8fdfebcd9d9e307">  588</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_MAX_RD_PKT_SIZE_SHIFT (24U)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4eeb054c4c4c2c646bad5e9c21ba7c97">  589</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_MAX_RD_PKT_SIZE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CMD_MODE_CFG_MAX_RD_PKT_SIZE_SHIFT) &amp; MIPI_DSI_CMD_MODE_CFG_MAX_RD_PKT_SIZE_MASK)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a606ace648c006c3975de192eac1b6c4a">  590</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_MAX_RD_PKT_SIZE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_MODE_CFG_MAX_RD_PKT_SIZE_MASK) &gt;&gt; MIPI_DSI_CMD_MODE_CFG_MAX_RD_PKT_SIZE_SHIFT)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">/*</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> * DCS_LW_TX (RW)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> *</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> * This bit configures the DCS long write packet command transmission type:</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> * 0x0 (HIGHSPEED): Transition type is High Speed</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> * 0x1 (LOWPOWER): Transition type is Low Power</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> */</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4a4a72c3716420268a83dc09a15eb330">  599</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_LW_TX_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a972769462b2834adb5d28b8ffad22d95">  600</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_LW_TX_SHIFT (19U)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a65e4168749031c963b387d3f60935b56">  601</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_LW_TX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CMD_MODE_CFG_DCS_LW_TX_SHIFT) &amp; MIPI_DSI_CMD_MODE_CFG_DCS_LW_TX_MASK)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af548fd48bee1f54a6a019662dc451b70">  602</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_LW_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_MODE_CFG_DCS_LW_TX_MASK) &gt;&gt; MIPI_DSI_CMD_MODE_CFG_DCS_LW_TX_SHIFT)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">/*</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> * DCS_SR_0P_TX (RW)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> *</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> * This bit configures the DCS short read packet with zero parameter command transmission type:</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> * 0x0 (HIGHSPEED): Transition type is High Speed</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> * 0x1 (LOWPOWER): Transition type is Low Power</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> */</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adc63db6d1654e52ff048afe26531b024">  611</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_SR_0P_TX_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8f9c9153cce99162e85533fe41ee3b02">  612</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_SR_0P_TX_SHIFT (18U)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab0e995ed1aaf6bd9972b2ad508e8176e">  613</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_SR_0P_TX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CMD_MODE_CFG_DCS_SR_0P_TX_SHIFT) &amp; MIPI_DSI_CMD_MODE_CFG_DCS_SR_0P_TX_MASK)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8b79b173d7d6fc61f2f4173661139154">  614</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_SR_0P_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_MODE_CFG_DCS_SR_0P_TX_MASK) &gt;&gt; MIPI_DSI_CMD_MODE_CFG_DCS_SR_0P_TX_SHIFT)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">/*</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> * DCS_SW_1P_TX (RW)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> *</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> * This bit configures the DCS short write packet with one parameter command transmission type:</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"> * 0x0 (HIGHSPEED): Transition type is High Speed</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> * 0x1 (LOWPOWER): Transition type is Low Power</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> */</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad6cdc290a3af8e7ee9ff46c35938afd0">  623</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_SW_1P_TX_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae2f54a9387ec1709853d7cb389b4289b">  624</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_SW_1P_TX_SHIFT (17U)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac7d26585679625db28891ed96a7c4231">  625</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_SW_1P_TX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CMD_MODE_CFG_DCS_SW_1P_TX_SHIFT) &amp; MIPI_DSI_CMD_MODE_CFG_DCS_SW_1P_TX_MASK)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aabeb175f421235fe448c3a0f69320cce">  626</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_SW_1P_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_MODE_CFG_DCS_SW_1P_TX_MASK) &gt;&gt; MIPI_DSI_CMD_MODE_CFG_DCS_SW_1P_TX_SHIFT)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">/*</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> * DCS_SW_0P_TX (RW)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> *</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment"> * This bit configures the DCS short write packet with zero parameter command transmission type:</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> * 0x0 (HIGHSPEED): Transition type is High Speed</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> * 0x1 (LOWPOWER): Transition type is Low Power</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> */</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af7371ff43d06e50f7c42d14b2a2b6d8f">  635</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_SW_0P_TX_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9aabca16f5a97813b9e66a4f8f7f2f70">  636</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_SW_0P_TX_SHIFT (16U)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aac69d307bd4c064e4aa3936bf2fa299e">  637</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_SW_0P_TX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CMD_MODE_CFG_DCS_SW_0P_TX_SHIFT) &amp; MIPI_DSI_CMD_MODE_CFG_DCS_SW_0P_TX_MASK)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad44e9218bb1f0a3fd56d39f2aa3c952f">  638</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_DCS_SW_0P_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_MODE_CFG_DCS_SW_0P_TX_MASK) &gt;&gt; MIPI_DSI_CMD_MODE_CFG_DCS_SW_0P_TX_SHIFT)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">/*</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> * GEN_LW_TX (RW)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> *</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> * This bit configures the Generic long write packet command transmission type:</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> * 0x0 (HIGHSPEED): Transition type is High Speed</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"> * 0x1 (LOWPOWER): Transition type is Low Power</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> */</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aaf60052df891957a8cc42fa6a8b94647">  647</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_LW_TX_MASK (0x4000U)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad124cbd6120a0d595477d27d2a446687">  648</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_LW_TX_SHIFT (14U)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af68a64fb2bc5c374f914c7d36a65d988">  649</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_LW_TX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CMD_MODE_CFG_GEN_LW_TX_SHIFT) &amp; MIPI_DSI_CMD_MODE_CFG_GEN_LW_TX_MASK)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1dfaecacdfefb2992028ad576fadaf24">  650</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_LW_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_MODE_CFG_GEN_LW_TX_MASK) &gt;&gt; MIPI_DSI_CMD_MODE_CFG_GEN_LW_TX_SHIFT)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">/*</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> * GEN_SR_2P_TX (RW)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> *</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> * This bit configures the Generic short read packet with two parameters command transmission type:</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> * 0x0 (HIGHSPEED): Transition type is High Speed</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> * 0x1 (LOWPOWER): Transition type is Low Power</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> */</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a98b8d8c77b73d612ecd01ccd05074bdb">  659</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SR_2P_TX_MASK (0x2000U)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#afb28df04872f82ed4ae42d3c646485d7">  660</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SR_2P_TX_SHIFT (13U)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1199db7fa066fc578408e668bf57dd93">  661</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SR_2P_TX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CMD_MODE_CFG_GEN_SR_2P_TX_SHIFT) &amp; MIPI_DSI_CMD_MODE_CFG_GEN_SR_2P_TX_MASK)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abe0b34f30e61931f95ecff8271f3a346">  662</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SR_2P_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_MODE_CFG_GEN_SR_2P_TX_MASK) &gt;&gt; MIPI_DSI_CMD_MODE_CFG_GEN_SR_2P_TX_SHIFT)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span> </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">/*</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment"> * GEN_SR_1P_TX (RW)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> *</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> * This bit configures the Generic short read packet with two parameters command transmission type:</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> * 0x0 (HIGHSPEED): Transition type is High Speed</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> * 0x1 (LOWPOWER): Transition type is Low Power</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> */</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a79aef21e907bf9cc5fca7567ff392386">  671</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SR_1P_TX_MASK (0x1000U)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af07980cb447f60695311c9b044a3f3cc">  672</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SR_1P_TX_SHIFT (12U)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0309eb9d4fdd3effa2c59e694d4f38bd">  673</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SR_1P_TX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CMD_MODE_CFG_GEN_SR_1P_TX_SHIFT) &amp; MIPI_DSI_CMD_MODE_CFG_GEN_SR_1P_TX_MASK)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a83eb8a8dde63d9861786f6848b6717c0">  674</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SR_1P_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_MODE_CFG_GEN_SR_1P_TX_MASK) &gt;&gt; MIPI_DSI_CMD_MODE_CFG_GEN_SR_1P_TX_SHIFT)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">/*</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment"> * GEN_SR_0P_TX (RW)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> *</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> * This bit configures the Generic short read packet with two parameters command transmission type:</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> * 0x0 (HIGHSPEED): Transition type is High Speed</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> * 0x1 (LOWPOWER): Transition type is Low Power</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a159c100ceeff9080d19975c52235d64b">  683</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SR_0P_TX_MASK (0x800U)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad731f19e494a96acdeab3feca89558fa">  684</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SR_0P_TX_SHIFT (11U)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5d9bab2abb105f22d45f9668f7c58991">  685</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SR_0P_TX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CMD_MODE_CFG_GEN_SR_0P_TX_SHIFT) &amp; MIPI_DSI_CMD_MODE_CFG_GEN_SR_0P_TX_MASK)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a14bb3fcf5d5db8b8c5fa72967800cc10">  686</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SR_0P_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_MODE_CFG_GEN_SR_0P_TX_MASK) &gt;&gt; MIPI_DSI_CMD_MODE_CFG_GEN_SR_0P_TX_SHIFT)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">/*</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> * GEN_SW_2P_TX (RW)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> *</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> * This bit configures the Generic short read packet with two parameters command transmission type:</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> * 0x0 (HIGHSPEED): Transition type is High Speed</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> * 0x1 (LOWPOWER): Transition type is Low Power</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> */</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#afceded71d1e43b25bf87544af0d997d0">  695</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SW_2P_TX_MASK (0x400U)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a61a5778d3ee2c9dfca47195711e77d8b">  696</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SW_2P_TX_SHIFT (10U)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a87821bab725c3267a0a595094de46b5a">  697</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SW_2P_TX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CMD_MODE_CFG_GEN_SW_2P_TX_SHIFT) &amp; MIPI_DSI_CMD_MODE_CFG_GEN_SW_2P_TX_MASK)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a46afd5a1b474713fd5e3540e8ffe1d50">  698</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SW_2P_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_MODE_CFG_GEN_SW_2P_TX_MASK) &gt;&gt; MIPI_DSI_CMD_MODE_CFG_GEN_SW_2P_TX_SHIFT)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span> </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">/*</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment"> * GEN_SW_1P_TX (RW)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"> *</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> * This bit configures the Generic short read packet with two parameters command transmission type:</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> * 0x0 (HIGHSPEED): Transition type is High Speed</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> * 0x1 (LOWPOWER): Transition type is Low Power</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> */</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a470bb49d5868974546787d774eae2dbf">  707</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SW_1P_TX_MASK (0x200U)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5349d2d2d72b7aca09e3c713aa811d37">  708</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SW_1P_TX_SHIFT (9U)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac4b98495ea19ce37bad236af764d7005">  709</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SW_1P_TX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CMD_MODE_CFG_GEN_SW_1P_TX_SHIFT) &amp; MIPI_DSI_CMD_MODE_CFG_GEN_SW_1P_TX_MASK)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab62ecc456d784794abed7d617169f5b8">  710</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SW_1P_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_MODE_CFG_GEN_SW_1P_TX_MASK) &gt;&gt; MIPI_DSI_CMD_MODE_CFG_GEN_SW_1P_TX_SHIFT)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span> </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">/*</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"> * GEN_SW_0P_TX (RW)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> *</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> * This bit configures the Generic short read packet with two parameters command transmission type:</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> * 0x0 (HIGHSPEED): Transition type is High Speed</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> * 0x1 (LOWPOWER): Transition type is Low Power</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> */</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a04bc22072912d029ee6aa59b816cc814">  719</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SW_0P_TX_MASK (0x100U)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a17cec2b026754855528f4cc4418bee74">  720</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SW_0P_TX_SHIFT (8U)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aedd959dbd3d214c3a272ca9ff1cb9a80">  721</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SW_0P_TX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CMD_MODE_CFG_GEN_SW_0P_TX_SHIFT) &amp; MIPI_DSI_CMD_MODE_CFG_GEN_SW_0P_TX_MASK)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adfdab71fe83b7cea92277a0597aa1ff4">  722</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_GEN_SW_0P_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_MODE_CFG_GEN_SW_0P_TX_MASK) &gt;&gt; MIPI_DSI_CMD_MODE_CFG_GEN_SW_0P_TX_SHIFT)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span> </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">/*</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> * ACK_RQST_EN (RW)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> *</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> * When set to 1, this bit enables the acknowledge request after each packet transmission.</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> */</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4d4a615f6b51ece2383e309939825e51">  729</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_ACK_RQST_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8791b0c578570247a2f26eb0c00a1833">  730</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_ACK_RQST_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a92127f192d14b0d2cc3ace84d0f0e201">  731</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_ACK_RQST_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CMD_MODE_CFG_ACK_RQST_EN_SHIFT) &amp; MIPI_DSI_CMD_MODE_CFG_ACK_RQST_EN_MASK)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a811230cb59cbdfe5f205b93fb5b20d86">  732</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_ACK_RQST_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_MODE_CFG_ACK_RQST_EN_MASK) &gt;&gt; MIPI_DSI_CMD_MODE_CFG_ACK_RQST_EN_SHIFT)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">/*</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> * TEAR_FX_EN (RW)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> *</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> * When set to 1, this bit enables the tearing effect acknowledge request.</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9bf0b5c980a3cdbe69997bd35f3cb410">  739</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_TEAR_FX_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a626ac9de0c61b217d05bd31f03dfcc6a">  740</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_TEAR_FX_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af57e8f74437d694885a1f3028a1d20e2">  741</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_TEAR_FX_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_CMD_MODE_CFG_TEAR_FX_EN_SHIFT) &amp; MIPI_DSI_CMD_MODE_CFG_TEAR_FX_EN_MASK)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9e96a488ca3021ead0ce1e04880e1644">  742</a></span><span class="preprocessor">#define MIPI_DSI_CMD_MODE_CFG_TEAR_FX_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_MODE_CFG_TEAR_FX_EN_MASK) &gt;&gt; MIPI_DSI_CMD_MODE_CFG_TEAR_FX_EN_SHIFT)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span> </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">/* Bitfield definition for register: GEN_HDR */</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">/*</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> * GEN_WC_MSBYTE (RW)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"> *</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> * configures the most significant byte of the header packet&#39;s word count for long packets or data 1 for shout packets</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#afab4797586efeccfa0aa07e390a3b13e">  750</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_WC_MSBYTE_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8c60de790cc3831891a21d964893ac23">  751</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_WC_MSBYTE_SHIFT (16U)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a69a7917bd0515c13752acc86626e99fd">  752</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_WC_MSBYTE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_GEN_HDR_GEN_WC_MSBYTE_SHIFT) &amp; MIPI_DSI_GEN_HDR_GEN_WC_MSBYTE_MASK)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af5ae7072fee2cfe11e73feb00b2a50fc">  753</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_WC_MSBYTE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_GEN_HDR_GEN_WC_MSBYTE_MASK) &gt;&gt; MIPI_DSI_GEN_HDR_GEN_WC_MSBYTE_SHIFT)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">/*</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> * GEN_WC_LSBYTE (RW)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment"> *</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> * configures the least significant byte of the header packet&#39;s word count for long packets or data0 for short packets</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a416c86e70c5d7e6438184ec6aa81e1f7">  760</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_WC_LSBYTE_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8620e8efa9432f3c5ba541a9ce67c5ea">  761</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_WC_LSBYTE_SHIFT (8U)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0048ce621ce14e92b5ef515e406d36f6">  762</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_WC_LSBYTE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_GEN_HDR_GEN_WC_LSBYTE_SHIFT) &amp; MIPI_DSI_GEN_HDR_GEN_WC_LSBYTE_MASK)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a929eb8e58c1766f59dc465f77a74a5b1">  763</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_WC_LSBYTE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_GEN_HDR_GEN_WC_LSBYTE_MASK) &gt;&gt; MIPI_DSI_GEN_HDR_GEN_WC_LSBYTE_SHIFT)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span> </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">/*</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"> * GEN_VC (RW)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"> *</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment"> * configures the virtual channel ID of the header packet</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> */</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af5d49685a47f647fc46a1edcecc93645">  770</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_VC_MASK (0xC0U)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3bbe55ad66a26e96de29118285c19a1c">  771</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_VC_SHIFT (6U)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7b390210367e8b18d03a58c33e5a619a">  772</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_VC_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_GEN_HDR_GEN_VC_SHIFT) &amp; MIPI_DSI_GEN_HDR_GEN_VC_MASK)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a71c3b36e895530abaf96236cb1b4ef1f">  773</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_VC_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_GEN_HDR_GEN_VC_MASK) &gt;&gt; MIPI_DSI_GEN_HDR_GEN_VC_SHIFT)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">/*</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment"> * GEN_DT (RW)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment"> *</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment"> * configures the packet data type of the header packet</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment"> */</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aeae2c0f41d958c6987b4effdaf693e21">  780</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_DT_MASK (0x3FU)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a61d3ea49cf4327686e4147bb2c388a14">  781</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_DT_SHIFT (0U)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3f10113ddfb1a601b5d01f703001c2ce">  782</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_DT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_GEN_HDR_GEN_DT_SHIFT) &amp; MIPI_DSI_GEN_HDR_GEN_DT_MASK)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa5bcf39e880539694d491eafc16b18a2">  783</a></span><span class="preprocessor">#define MIPI_DSI_GEN_HDR_GEN_DT_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_GEN_HDR_GEN_DT_MASK) &gt;&gt; MIPI_DSI_GEN_HDR_GEN_DT_SHIFT)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">/* Bitfield definition for register: GEN_PLD_DATA */</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">/*</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment"> * GEN_PLD_B4 (RW)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"> *</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"> * indicates byte4 of the packet payload</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment"> */</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6c7d856700698c123bb3ef6874b81972">  791</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B4_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5dd13437dc39aef4c7d96622a348dd42">  792</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B4_SHIFT (24U)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3b9c97d9fa9dd5013657ba0251b96d6d">  793</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B4_SHIFT) &amp; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B4_MASK)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a92e32ee9d2d0a89fdb0c7b1523408f17">  794</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B4_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B4_MASK) &gt;&gt; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B4_SHIFT)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment">/*</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> * GEN_PLD_B3 (RW)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"> *</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"> * indicates byte3 of the packet payload</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> */</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a86c1cb6a8ab3a146c552761e40c7b3ec">  801</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B3_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acdeb808c29d98ddd0a8677548115f928">  802</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B3_SHIFT (16U)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1b7867f036a5f20b4a0ec05aa4cc4c27">  803</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B3_SHIFT) &amp; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B3_MASK)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af1889179cb1d936000e9902822e5b430">  804</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B3_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B3_MASK) &gt;&gt; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B3_SHIFT)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span> </div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">/*</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> * GEN_PLD_B2 (RW)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"> *</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment"> * indicates byte2 of the packet payload</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment"> */</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a22475c838d5025b0d5b70568f173fb5c">  811</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B2_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac7512354230b16d031e9869a4bf3a5a1">  812</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B2_SHIFT (8U)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2d9a8bc5e95984fbb719ef05d024efb4">  813</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B2_SHIFT) &amp; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B2_MASK)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#accce63a9b5f0f1064c3aac00fc05725d">  814</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B2_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B2_MASK) &gt;&gt; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B2_SHIFT)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span> </div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">/*</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> * GEN_PLD_B1 (RW)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> *</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> * indicates byte1 of the packet payload</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"> */</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a52d70ed9f3ea5819b2f4e7d0f86b963b">  821</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B1_MASK (0xFFU)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac7e6d8902d6bfb61bf1c5f7a1beed74a">  822</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B1_SHIFT (0U)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a943f0e6cb598323d86411909575366ae">  823</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B1_SHIFT) &amp; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B1_MASK)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac38daa151980c79cce35c724223b5948">  824</a></span><span class="preprocessor">#define MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B1_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B1_MASK) &gt;&gt; MIPI_DSI_GEN_PLD_DATA_GEN_PLD_B1_SHIFT)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span> </div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">/* Bitfield definition for register: CMD_PKT_STATUS */</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">/*</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> * GEN_BUFF_PLD_FULL (R)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> *</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * the full status of the generic payload internal buffer</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> */</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae7bd9372232fb9ba625ee233611cfdf0">  832</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_PLD_FULL_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a41ce691242ef891dbf349acb3a56e73a">  833</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_PLD_FULL_SHIFT (19U)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1b602224bb32fb70cc6bc536344ce54d">  834</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_PLD_FULL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_PLD_FULL_MASK) &gt;&gt; MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_PLD_FULL_SHIFT)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span> </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">/*</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment"> * GEN_BUFF_PLD_EMPTY (R)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment"> *</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> * the empty status of the generic payload internal buffer</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"> */</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3e7cc219414a07291d53ab2162e8b76b">  841</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_PLD_EMPTY_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5faca6e4a16d32c439e8ff306086083e">  842</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_PLD_EMPTY_SHIFT (18U)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a728f47787d7cd66fca64795d392b30de">  843</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_PLD_EMPTY_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_PLD_EMPTY_MASK) &gt;&gt; MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_PLD_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment">/*</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment"> * GEN_BUFF_CMD_FULL (R)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment"> *</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"> * the full status of the generic command internal buffer</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> */</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a131f6294afce8bff5b157a7913da8853">  850</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_CMD_FULL_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8d58e5e07e228cecd7a52751252a3701">  851</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_CMD_FULL_SHIFT (17U)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2dd84fb9b2540a89398df71ad1a6cfa1">  852</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_CMD_FULL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_CMD_FULL_MASK) &gt;&gt; MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_CMD_FULL_SHIFT)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">/*</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment"> * GEN_BUFF_CMD_EMPTY (R)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment"> *</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment"> * the empty status of the generic command internal buffer</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> */</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a597c070a984b41417af303a6d174e9c7">  859</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_CMD_EMPTY_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aad5c8fbeb3eb22f897fae8b16b591c86">  860</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_CMD_EMPTY_SHIFT (16U)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac5796aca6090754e0253eed0cb02a5e6">  861</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_CMD_EMPTY_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_CMD_EMPTY_MASK) &gt;&gt; MIPI_DSI_CMD_PKT_STATUS_GEN_BUFF_CMD_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span> </div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment">/*</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment"> * GEN_RD_CMD_BUSY (R)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment"> *</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment"> * indicates a read command is issued and the entire response is not sotred in the FIFO</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment"> */</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8949d51d544e17b82ff84ac32d912c1a">  868</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_RD_CMD_BUSY_MASK (0x40U)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a425bfda4c8d05bde03ba5fc83d1a15d6">  869</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_RD_CMD_BUSY_SHIFT (6U)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acfec55194e58d18e3fb4fd6a30fd4a31">  870</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_RD_CMD_BUSY_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_PKT_STATUS_GEN_RD_CMD_BUSY_MASK) &gt;&gt; MIPI_DSI_CMD_PKT_STATUS_GEN_RD_CMD_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span> </div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">/*</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> * GEN_PLD_R_FULL (R)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> *</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment"> * indicates the full status of the generic read payoad FIFO</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment"> */</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae37c42d170eb24714a971f8a00fe86f5">  877</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_R_FULL_MASK (0x20U)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a78dff4df04388d51e386467b07ad72e2">  878</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_R_FULL_SHIFT (5U)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af9b221468c1e511959929e32c7a29926">  879</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_R_FULL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_R_FULL_MASK) &gt;&gt; MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_R_FULL_SHIFT)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">/*</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"> * GEN_PLD_R_EMPTY (R)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> *</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> * indicates the empty status of the generic read payload FIFO</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> */</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af776ab4f36431dea281f5696988c0fe3">  886</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_R_EMPTY_MASK (0x10U)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aad1aac4d30534ec1031e795a0337232d">  887</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_R_EMPTY_SHIFT (4U)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa6a1d57e8b9d3646fb74cb778450435c">  888</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_R_EMPTY_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_R_EMPTY_MASK) &gt;&gt; MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_R_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span> </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment">/*</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment"> * GEN_PLD_W_FULL (R)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"> *</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> * indicates the full status of the generic write payload FIFO</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> */</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#add35f83934794e9a65acd1f8e7c9c88b">  895</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_W_FULL_MASK (0x8U)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3007b0128db7532a758c9314b37bb474">  896</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_W_FULL_SHIFT (3U)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a766e0983848b817c36dc7b6fb85bdf5e">  897</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_W_FULL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_W_FULL_MASK) &gt;&gt; MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_W_FULL_SHIFT)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span> </div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">/*</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment"> * GEN_PLD_W_EMPTY (R)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment"> *</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment"> * indicates the empty status of the generic write payload FIFO</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> */</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8d821094c15bd96187104aa4ac1668ad">  904</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_W_EMPTY_MASK (0x4U)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad642e0552036051fa585ec7e109aa605">  905</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_W_EMPTY_SHIFT (2U)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac064b428ef165be10148a6bdcc373541">  906</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_W_EMPTY_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_W_EMPTY_MASK) &gt;&gt; MIPI_DSI_CMD_PKT_STATUS_GEN_PLD_W_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span> </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">/*</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment"> * GEN_CMD_FULL (R)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment"> *</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment"> * indicates the full status of the generic command FIFO</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment"> */</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adfd9220808cabfc5353bc67b18fe2399">  913</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_CMD_FULL_MASK (0x2U)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad5b146ca9089ef34ac89b6911bba15ae">  914</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_CMD_FULL_SHIFT (1U)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a905de2909b8cde96040f4f3f1b65c683">  915</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_CMD_FULL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_PKT_STATUS_GEN_CMD_FULL_MASK) &gt;&gt; MIPI_DSI_CMD_PKT_STATUS_GEN_CMD_FULL_SHIFT)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment">/*</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment"> * GEN_CMD_EMPTY (R)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment"> *</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment"> * indicates the empty status of the generic command FIFO</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment"> */</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad2052fe0201646927f361d047be109cb">  922</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_CMD_EMPTY_MASK (0x1U)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a61c00fd33d6fc7c4766b0f1fb2926926">  923</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_CMD_EMPTY_SHIFT (0U)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a27c81c5e6f09aca2494371c7fbef9b03">  924</a></span><span class="preprocessor">#define MIPI_DSI_CMD_PKT_STATUS_GEN_CMD_EMPTY_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_CMD_PKT_STATUS_GEN_CMD_EMPTY_MASK) &gt;&gt; MIPI_DSI_CMD_PKT_STATUS_GEN_CMD_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">/* Bitfield definition for register: TO_CNT_CFG */</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">/*</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"> * HSTX_TO_CNT (RW)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment"> *</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment"> * configures the timeout counter that triggers a high speed transmission timeout contention detection</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment"> */</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5acc54264fd3a3dcf472341a158dbca5">  932</a></span><span class="preprocessor">#define MIPI_DSI_TO_CNT_CFG_HSTX_TO_CNT_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a09ddf96e06e2252ed74be2518c957d7c">  933</a></span><span class="preprocessor">#define MIPI_DSI_TO_CNT_CFG_HSTX_TO_CNT_SHIFT (16U)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af2cc8da3d8b35da3b3a4d38bee5873cc">  934</a></span><span class="preprocessor">#define MIPI_DSI_TO_CNT_CFG_HSTX_TO_CNT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_TO_CNT_CFG_HSTX_TO_CNT_SHIFT) &amp; MIPI_DSI_TO_CNT_CFG_HSTX_TO_CNT_MASK)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4e81cc5ae0b090efc57f7ecdff8217c4">  935</a></span><span class="preprocessor">#define MIPI_DSI_TO_CNT_CFG_HSTX_TO_CNT_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_TO_CNT_CFG_HSTX_TO_CNT_MASK) &gt;&gt; MIPI_DSI_TO_CNT_CFG_HSTX_TO_CNT_SHIFT)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span> </div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">/*</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> * LPRX_TO_CNT (RW)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> *</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"> * configures the timeout counter that triggers a low power reception timeout contention detection</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment"> */</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae594021af82a43d71e62e628c21797b6">  942</a></span><span class="preprocessor">#define MIPI_DSI_TO_CNT_CFG_LPRX_TO_CNT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6421758a28a18d66a4417f9f12663e1b">  943</a></span><span class="preprocessor">#define MIPI_DSI_TO_CNT_CFG_LPRX_TO_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af9119e1a027eac9bdcf5b07f1914a3f5">  944</a></span><span class="preprocessor">#define MIPI_DSI_TO_CNT_CFG_LPRX_TO_CNT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_TO_CNT_CFG_LPRX_TO_CNT_SHIFT) &amp; MIPI_DSI_TO_CNT_CFG_LPRX_TO_CNT_MASK)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a55eead6a68b97a4b73a79906871b95c1">  945</a></span><span class="preprocessor">#define MIPI_DSI_TO_CNT_CFG_LPRX_TO_CNT_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_TO_CNT_CFG_LPRX_TO_CNT_MASK) &gt;&gt; MIPI_DSI_TO_CNT_CFG_LPRX_TO_CNT_SHIFT)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span> </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">/* Bitfield definition for register: HS_RD_TO_CNT */</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">/*</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> * HS_RD_TO_CNT (RW)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> *</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> * sets a period for which DWC_mipi_dsi_host keeps the link still after sending a high speed read operation;</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment"> */</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a24eac80fec4745aa7f85646a2f9b7b91">  953</a></span><span class="preprocessor">#define MIPI_DSI_HS_RD_TO_CNT_HS_RD_TO_CNT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa581b949f43b372aaaf0c499f244748f">  954</a></span><span class="preprocessor">#define MIPI_DSI_HS_RD_TO_CNT_HS_RD_TO_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa45983fd1639e1eb6c55d99df9b89c6b">  955</a></span><span class="preprocessor">#define MIPI_DSI_HS_RD_TO_CNT_HS_RD_TO_CNT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_HS_RD_TO_CNT_HS_RD_TO_CNT_SHIFT) &amp; MIPI_DSI_HS_RD_TO_CNT_HS_RD_TO_CNT_MASK)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0bd12e0362db710ae1e12cdc9eca1441">  956</a></span><span class="preprocessor">#define MIPI_DSI_HS_RD_TO_CNT_HS_RD_TO_CNT_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_HS_RD_TO_CNT_HS_RD_TO_CNT_MASK) &gt;&gt; MIPI_DSI_HS_RD_TO_CNT_HS_RD_TO_CNT_SHIFT)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span> </div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment">/* Bitfield definition for register: LP_RD_TO_CNT */</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment">/*</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment"> * LP_RD_TO_CNT (RW)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"> *</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> * sets a period for which dwc_mipi_dsi_host keeps the link still after sending a low power read operation</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> */</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae062c776a8e020d2d0fc77c631088fcb">  964</a></span><span class="preprocessor">#define MIPI_DSI_LP_RD_TO_CNT_LP_RD_TO_CNT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a93358801d7e42255b9dd43ff95e4f422">  965</a></span><span class="preprocessor">#define MIPI_DSI_LP_RD_TO_CNT_LP_RD_TO_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab2e44ac49e7e72982014b5524ce98591">  966</a></span><span class="preprocessor">#define MIPI_DSI_LP_RD_TO_CNT_LP_RD_TO_CNT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_LP_RD_TO_CNT_LP_RD_TO_CNT_SHIFT) &amp; MIPI_DSI_LP_RD_TO_CNT_LP_RD_TO_CNT_MASK)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9b42a02748fd414b9d089f83aef5ef37">  967</a></span><span class="preprocessor">#define MIPI_DSI_LP_RD_TO_CNT_LP_RD_TO_CNT_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_LP_RD_TO_CNT_LP_RD_TO_CNT_MASK) &gt;&gt; MIPI_DSI_LP_RD_TO_CNT_LP_RD_TO_CNT_SHIFT)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">/* Bitfield definition for register: HS_WR_TO_CNT */</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">/*</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment"> * HS_WR_TO_CNT (RW)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment"> *</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> * sets the period for which dwc_mipi_dsi_host keeps the link still after sending a high speed write operation</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> */</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3516e5768459ab69417d77d31b677977">  975</a></span><span class="preprocessor">#define MIPI_DSI_HS_WR_TO_CNT_HS_WR_TO_CNT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a57b5257857484f84f3dd2841bd8750e9">  976</a></span><span class="preprocessor">#define MIPI_DSI_HS_WR_TO_CNT_HS_WR_TO_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a00263a7aaa5919a31ef5797e3bad92e3">  977</a></span><span class="preprocessor">#define MIPI_DSI_HS_WR_TO_CNT_HS_WR_TO_CNT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_HS_WR_TO_CNT_HS_WR_TO_CNT_SHIFT) &amp; MIPI_DSI_HS_WR_TO_CNT_HS_WR_TO_CNT_MASK)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8f7b30b514470009116b3e0ec7440c65">  978</a></span><span class="preprocessor">#define MIPI_DSI_HS_WR_TO_CNT_HS_WR_TO_CNT_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_HS_WR_TO_CNT_HS_WR_TO_CNT_MASK) &gt;&gt; MIPI_DSI_HS_WR_TO_CNT_HS_WR_TO_CNT_SHIFT)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">/* Bitfield definition for register: LP_WR_TO_CNT */</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">/*</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment"> * LP_WR_TO_CNT (RW)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment"> *</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment"> * sets the period for which dsi host keeps the link still after sending a low power write operation</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"> */</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a08a560423580f66bdc4e381a51c99f25">  986</a></span><span class="preprocessor">#define MIPI_DSI_LP_WR_TO_CNT_LP_WR_TO_CNT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1675192eeb292917d91c7fffb9f30b20">  987</a></span><span class="preprocessor">#define MIPI_DSI_LP_WR_TO_CNT_LP_WR_TO_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a568ad0d025f0f6e4c77a6654011e3160">  988</a></span><span class="preprocessor">#define MIPI_DSI_LP_WR_TO_CNT_LP_WR_TO_CNT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_LP_WR_TO_CNT_LP_WR_TO_CNT_SHIFT) &amp; MIPI_DSI_LP_WR_TO_CNT_LP_WR_TO_CNT_MASK)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad1d2048d0281ec16ca9e251f9d7dc0f5">  989</a></span><span class="preprocessor">#define MIPI_DSI_LP_WR_TO_CNT_LP_WR_TO_CNT_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_LP_WR_TO_CNT_LP_WR_TO_CNT_MASK) &gt;&gt; MIPI_DSI_LP_WR_TO_CNT_LP_WR_TO_CNT_SHIFT)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span> </div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">/* Bitfield definition for register: BTA_TO_CNT */</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">/*</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment"> * BTA_TO_CNT (RW)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment"> *</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment"> * sets the period for which dsi host keeps the link still after completing a bus turnaround.</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment"> */</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab143f8a5b7262a5dba31c177b4fad00b">  997</a></span><span class="preprocessor">#define MIPI_DSI_BTA_TO_CNT_BTA_TO_CNT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5c68ea51f15fad2d24a68ca957b25c59">  998</a></span><span class="preprocessor">#define MIPI_DSI_BTA_TO_CNT_BTA_TO_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4c0ae7b633cf64b6f0a80f131737a292">  999</a></span><span class="preprocessor">#define MIPI_DSI_BTA_TO_CNT_BTA_TO_CNT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_BTA_TO_CNT_BTA_TO_CNT_SHIFT) &amp; MIPI_DSI_BTA_TO_CNT_BTA_TO_CNT_MASK)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a02a3375685cca18e53604793f0323451"> 1000</a></span><span class="preprocessor">#define MIPI_DSI_BTA_TO_CNT_BTA_TO_CNT_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_BTA_TO_CNT_BTA_TO_CNT_MASK) &gt;&gt; MIPI_DSI_BTA_TO_CNT_BTA_TO_CNT_SHIFT)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span> </div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">/* Bitfield definition for register: SDF_3D */</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment">/*</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"> * SEND_3D_CFG (RW)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment"> *</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment"> * set the next vss packet to include 3d control payload in every vss packet</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment"> */</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7d6243bf4e159cccfa0ee9462a01ac7d"> 1008</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_SEND_3D_CFG_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8211aa5d854c3ea349ee7dd6f2bdb38c"> 1009</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_SEND_3D_CFG_SHIFT (16U)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a303dce99b32d7699f9fb6153877446fd"> 1010</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_SEND_3D_CFG_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_SDF_3D_SEND_3D_CFG_SHIFT) &amp; MIPI_DSI_SDF_3D_SEND_3D_CFG_MASK)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5072df5f720d332584575530c12db61b"> 1011</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_SEND_3D_CFG_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_SDF_3D_SEND_3D_CFG_MASK) &gt;&gt; MIPI_DSI_SDF_3D_SEND_3D_CFG_SHIFT)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span> </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">/*</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment"> * RIGHT_FIRST (RW)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment"> *</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment"> * 0x0: left eye is sent first</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment"> * 0x1:right eye is sent first</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment"> */</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8371c874c317dd57696741e1e793e2d6"> 1019</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_RIGHT_FIRST_MASK (0x20U)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9967e44676f49b70691521be63f97766"> 1020</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_RIGHT_FIRST_SHIFT (5U)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7b7c84de2c7a25eee3212029d9c9b409"> 1021</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_RIGHT_FIRST_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_SDF_3D_RIGHT_FIRST_SHIFT) &amp; MIPI_DSI_SDF_3D_RIGHT_FIRST_MASK)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6d599f8942b704735035c2069fe6dc44"> 1022</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_RIGHT_FIRST_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_SDF_3D_RIGHT_FIRST_MASK) &gt;&gt; MIPI_DSI_SDF_3D_RIGHT_FIRST_SHIFT)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span> </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment">/*</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> * SECOND_VSYNC (RW)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment"> *</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment"> * defines whether there is a second VSYNC pulse</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment"> */</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af7eaf288457b7f69516b54f559761221"> 1029</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_SECOND_VSYNC_MASK (0x10U)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6e3fa33b247d01e192701674ce692c50"> 1030</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_SECOND_VSYNC_SHIFT (4U)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af86c958eb1ab1aee97d43005eb930997"> 1031</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_SECOND_VSYNC_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_SDF_3D_SECOND_VSYNC_SHIFT) &amp; MIPI_DSI_SDF_3D_SECOND_VSYNC_MASK)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a49f55247c3d912eebb4427876f0e71ab"> 1032</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_SECOND_VSYNC_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_SDF_3D_SECOND_VSYNC_MASK) &gt;&gt; MIPI_DSI_SDF_3D_SECOND_VSYNC_SHIFT)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span> </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment">/*</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment"> * FORMAT_3D (RW)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment"> *</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment"> * defines 3D image format</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment"> */</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad8d3815dada84f8c7dc8047a7e7e17a7"> 1039</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_FORMAT_3D_MASK (0xCU)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a97dff1c326ef1aaab88e41f6cc94779f"> 1040</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_FORMAT_3D_SHIFT (2U)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa6f1cbe266a4394d0cc2c1f983d20705"> 1041</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_FORMAT_3D_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_SDF_3D_FORMAT_3D_SHIFT) &amp; MIPI_DSI_SDF_3D_FORMAT_3D_MASK)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adc3ce36c608422a6b89e5ab20de0e3e8"> 1042</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_FORMAT_3D_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_SDF_3D_FORMAT_3D_MASK) &gt;&gt; MIPI_DSI_SDF_3D_FORMAT_3D_SHIFT)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment">/*</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment"> * MODE_3D (RW)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment"> *</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment"> * defines 3D mode on/off</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment"> */</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8c5548bd37f49f7f04cdbfb9b750b727"> 1049</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_MODE_3D_MASK (0x3U)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a79e326ed8663c82bc0a0a2b32db3adde"> 1050</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_MODE_3D_SHIFT (0U)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9e2e4288faf67eb70b14bc9c8d7f13f6"> 1051</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_MODE_3D_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_SDF_3D_MODE_3D_SHIFT) &amp; MIPI_DSI_SDF_3D_MODE_3D_MASK)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a293b7d23c8ae9437711bd2dd3c0dbb60"> 1052</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_MODE_3D_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_SDF_3D_MODE_3D_MASK) &gt;&gt; MIPI_DSI_SDF_3D_MODE_3D_SHIFT)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span> </div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment">/* Bitfield definition for register: LPCLK_CTRL */</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment">/*</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment"> * AUTO_CLKLANE_CTRL (RW)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment"> *</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment"> * enables the automatic mechanism to stop providing clock in the clock lane</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment"> */</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aae9ae4401db4ebe96b16f5ca369c4871"> 1060</a></span><span class="preprocessor">#define MIPI_DSI_LPCLK_CTRL_AUTO_CLKLANE_CTRL_MASK (0x2U)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a63e4e1ab9df8cde56213afce6c0a9315"> 1061</a></span><span class="preprocessor">#define MIPI_DSI_LPCLK_CTRL_AUTO_CLKLANE_CTRL_SHIFT (1U)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a08a249992a771b4455f4db08d9b26005"> 1062</a></span><span class="preprocessor">#define MIPI_DSI_LPCLK_CTRL_AUTO_CLKLANE_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_LPCLK_CTRL_AUTO_CLKLANE_CTRL_SHIFT) &amp; MIPI_DSI_LPCLK_CTRL_AUTO_CLKLANE_CTRL_MASK)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa3f37df233a1c0bac6a836eeca40b2fc"> 1063</a></span><span class="preprocessor">#define MIPI_DSI_LPCLK_CTRL_AUTO_CLKLANE_CTRL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_LPCLK_CTRL_AUTO_CLKLANE_CTRL_MASK) &gt;&gt; MIPI_DSI_LPCLK_CTRL_AUTO_CLKLANE_CTRL_SHIFT)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span> </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">/*</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment"> * PHY_TXREQUESTCLKHS (RW)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment"> *</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment"> * controls the D-PHY PPI txrequestclkhs signal</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment"> */</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4fc21caa9c32bb27ca66c170bcd66e3d"> 1070</a></span><span class="preprocessor">#define MIPI_DSI_LPCLK_CTRL_PHY_TXREQUESTCLKHS_MASK (0x1U)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a79e7f91b1e2110897d5e44618bac7c0c"> 1071</a></span><span class="preprocessor">#define MIPI_DSI_LPCLK_CTRL_PHY_TXREQUESTCLKHS_SHIFT (0U)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6cb36ce2b085ce9c2e57683a659e7899"> 1072</a></span><span class="preprocessor">#define MIPI_DSI_LPCLK_CTRL_PHY_TXREQUESTCLKHS_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_LPCLK_CTRL_PHY_TXREQUESTCLKHS_SHIFT) &amp; MIPI_DSI_LPCLK_CTRL_PHY_TXREQUESTCLKHS_MASK)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a636ade9c4528259ee85585a2fd0e0fc1"> 1073</a></span><span class="preprocessor">#define MIPI_DSI_LPCLK_CTRL_PHY_TXREQUESTCLKHS_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_LPCLK_CTRL_PHY_TXREQUESTCLKHS_MASK) &gt;&gt; MIPI_DSI_LPCLK_CTRL_PHY_TXREQUESTCLKHS_SHIFT)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span> </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment">/* Bitfield definition for register: PHY_TMR_LPCLK_CFG */</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment">/*</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment"> * PHY_CLKHS2LP_TIME (RW)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment"> *</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment"> * configures the maximum time that the d-phy clock lane takes to go from high-speed to low-power transmission</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment"> */</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab6e9afd7a8e64aa892421d552c9ea52e"> 1081</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_MASK (0x3FF0000UL)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aba591ee5ed77d5e117971af697f63c3a"> 1082</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_SHIFT (16U)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6d8e580d84212e35e9501eda551e7820"> 1083</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_SHIFT) &amp; MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_MASK)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac782af7b73007a3d8c0420da497fb322"> 1084</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_MASK) &gt;&gt; MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKHS2LP_TIME_SHIFT)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span> </div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">/*</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment"> * PHY_CLKLP2HS_TIME (RW)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment"> *</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment"> * configures the maximum time that the d-phy clock lane takes to go from low-power to high-speed transmission</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment"> */</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a66fbc13145b51e890284f1c097dfa239"> 1091</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_MASK (0x3FFU)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9728f38b37f1fb11e0bf20961f1216e1"> 1092</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a58d805d485e75a0c0fb58aab9eaaa80b"> 1093</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_SHIFT) &amp; MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_MASK)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#add8def61c2f734c415fc3b98a7219b21"> 1094</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_MASK) &gt;&gt; MIPI_DSI_PHY_TMR_LPCLK_CFG_PHY_CLKLP2HS_TIME_SHIFT)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span> </div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment">/* Bitfield definition for register: PHY_TMR_CFG */</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment">/*</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment"> * PHY_HS2LP_TIME (RW)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment"> *</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment"> * This field configures the maximum time that the D-PHY data</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment"> * lanes take to go from high-speed to low-power transmission</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment"> * measured in lane byte clock cycles</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment"> */</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa028a9440169a23ddda0564f291714df"> 1104</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_CFG_PHY_HS2LP_TIME_MASK (0x3FF0000UL)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0b7120120447b0e67a8fa1863f95a506"> 1105</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_CFG_PHY_HS2LP_TIME_SHIFT (16U)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7db8db4d005726233e390a64f1d953d5"> 1106</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_CFG_PHY_HS2LP_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TMR_CFG_PHY_HS2LP_TIME_SHIFT) &amp; MIPI_DSI_PHY_TMR_CFG_PHY_HS2LP_TIME_MASK)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2a5e57151e915ebd84d0889a222c0c18"> 1107</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_CFG_PHY_HS2LP_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TMR_CFG_PHY_HS2LP_TIME_MASK) &gt;&gt; MIPI_DSI_PHY_TMR_CFG_PHY_HS2LP_TIME_SHIFT)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span> </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment">/*</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment"> * PHY_LP2HS_TIME (RW)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment"> *</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment"> * This field configures the maximum time that the D-PHY data</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment"> * lanes take to go from low-power to high-speed transmission</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment"> * measured in lane byte clock cycles.</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment"> */</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af3a8c11b45462e6f97e6317bf654b0e2"> 1116</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_CFG_PHY_LP2HS_TIME_MASK (0x3FFU)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acca5caa3515951fa9c9c3561523cfdc6"> 1117</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_CFG_PHY_LP2HS_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4a922020cc0214797c8796da070d30ae"> 1118</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_CFG_PHY_LP2HS_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TMR_CFG_PHY_LP2HS_TIME_SHIFT) &amp; MIPI_DSI_PHY_TMR_CFG_PHY_LP2HS_TIME_MASK)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2fd43a14576b080664f4df7e141e397e"> 1119</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_CFG_PHY_LP2HS_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TMR_CFG_PHY_LP2HS_TIME_MASK) &gt;&gt; MIPI_DSI_PHY_TMR_CFG_PHY_LP2HS_TIME_SHIFT)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span> </div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">/* Bitfield definition for register: PHY_RSTZ */</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment">/*</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment"> * PHY_FORCEPLL (RW)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment"> *</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment"> * when the d-phy is in ulps, enable the d-phy pll</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment"> */</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a10a73e907e720e089e87fa9169ec1a84"> 1127</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_FORCEPLL_MASK (0x8U)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a234079470f712f48fbbca01a361b5111"> 1128</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_FORCEPLL_SHIFT (3U)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7fa75de364aa70c7fb527cc88f676c5f"> 1129</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_FORCEPLL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_RSTZ_PHY_FORCEPLL_SHIFT) &amp; MIPI_DSI_PHY_RSTZ_PHY_FORCEPLL_MASK)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5fecbac32124acd2db2c4fc522eb62b3"> 1130</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_FORCEPLL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_RSTZ_PHY_FORCEPLL_MASK) &gt;&gt; MIPI_DSI_PHY_RSTZ_PHY_FORCEPLL_SHIFT)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span> </div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment">/*</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment"> * PHY_ENABLECLK (RW)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment"> *</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment"> * enable dphy clock lane</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment"> */</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a175ec9a6a07ed310bbc6cba36b0c094b"> 1137</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_ENABLECLK_MASK (0x4U)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a939d15fab30886ee0ec2c93a630cf97f"> 1138</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_ENABLECLK_SHIFT (2U)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a38893b94e3481e8f6a3ed2a632649adb"> 1139</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_ENABLECLK_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_RSTZ_PHY_ENABLECLK_SHIFT) &amp; MIPI_DSI_PHY_RSTZ_PHY_ENABLECLK_MASK)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a78778bb260cdea90ecc52bdd4c2a68ca"> 1140</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_ENABLECLK_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_RSTZ_PHY_ENABLECLK_MASK) &gt;&gt; MIPI_DSI_PHY_RSTZ_PHY_ENABLECLK_SHIFT)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span> </div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment">/*</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment"> * PHY_RSTZ (RW)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment"> *</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment"> * make the dphy in reset state when set to 0</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment"> */</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a645fb50deb4a11c51f424a3c250fd5bc"> 1147</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_RSTZ_MASK (0x2U)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a71e91137d2dd44f4d48e82d6757b459b"> 1148</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_RSTZ_SHIFT (1U)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4c8336b52c7988d6d637857da496cd15"> 1149</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_RSTZ_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_RSTZ_PHY_RSTZ_SHIFT) &amp; MIPI_DSI_PHY_RSTZ_PHY_RSTZ_MASK)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af329812840b87bbbd4bf68ff5682997e"> 1150</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_RSTZ_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_RSTZ_PHY_RSTZ_MASK) &gt;&gt; MIPI_DSI_PHY_RSTZ_PHY_RSTZ_SHIFT)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span> </div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">/*</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment"> * PHY_SHUTDOWNZ (RW)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment"> *</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment"> * places the dphy macro in power down mode when set to 0</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment"> */</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7043f0bbdd5bc36c9cb457b3d11156b4"> 1157</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_SHUTDOWNZ_MASK (0x1U)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a16798ae11235f9aecde9224a12d12ea4"> 1158</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_SHUTDOWNZ_SHIFT (0U)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7765a35137e3aea0452241b3628ba644"> 1159</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_SHUTDOWNZ_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_RSTZ_PHY_SHUTDOWNZ_SHIFT) &amp; MIPI_DSI_PHY_RSTZ_PHY_SHUTDOWNZ_MASK)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac84daf97f92e906c720f2a7db93a0780"> 1160</a></span><span class="preprocessor">#define MIPI_DSI_PHY_RSTZ_PHY_SHUTDOWNZ_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_RSTZ_PHY_SHUTDOWNZ_MASK) &gt;&gt; MIPI_DSI_PHY_RSTZ_PHY_SHUTDOWNZ_SHIFT)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment">/* Bitfield definition for register: PHY_IF_CFG */</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment">/*</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment"> * PHY_STOP_WAIT_TIME (RW)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment"> *</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment"> * configures the minimum time phy needs to stay in stopstate before requesting an highspeed transmission</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment"> */</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a503466b068a4b6564c48765445cfe92c"> 1168</a></span><span class="preprocessor">#define MIPI_DSI_PHY_IF_CFG_PHY_STOP_WAIT_TIME_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac43c0f267d6ef98ad8081b613928a84c"> 1169</a></span><span class="preprocessor">#define MIPI_DSI_PHY_IF_CFG_PHY_STOP_WAIT_TIME_SHIFT (8U)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1d102788786227ff70f1b7de3ca843ae"> 1170</a></span><span class="preprocessor">#define MIPI_DSI_PHY_IF_CFG_PHY_STOP_WAIT_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_IF_CFG_PHY_STOP_WAIT_TIME_SHIFT) &amp; MIPI_DSI_PHY_IF_CFG_PHY_STOP_WAIT_TIME_MASK)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa0b84c18fc622dbb10a6aa6ab7a92884"> 1171</a></span><span class="preprocessor">#define MIPI_DSI_PHY_IF_CFG_PHY_STOP_WAIT_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_IF_CFG_PHY_STOP_WAIT_TIME_MASK) &gt;&gt; MIPI_DSI_PHY_IF_CFG_PHY_STOP_WAIT_TIME_SHIFT)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment">/*</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment"> * N_LANES (RW)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment"> *</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment"> * configures the number of active data lanes</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment"> */</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1946d74649d75b229a3162a74dfdf198"> 1178</a></span><span class="preprocessor">#define MIPI_DSI_PHY_IF_CFG_N_LANES_MASK (0x3U)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac77d296368ec89ca96c67d06c5b6795f"> 1179</a></span><span class="preprocessor">#define MIPI_DSI_PHY_IF_CFG_N_LANES_SHIFT (0U)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adcdfebede5b3d95e71e7a81f9fad4753"> 1180</a></span><span class="preprocessor">#define MIPI_DSI_PHY_IF_CFG_N_LANES_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_IF_CFG_N_LANES_SHIFT) &amp; MIPI_DSI_PHY_IF_CFG_N_LANES_MASK)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9b05bf077ee6cdd71609e6d62a17be5e"> 1181</a></span><span class="preprocessor">#define MIPI_DSI_PHY_IF_CFG_N_LANES_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_IF_CFG_N_LANES_MASK) &gt;&gt; MIPI_DSI_PHY_IF_CFG_N_LANES_SHIFT)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span> </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment">/* Bitfield definition for register: PHY_ULPS_CTRL */</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment">/*</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment"> * PHY_TXEXITULPSLAN (RW)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment"> *</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment"> * ulps mode exit on all active data lanes</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment"> */</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab8728b2e782dda022e7f28ef6acbe3cc"> 1189</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSLAN_MASK (0x8U)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1f5e655e09a8ce291fa563bf1ae17678"> 1190</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSLAN_SHIFT (3U)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a88d10a63130778194055f0ac2b2c5de3"> 1191</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSLAN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSLAN_SHIFT) &amp; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSLAN_MASK)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae3b2ef55b72966fea40847bfadc8d6bd"> 1192</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSLAN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSLAN_MASK) &gt;&gt; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSLAN_SHIFT)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span> </div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment">/*</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment"> * PHY_TXREQULPSLAN (RW)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment"> *</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment"> * ulps mode request on all active data lanes</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment"> */</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4b06e7786bda956953738fa555d14e25"> 1199</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSLAN_MASK (0x4U)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a51eff0f68f0b835d20251a5d302ba0d9"> 1200</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSLAN_SHIFT (2U)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab7f443dd5a16a09143994a1f10ef7b32"> 1201</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSLAN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSLAN_SHIFT) &amp; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSLAN_MASK)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab8a2f5bd3745f218c4c2aed3a678fba6"> 1202</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSLAN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSLAN_MASK) &gt;&gt; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSLAN_SHIFT)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span> </div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment">/*</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment"> * PHY_TXEXITULPSCLK (RW)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment"> *</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment"> * ulps mode exit on clock lane</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment"> */</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a993e9ba31205d3f6a6744a8ca3ac8421"> 1209</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSCLK_MASK (0x2U)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad2f7ce2f0d87467dc4b9a49a04636b62"> 1210</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSCLK_SHIFT (1U)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7eda6c2cb6b29aae8d9ff1c9b7246645"> 1211</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSCLK_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSCLK_SHIFT) &amp; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSCLK_MASK)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1b496f7e283e3af7ecd9ebe6ca0f0f0a"> 1212</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSCLK_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSCLK_MASK) &gt;&gt; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXEXITULPSCLK_SHIFT)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span> </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment">/*</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment"> * PHY_TXREQULPSCLK (RW)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment"> *</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment"> * ulps mode request on clock lane</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment"> */</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4eda389da381002819def192201ae5a6"> 1219</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSCLK_MASK (0x1U)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a241d3777306d13425e20e36449fd1907"> 1220</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSCLK_SHIFT (0U)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae877fffbfd46ed2df591b925ad7d8937"> 1221</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSCLK_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSCLK_SHIFT) &amp; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSCLK_MASK)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5be3cb28c234f250e36c65520bd46025"> 1222</a></span><span class="preprocessor">#define MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSCLK_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSCLK_MASK) &gt;&gt; MIPI_DSI_PHY_ULPS_CTRL_PHY_TXREQULPSCLK_SHIFT)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span> </div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment">/* Bitfield definition for register: PHY_TX_TRIGGERS */</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment">/*</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment"> * PHY_TX_TRIGGERS (RW)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment"> *</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment"> * controls the trigger transmissions</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment"> */</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aea106a962d32ca616d93499990217a5a"> 1230</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TX_TRIGGERS_PHY_TX_TRIGGERS_MASK (0xFU)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a77f3c48578af598616e305f8ef8df0bb"> 1231</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TX_TRIGGERS_PHY_TX_TRIGGERS_SHIFT (0U)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a38f3c9bca8491ec470ce89813c6df293"> 1232</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TX_TRIGGERS_PHY_TX_TRIGGERS_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TX_TRIGGERS_PHY_TX_TRIGGERS_SHIFT) &amp; MIPI_DSI_PHY_TX_TRIGGERS_PHY_TX_TRIGGERS_MASK)</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adc7eac7db3ddff2c312f518ca1ebe498"> 1233</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TX_TRIGGERS_PHY_TX_TRIGGERS_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TX_TRIGGERS_PHY_TX_TRIGGERS_MASK) &gt;&gt; MIPI_DSI_PHY_TX_TRIGGERS_PHY_TX_TRIGGERS_SHIFT)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span> </div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment">/* Bitfield definition for register: PHY_STATUS */</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment">/*</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment"> * PHY_ULPSACTIVENOT3LANE (R)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment"> *</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment"> * indicates the status of ulpsactivenot3lane d-phy signal</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment"> */</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a73153c2180ddd103494b916916060255"> 1241</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT3LANE_MASK (0x1000U)</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6285a54ea27c0b2d821095534c594ed9"> 1242</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT3LANE_SHIFT (12U)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0fad3a815c92d708807c5f502ae67728"> 1243</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT3LANE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT3LANE_MASK) &gt;&gt; MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT3LANE_SHIFT)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span> </div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="comment">/*</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="comment"> * PHY_STOPSTATE3LANE (R)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="comment"> *</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment"> * This bit indicates the status of phystopstate3lane D-PHY</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment"> * signal.</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment"> */</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1fdb6b435142d935ee30430b82ea8a0e"> 1251</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_STOPSTATE3LANE_MASK (0x800U)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af7c66c35ca9d3be40a1d6f8a0aa4195c"> 1252</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_STOPSTATE3LANE_SHIFT (11U)</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a341a2c752f1e5728cb51f7a5fde4af11"> 1253</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_STOPSTATE3LANE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_STATUS_PHY_STOPSTATE3LANE_MASK) &gt;&gt; MIPI_DSI_PHY_STATUS_PHY_STOPSTATE3LANE_SHIFT)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span> </div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment">/*</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment"> * PHY_ULPSACTIVENOT2LANE (R)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="comment"> *</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment"> * This bit indicates the status of ulpsactivenot2lane D-PHY</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment"> * signa</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment"> */</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae801f88ffedc049b218d19470e0fdfb7"> 1261</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT2LANE_MASK (0x400U)</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a03acc543296ad4c71ccb7dd7f7aa996a"> 1262</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT2LANE_SHIFT (10U)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7400a72019f2d1e1e4c4357606010bbe"> 1263</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT2LANE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT2LANE_MASK) &gt;&gt; MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT2LANE_SHIFT)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span> </div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment">/*</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment"> * PHY_STOPSTATE2LANE (R)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment"> *</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment"> * This bit indicates the status of phystopstate2lane D-PHY</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment"> * signal</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment"> */</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a514f59a69c4d6f66413bd3478032aa5f"> 1271</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_STOPSTATE2LANE_MASK (0x200U)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adf16bde46da679244f6f7a54a473bf36"> 1272</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_STOPSTATE2LANE_SHIFT (9U)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a55624903921aec88ed1d0876f333395e"> 1273</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_STOPSTATE2LANE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_STATUS_PHY_STOPSTATE2LANE_MASK) &gt;&gt; MIPI_DSI_PHY_STATUS_PHY_STOPSTATE2LANE_SHIFT)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span> </div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment">/*</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment"> * PHY_ULPSACTIVENOT1LANE (R)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment"> *</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment"> * This bit indicates the status of ulpsactivenot1lane D-PHY</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment"> * signal</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment"> */</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adeb50e911e2f56cb7c6b7ec9beb59094"> 1281</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT1LANE_MASK (0x100U)</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aebc49e370d6c41baa81d69bef367bba2"> 1282</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT1LANE_SHIFT (8U)</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a306b3ac8a1d07d652df5ce2d32527e15"> 1283</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT1LANE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT1LANE_MASK) &gt;&gt; MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT1LANE_SHIFT)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span> </div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment">/*</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment"> * PHY_STOPSTATE1LANE (R)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment"> *</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment"> * This bit indicates the status of phystopstate1lane D-PHY</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment"> * signal</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment"> */</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6ce66349d968546f2d07ba4ba65448e7"> 1291</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_STOPSTATE1LANE_MASK (0x80U)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7b9585b9beec02dc6037e1f503364ffe"> 1292</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_STOPSTATE1LANE_SHIFT (7U)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8a6aaf89bb062149e3971b9ed67cebba"> 1293</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_STOPSTATE1LANE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_STATUS_PHY_STOPSTATE1LANE_MASK) &gt;&gt; MIPI_DSI_PHY_STATUS_PHY_STOPSTATE1LANE_SHIFT)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span> </div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment">/*</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment"> * PHY_RXULPSESC0LANE (R)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment"> *</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment"> * This bit indicates the status of rxulpsesc0lane D-PHY signa</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment"> */</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5290900a1353b48382481f12daa0e855"> 1300</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_RXULPSESC0LANE_MASK (0x40U)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aff4ab9b0889528db96bcd9738d3b4239"> 1301</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_RXULPSESC0LANE_SHIFT (6U)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adae53d73a4745bcf9900484665b2db0c"> 1302</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_RXULPSESC0LANE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_STATUS_PHY_RXULPSESC0LANE_MASK) &gt;&gt; MIPI_DSI_PHY_STATUS_PHY_RXULPSESC0LANE_SHIFT)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span> </div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment">/*</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment"> * PHY_ULPSACTIVENOT0LANE (R)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment"> *</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment"> * This bit indicates the status of ulpsactivenot0lane D-PHY</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment"> * signal</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment"> */</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a227f054aa1ac53efe2ba2c9a8319023a"> 1310</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT0LANE_MASK (0x20U)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aefa39ec853c6de9656bc2ef686f360e7"> 1311</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT0LANE_SHIFT (5U)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9cfa43df0f28272b8d3f0de8676e1401"> 1312</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT0LANE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT0LANE_MASK) &gt;&gt; MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOT0LANE_SHIFT)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span> </div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment">/*</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment"> * PHY_STOPSTATE0LANE (R)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment"> *</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment"> * This bit indicates the status of phystopstate0lane D-PHY</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment"> * signal</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment"> */</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3f36b488e6693c9dbed26dcf0d736e00"> 1320</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_STOPSTATE0LANE_MASK (0x10U)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aefdfdc3e8b45db57ef0527cac74b33b1"> 1321</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_STOPSTATE0LANE_SHIFT (4U)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aed03473cce3adcd7843c8eb527906b47"> 1322</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_STOPSTATE0LANE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_STATUS_PHY_STOPSTATE0LANE_MASK) &gt;&gt; MIPI_DSI_PHY_STATUS_PHY_STOPSTATE0LANE_SHIFT)</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span> </div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment">/*</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment"> * PHY_ULPSACTIVENOTCLK (R)</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment"> *</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment"> * This bit indicates the status of phyulpsactivenotclk D-PHY</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment"> * signal</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment"> */</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a14168af21fd57dfd495f5015deb25c7d"> 1330</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOTCLK_MASK (0x8U)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a82565ab69cd6f1d74de621d6ef4d669b"> 1331</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOTCLK_SHIFT (3U)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8e896334105d4d2286fc58e9ec111d97"> 1332</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOTCLK_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOTCLK_MASK) &gt;&gt; MIPI_DSI_PHY_STATUS_PHY_ULPSACTIVENOTCLK_SHIFT)</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span> </div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment">/*</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment"> * PHY_STOPSTATECLKLANE (R)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="comment"> *</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="comment"> * This bit indicates the status of phystopstateclklane D-PHY</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment"> * signal</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment"> */</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9b53576610abaf2ae435ddac77a76d4a"> 1340</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_STOPSTATECLKLANE_MASK (0x4U)</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a27e93778910d477ea7b85226e13c3932"> 1341</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_STOPSTATECLKLANE_SHIFT (2U)</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af313961173d368ca4250826032cb1300"> 1342</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_STOPSTATECLKLANE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_STATUS_PHY_STOPSTATECLKLANE_MASK) &gt;&gt; MIPI_DSI_PHY_STATUS_PHY_STOPSTATECLKLANE_SHIFT)</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span> </div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment">/*</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment"> * PHY_DIRECTION (R)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment"> *</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment"> * This bit indicates the status of phydirection D-PHY signal</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment"> */</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8678940e6473d473be8d2692cbb09616"> 1349</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_DIRECTION_MASK (0x2U)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5b218c15e18cf80f9027c21ac66d64cc"> 1350</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_DIRECTION_SHIFT (1U)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ade836e360ea389b45cb6ae06eb149460"> 1351</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_DIRECTION_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_STATUS_PHY_DIRECTION_MASK) &gt;&gt; MIPI_DSI_PHY_STATUS_PHY_DIRECTION_SHIFT)</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment">/*</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment"> * PHY_LOCK (R)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment"> *</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment"> * This bit indicates the status of phylock D-PHY signal</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment"> */</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4461781b072fea8a46a1e21f09213370"> 1358</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_LOCK_MASK (0x1U)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7664d0d918dbe1db8492e751e644eec1"> 1359</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_LOCK_SHIFT (0U)</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9f6e7fc734d5f2f7fd9839ae3d0212fe"> 1360</a></span><span class="preprocessor">#define MIPI_DSI_PHY_STATUS_PHY_LOCK_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_STATUS_PHY_LOCK_MASK) &gt;&gt; MIPI_DSI_PHY_STATUS_PHY_LOCK_SHIFT)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span> </div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment">/* Bitfield definition for register: PHY_TST_CTRL0 */</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="comment">/*</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="comment"> * PHY_TESTCLK (RW)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment"> *</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment"> * reserve</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment"> */</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac8f8a4c6135347bd0614c6802ebee1a6"> 1368</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLK_MASK (0x2U)</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a730da96d5d77c9da78716f0c77f6c7b3"> 1369</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLK_SHIFT (1U)</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a538b07d8fecaacda5210247bfd59092b"> 1370</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLK_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLK_SHIFT) &amp; MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLK_MASK)</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2c8bd42d46ce778efb7fa777e596b43b"> 1371</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLK_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLK_MASK) &gt;&gt; MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLK_SHIFT)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span> </div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment">/*</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="comment"> * PHY_TESTCLR (RW)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="comment"> *</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="comment"> * reserve</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment"> */</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae6ac214591cb41941ee76a727f42070e"> 1378</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLR_MASK (0x1U)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2c41093363c083f75324bf200cf3345b"> 1379</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLR_SHIFT (0U)</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a45cc23676158c86da1f671d178794e5d"> 1380</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLR_SHIFT) &amp; MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLR_MASK)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a240ec8fd80aa5326c195452f6964b76b"> 1381</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLR_MASK) &gt;&gt; MIPI_DSI_PHY_TST_CTRL0_PHY_TESTCLR_SHIFT)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span> </div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment">/* Bitfield definition for register: PHY_TST_CTRL1 */</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment">/*</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment"> * PHY_TESTEN (RW)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment"> *</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment"> * reserve</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment"> */</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac1af4c6fd032986a62c684f051a49ec9"> 1389</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL1_PHY_TESTEN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4b4b4e6a3f6afad9b2bc91ca8d645850"> 1390</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL1_PHY_TESTEN_SHIFT (16U)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad1e060384929721e126003f180fe0cee"> 1391</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL1_PHY_TESTEN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TST_CTRL1_PHY_TESTEN_SHIFT) &amp; MIPI_DSI_PHY_TST_CTRL1_PHY_TESTEN_MASK)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af087e3dcd06062c98dfd1e1a67e0fcac"> 1392</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL1_PHY_TESTEN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TST_CTRL1_PHY_TESTEN_MASK) &gt;&gt; MIPI_DSI_PHY_TST_CTRL1_PHY_TESTEN_SHIFT)</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span> </div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment">/*</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment"> * PHY_TESTDOUT (R)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="comment"> *</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment"> * reserve</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment"> */</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6b051319f493d4c627d28779d0caa9fb"> 1399</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL1_PHY_TESTDOUT_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a14e31da22b938fcb55c6e3ae2e80a93c"> 1400</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL1_PHY_TESTDOUT_SHIFT (8U)</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a068db2c40fe29b935f50db8fe471d148"> 1401</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL1_PHY_TESTDOUT_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TST_CTRL1_PHY_TESTDOUT_MASK) &gt;&gt; MIPI_DSI_PHY_TST_CTRL1_PHY_TESTDOUT_SHIFT)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment">/*</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment"> * PHY_TESTDIN (RW)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment"> *</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment"> * reserve</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment"> */</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a64d14785edb3678baf2892e9b5d747a4"> 1408</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL1_PHY_TESTDIN_MASK (0xFFU)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#afd0a05a2b6faf77d5ae7650a698936f3"> 1409</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL1_PHY_TESTDIN_SHIFT (0U)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af0d87fb5853571b39ab4bd4600a3b448"> 1410</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL1_PHY_TESTDIN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TST_CTRL1_PHY_TESTDIN_SHIFT) &amp; MIPI_DSI_PHY_TST_CTRL1_PHY_TESTDIN_MASK)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adf28e6e943f5cbedc395f4ec961da0a7"> 1411</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TST_CTRL1_PHY_TESTDIN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TST_CTRL1_PHY_TESTDIN_MASK) &gt;&gt; MIPI_DSI_PHY_TST_CTRL1_PHY_TESTDIN_SHIFT)</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span> </div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment">/* Bitfield definition for register: INT_ST0 */</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment">/*</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment"> * DPHY_ERRORS_4 (R)</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment"> *</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment"> * indicates LP1 contention error ErrContentionLP1 from lane0</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="comment"> */</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5099e5b003eac6502acccd3b17a1878d"> 1419</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_DPHY_ERRORS_4_MASK (0x100000UL)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0ee36c6d7b7bcf1d11d4a8a61696a143"> 1420</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_DPHY_ERRORS_4_SHIFT (20U)</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a012adb54735ac42d916d31a82223e733"> 1421</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_DPHY_ERRORS_4_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_DPHY_ERRORS_4_MASK) &gt;&gt; MIPI_DSI_INT_ST0_DPHY_ERRORS_4_SHIFT)</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span> </div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment">/*</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment"> * DPHY_ERRORS_3 (R)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment"> *</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment"> * indicates LP0 contention error ErrContentionLP0 from lane0</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment"> */</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9963fff321f1e79ee948ace184118af5"> 1428</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_DPHY_ERRORS_3_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a688052473872bc65c29a085eb7339c48"> 1429</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_DPHY_ERRORS_3_SHIFT (19U)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acb068832efbb89f3490a2d98c7f38b99"> 1430</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_DPHY_ERRORS_3_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_DPHY_ERRORS_3_MASK) &gt;&gt; MIPI_DSI_INT_ST0_DPHY_ERRORS_3_SHIFT)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span> </div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment">/*</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment"> * DPHY_ERRORS_2 (R)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment"> *</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment"> * indicates control error ErrControl from lane0</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment"> */</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a89b6e8c77b69c6630bb2c526fe7862e3"> 1437</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_DPHY_ERRORS_2_MASK (0x40000UL)</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1b8fd06167159a11280462f2d920759c"> 1438</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_DPHY_ERRORS_2_SHIFT (18U)</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aaa44c0b64d2c721b1871f12befd2735f"> 1439</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_DPHY_ERRORS_2_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_DPHY_ERRORS_2_MASK) &gt;&gt; MIPI_DSI_INT_ST0_DPHY_ERRORS_2_SHIFT)</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span> </div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">/*</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment"> * DPHY_ERRORS_1 (R)</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="comment"> *</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="comment"> * indicates ErrSyncEsc low-power data transmission synchronization error from lane 0</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="comment"> */</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad3ba3e645290104c49a6524f3e679c40"> 1446</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_DPHY_ERRORS_1_MASK (0x20000UL)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1b7ec69fb63de91b79978189c73b8732"> 1447</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_DPHY_ERRORS_1_SHIFT (17U)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a921c7ff3142232ab1ddab986ce81b775"> 1448</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_DPHY_ERRORS_1_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_DPHY_ERRORS_1_MASK) &gt;&gt; MIPI_DSI_INT_ST0_DPHY_ERRORS_1_SHIFT)</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span> </div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="comment">/*</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment"> * DPHY_ERRORS_0 (R)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="comment"> *</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment"> * indicates ErrEsc escape entry error from lane0</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="comment"> */</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a20241691f98801165d3eacf879e9c536"> 1455</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_DPHY_ERRORS_0_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0b888c360157cf9d52795676b9f4e062"> 1456</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_DPHY_ERRORS_0_SHIFT (16U)</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa1a39568e5e8c6717855c8b8eb25c373"> 1457</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_DPHY_ERRORS_0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_DPHY_ERRORS_0_MASK) &gt;&gt; MIPI_DSI_INT_ST0_DPHY_ERRORS_0_SHIFT)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span> </div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment">/*</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment"> * ACK_WITH_ERR_15 (R)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment"> *</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment"> * retrives the DSI protocal violation from the acknowledge error report</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment"> */</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa6d43c4f0d34954981ba41be2c17fdb0"> 1464</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_15_MASK (0x8000U)</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae2b3b5952a21beae7ac7313f2cbf87db"> 1465</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_15_SHIFT (15U)</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1c8ed6a75ea0c9280f9db475e39682d6"> 1466</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_15_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR_15_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR_15_SHIFT)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span> </div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment">/*</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment"> * ACK_WITH_ERR_14 (R)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment"> *</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="comment"> * retrives the reserved from the acknowledge error report</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment"> */</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a919a04cf3ec9b29e7a8eb9f26bb5c502"> 1473</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_14_MASK (0x4000U)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa276dba8621230e6b5254ffc286f3193"> 1474</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_14_SHIFT (14U)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abd4ebe9349993654b922d5bb61c23a34"> 1475</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_14_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR_14_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR_14_SHIFT)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span> </div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment">/*</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment"> * ACK_WITH_ERR_13 (R)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment"> *</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="comment"> * retrives the invalid transmission length from the acknowledge error report</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment"> */</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3c0f122f8734078ffa15c2dcab18b9d3"> 1482</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_13_MASK (0x2000U)</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8479818e09615872ed6564b5b48c6453"> 1483</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_13_SHIFT (13U)</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a473f126c13855e22d08a17626d3038f8"> 1484</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_13_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR_13_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR_13_SHIFT)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span> </div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment">/*</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment"> * ACK_WITH_ERR_12 (R)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment"> *</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment"> * retrieves the dsi vc id invalid from the acknowledge error report</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="comment"> */</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a111375ea283c566dac91606611d2a740"> 1491</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_12_MASK (0x1000U)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a68ba487a3bc2b2636a641043075fb028"> 1492</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_12_SHIFT (12U)</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a16109c496a21a19f08bdf578fde993f2"> 1493</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_12_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR_12_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR_12_SHIFT)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span> </div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="comment">/*</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment"> * ACK_WITH_ERR_11 (R)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment"> *</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment"> * retrives the not recongnized dsi data type from the acknowledge error report</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment"> */</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7e1454044620a0e98c44aa5e6ccbfb1b"> 1500</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_11_MASK (0x800U)</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6d88e2bb8930a4ff7b5f9107a03ed046"> 1501</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_11_SHIFT (11U)</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7e83033f81c5d6a91065cc6db94f4fdc"> 1502</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_11_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR_11_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR_11_SHIFT)</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span> </div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment">/*</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="comment"> * ACK_WITH_ERR_10 (R)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="comment"> *</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment"> * retrives the checksum error from the acknowledge error report</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment"> */</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3d6fb3a29dc72e8f505b893e280e3662"> 1509</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_10_MASK (0x400U)</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1e73add24c6774fe5ab675dec7aac08c"> 1510</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_10_SHIFT (10U)</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad5cfce481f6fc69a9e7d1c45479809fc"> 1511</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_10_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR_10_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR_10_SHIFT)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span> </div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment">/*</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment"> * ACK_WITH_ERR_9 (R)</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment"> *</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="comment"> * retrives the ECC error multi-bit from the acknowledge error report</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="comment"> */</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a54f43bdc457637e330a9685c264e36d5"> 1518</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_9_MASK (0x200U)</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8884a96c71ad922888e40f30303d7734"> 1519</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_9_SHIFT (9U)</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a30d015ab16c1c40539c5f480d38c65ba"> 1520</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR_9_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR_9_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR_9_SHIFT)</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span> </div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment">/*</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment"> * ACK_WITH_ERR8 (R)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment"> *</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment"> * retrives the ecc error sigle-bit from the acknowledge error report</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment"> */</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a08b88f21a015fec8b04517534d17496a"> 1527</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR8_MASK (0x100U)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9351cbd58300bc6570bb7f7ece42d823"> 1528</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR8_SHIFT (8U)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abf02de8f8f1142d75b349b37658e53c8"> 1529</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR8_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR8_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR8_SHIFT)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span> </div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="comment">/*</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment"> * ACK_WITH_ERR7 (R)</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment"> *</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment"> * retrieves the reserved from the acknowledge error report</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment"> */</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae8f55cd0656c321020b5f71a5be89fc9"> 1536</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR7_MASK (0x80U)</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2b8d0e3f1008233a5d346bd6daaf1d39"> 1537</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR7_SHIFT (7U)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a19f3f3d56cfc35b1eee64cb6de3ef057"> 1538</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR7_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR7_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR7_SHIFT)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span> </div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="comment">/*</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="comment"> * ACK_WITH_ERR6 (R)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="comment"> *</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="comment"> * retrieves the false control error fro the acknowledge error report</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="comment"> */</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad35f6580b21ad51b5f43db78540520b2"> 1545</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR6_MASK (0x40U)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad90990cc496f19fe649c24b124325c0a"> 1546</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR6_SHIFT (6U)</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a69689013062e3d1b087a08fa41d9911f"> 1547</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR6_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR6_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR6_SHIFT)</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span> </div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment">/*</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment"> * ACK_WITH_ERR5 (R)</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="comment"> *</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="comment"> * retrives the peripheral timeout error from the acknowledge error report</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="comment"> */</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab3552ae74700e42c4542b1e3f8572261"> 1554</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR5_MASK (0x20U)</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a83d8c5c48712f7044e83c1155c993f3f"> 1555</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR5_SHIFT (5U)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aca8c73e5e38c20b6085d0e05d72f6102"> 1556</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR5_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR5_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR5_SHIFT)</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span> </div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment">/*</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment"> * ACK_WITH_ERR4 (R)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment"> *</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment"> * retrives the LP transmit sync error from the acknowledge error report</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="comment"> */</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad422cde2547900b3dc1aabb5438d074c"> 1563</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR4_MASK (0x10U)</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af3fce23b7a9c8b702c7287ba30683c47"> 1564</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR4_SHIFT (4U)</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a106d041e3ae9021a7180b3bdffbb5d6d"> 1565</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR4_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR4_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR4_SHIFT)</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span> </div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="comment">/*</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="comment"> * ACK_WITH_ERR3 (R)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="comment"> *</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="comment"> * retrives the Escap mode entry command error from the acknowledge error report</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="comment"> */</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#afd158e87c596431b0ecdbb0e05c43d52"> 1572</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR3_MASK (0x8U)</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a43da07b12902cde33f874a98b93cbefc"> 1573</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR3_SHIFT (3U)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a40359d0ab8b80617fd45fd72b0fb869c"> 1574</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR3_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR3_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR3_SHIFT)</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span> </div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="comment">/*</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment"> * ACK_WITH_ERR2 (R)</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment"> *</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment"> * retrives the EoT sync error from the acknowledge error report</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment"> */</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a989066070981f4d5c274ef5dcad6636b"> 1581</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR2_MASK (0x4U)</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a15bcf19eac1adbc529cb701aba4110f4"> 1582</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR2_SHIFT (2U)</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aba191337153b89a66acdd7a53b8c90fe"> 1583</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR2_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR2_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR2_SHIFT)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span> </div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment">/*</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="comment"> * ACK_WITH_ERR1 (R)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="comment"> *</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="comment"> * retrives the SoT sync error from the acknowledge error report</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="comment"> */</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab3e9baa4377c47f9b97eb5da9e15c24f"> 1590</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR1_MASK (0x2U)</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af94726a02583fa89912990164c632645"> 1591</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR1_SHIFT (1U)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a184d4b17a7775821d17e387fe6450b42"> 1592</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR1_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR1_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR1_SHIFT)</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span> </div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment">/*</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment"> * ACK_WITH_ERR0 (R)</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment"> *</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment"> * retrives the SoT serror from the acknowledge error report</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment"> */</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a751c7c11d03a6a46158476967aaa24a3"> 1599</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR0_MASK (0x1U)</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa41f76e376126d7304a3367287249a93"> 1600</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR0_SHIFT (0U)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0347ecb78ed430c86e44fed0f7af6431"> 1601</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST0_ACK_WITH_ERR0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST0_ACK_WITH_ERR0_MASK) &gt;&gt; MIPI_DSI_INT_ST0_ACK_WITH_ERR0_SHIFT)</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span> </div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="comment">/* Bitfield definition for register: INT_ST1 */</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment">/*</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment"> * TEAR_REQUEST_ERR (R)</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment"> *</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment"> * indicates tear_request has occurred but tear effect is not active in dsi host and device</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment"> */</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a492cf46eb7005508e163fa9ec3fb6a85"> 1609</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_TEAR_REQUEST_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7590c02da538661e8c7b1b8e4c509bd0"> 1610</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_TEAR_REQUEST_ERR_SHIFT (20U)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad3392c9cd77d5b22a29bddfc9192b5a4"> 1611</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_TEAR_REQUEST_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST1_TEAR_REQUEST_ERR_MASK) &gt;&gt; MIPI_DSI_INT_ST1_TEAR_REQUEST_ERR_SHIFT)</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span> </div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="comment">/*</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment"> * DPI_BUFF_PLD_UNDER (R)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment"> *</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment"> * indicates an underflow when reading payload to build dsi packet for video mode</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment"> */</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aedf1a6f8b823b42538589318f1cd4669"> 1618</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_DPI_BUFF_PLD_UNDER_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3c7fd4242bfcffe3ff277e176d8c88e3"> 1619</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_DPI_BUFF_PLD_UNDER_SHIFT (19U)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a31882457c08231e66ebaf457c2859156"> 1620</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_DPI_BUFF_PLD_UNDER_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST1_DPI_BUFF_PLD_UNDER_MASK) &gt;&gt; MIPI_DSI_INT_ST1_DPI_BUFF_PLD_UNDER_SHIFT)</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span> </div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment">/*</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="comment"> * GEN_PLD_RECEV_ERR (R)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment"> *</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment"> * indicates that during a generic interface packet read back, the payload FIFO full</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment"> */</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a05b4c1d84244b0bd2c4ab7457152564f"> 1627</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_GEN_PLD_RECEV_ERR_MASK (0x1000U)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a68f70195c709eeb9800379cdf834da37"> 1628</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_GEN_PLD_RECEV_ERR_SHIFT (12U)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3edabd0fd6409426a78ea6daaec57025"> 1629</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_GEN_PLD_RECEV_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST1_GEN_PLD_RECEV_ERR_MASK) &gt;&gt; MIPI_DSI_INT_ST1_GEN_PLD_RECEV_ERR_SHIFT)</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span> </div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment">/*</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment"> * GEN_PLD_RD_ERR (R)</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment"> *</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment"> * indicates that during a DCS read data, the payload FIFO becomes empty</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="comment"> */</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a097c2b8c6d7515fa9a46d8c5dca42bb0"> 1636</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_GEN_PLD_RD_ERR_MASK (0x800U)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6979ee757ed75eebe0f68221803be9b5"> 1637</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_GEN_PLD_RD_ERR_SHIFT (11U)</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2eb6de7cd8e0894e210b174d9cf1ffcd"> 1638</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_GEN_PLD_RD_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST1_GEN_PLD_RD_ERR_MASK) &gt;&gt; MIPI_DSI_INT_ST1_GEN_PLD_RD_ERR_SHIFT)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span> </div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="comment">/*</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment"> * GEN_PLD_SEND_ERR (R)</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment"> *</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment"> * indicates the payload FIFO become empty when packet build</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment"> */</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad16d898170002b11b7a96dc509689d1b"> 1645</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_GEN_PLD_SEND_ERR_MASK (0x400U)</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae1b4e5d4a71a02ab1f627a306664c96f"> 1646</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_GEN_PLD_SEND_ERR_SHIFT (10U)</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8749c366582e267254dc81c4873aed71"> 1647</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_GEN_PLD_SEND_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST1_GEN_PLD_SEND_ERR_MASK) &gt;&gt; MIPI_DSI_INT_ST1_GEN_PLD_SEND_ERR_SHIFT)</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span> </div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="comment">/*</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="comment"> * GEN_PLD_WR_ERR (R)</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="comment"> *</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="comment"> * indicates the system tried to write a payload and FIFO is full</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment"> */</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac6408632ebef9e5a56f2b726efa9d579"> 1654</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_GEN_PLD_WR_ERR_MASK (0x200U)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ada4f4bf068eabaa531bbf4b298ae360d"> 1655</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_GEN_PLD_WR_ERR_SHIFT (9U)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1c0058af7b347f86923f07d635820569"> 1656</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_GEN_PLD_WR_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST1_GEN_PLD_WR_ERR_MASK) &gt;&gt; MIPI_DSI_INT_ST1_GEN_PLD_WR_ERR_SHIFT)</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span> </div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment">/*</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="comment"> * GEN_CMD_WR_ERR (R)</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment"> *</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment"> * indicates the system tried to write a command and FIFO is full</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="comment"> */</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a321b65a3d9a6ea77eedd1d2b5d22e2e7"> 1663</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_GEN_CMD_WR_ERR_MASK (0x100U)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a03c455f7428e2957d8ad8d5459c85df5"> 1664</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_GEN_CMD_WR_ERR_SHIFT (8U)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a26152d899dc4cb6e5a8f230821bbe10b"> 1665</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_GEN_CMD_WR_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST1_GEN_CMD_WR_ERR_MASK) &gt;&gt; MIPI_DSI_INT_ST1_GEN_CMD_WR_ERR_SHIFT)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span> </div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment">/*</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment"> * DPI_BPLD_WR_ERR (R)</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment"> *</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment"> * indicates the payload FIFO is full during a DPI pixel line storage</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment"> */</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a36c2b350ea755efe78602febf82b5170"> 1672</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_DPI_BPLD_WR_ERR_MASK (0x80U)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae8a79a334bc1151a10a1512c86a1623b"> 1673</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_DPI_BPLD_WR_ERR_SHIFT (7U)</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad62e19ad92a14241a1de5c789cab1b3f"> 1674</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_DPI_BPLD_WR_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST1_DPI_BPLD_WR_ERR_MASK) &gt;&gt; MIPI_DSI_INT_ST1_DPI_BPLD_WR_ERR_SHIFT)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span> </div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="comment">/*</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment"> * EOPT_ERR (R)</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="comment"> *</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="comment"> * indicates that the EoTp packet has not been received at the end of the incoming peripheral transmission</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="comment"> */</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aecba69a7b79175911dc60b0397a3eb26"> 1681</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_EOPT_ERR_MASK (0x40U)</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac249415cdb8108bf5bcd8220e6f253dc"> 1682</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_EOPT_ERR_SHIFT (6U)</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abd32f6fef19b6d4ef7f057985ebbc121"> 1683</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_EOPT_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST1_EOPT_ERR_MASK) &gt;&gt; MIPI_DSI_INT_ST1_EOPT_ERR_SHIFT)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span> </div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="comment">/*</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="comment"> * PKT_SIZE_ERR (R)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="comment"> *</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="comment"> * indicates that the packet size error has been detected during the packet reception</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment"> */</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a883868e829481525f245e73e0e4831c4"> 1690</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_PKT_SIZE_ERR_MASK (0x20U)</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6ad475917fda8a20c8352197246c8d6e"> 1691</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_PKT_SIZE_ERR_SHIFT (5U)</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a096a5e7f1c3a37bccf690ece53c89aa5"> 1692</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_PKT_SIZE_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST1_PKT_SIZE_ERR_MASK) &gt;&gt; MIPI_DSI_INT_ST1_PKT_SIZE_ERR_SHIFT)</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span> </div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="comment">/*</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="comment"> * CRC_ERR (R)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="comment"> *</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="comment"> * indicates that the CRC error has been detected in the reveived packet payload</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="comment"> */</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac99a9469e7bc3b9dcfdff1b3228c318e"> 1699</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_CRC_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7ccac2a1b7928e71eca8f58a04e7c3d0"> 1700</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_CRC_ERR_SHIFT (4U)</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab416612179d41ee8069ec823b9c978a1"> 1701</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_CRC_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST1_CRC_ERR_MASK) &gt;&gt; MIPI_DSI_INT_ST1_CRC_ERR_SHIFT)</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span> </div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="comment">/*</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment"> * ECC_MULTI_ERR (R)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment"> *</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment"> * indicates that the ECC multiple error has been detected in a revieved packet</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment"> */</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af106579bee3c0ba396cf5d5fb09fe75e"> 1708</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_ECC_MULTI_ERR_MASK (0x8U)</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8155ea4f3159f32b42f8b653b7c1840e"> 1709</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_ECC_MULTI_ERR_SHIFT (3U)</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a185ad0a94e8aaaa9cbeaf4b022d366c5"> 1710</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_ECC_MULTI_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST1_ECC_MULTI_ERR_MASK) &gt;&gt; MIPI_DSI_INT_ST1_ECC_MULTI_ERR_SHIFT)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span> </div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="comment">/*</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="comment"> * ECC_SIGLE_ERR (R)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="comment"> *</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="comment"> * indicates that the ECC single error has been detected and corrected in a reveived packet</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="comment"> */</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acbd6912ac3cc6c48783be29df8d406a1"> 1717</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_ECC_SIGLE_ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa2573b8b4a311ec59497522d46d8ea30"> 1718</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_ECC_SIGLE_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1cf8fa21465b964ba4a7182589402ee5"> 1719</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_ECC_SIGLE_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST1_ECC_SIGLE_ERR_MASK) &gt;&gt; MIPI_DSI_INT_ST1_ECC_SIGLE_ERR_SHIFT)</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span> </div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="comment">/*</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="comment"> * TO_LP_TX (R)</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment"> *</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment"> * indicates that the low-power reception timeout counter reached the end and contention has been detected</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment"> */</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a59047952ecd93a71f0b4ae09664ef727"> 1726</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_TO_LP_TX_MASK (0x2U)</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5e7bc5b4139ed62672e67410ccd4909b"> 1727</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_TO_LP_TX_SHIFT (1U)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adf60123df8041c110a8feced04a9d9ea"> 1728</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_TO_LP_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST1_TO_LP_TX_MASK) &gt;&gt; MIPI_DSI_INT_ST1_TO_LP_TX_SHIFT)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span> </div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="comment">/*</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="comment"> * TO_HS_TX (R)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="comment"> *</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="comment"> * indicates that the high-speed transmission timeout counter reached the end and contention has been detected</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment"> */</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5793f8d9a4bb14c1a7da4761eae38ca9"> 1735</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_TO_HS_TX_MASK (0x1U)</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a119861cb622eeb33b72ccb68a8ff03ff"> 1736</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_TO_HS_TX_SHIFT (0U)</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a18c5a71689ba58b5ffc3f34062b328cd"> 1737</a></span><span class="preprocessor">#define MIPI_DSI_INT_ST1_TO_HS_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_ST1_TO_HS_TX_MASK) &gt;&gt; MIPI_DSI_INT_ST1_TO_HS_TX_SHIFT)</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span> </div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment">/* Bitfield definition for register: INT_MSK0 */</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment">/*</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment"> * MASK_DPHY_ERRORS_4 (RW)</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment"> *</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment"> * disable LP1 contention error ErrContentionLP1 from lane0</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="comment"> */</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8be2388c488a5993bacb81725f3f93c7"> 1745</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_4_MASK (0x100000UL)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a23185961a9ea600e8c01a9effdd3083e"> 1746</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_4_SHIFT (20U)</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac062c1c90ddd00943cb2fb5931c01fb6"> 1747</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_4_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_4_MASK)</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6b03599e3261fd5cbb76d8f9ae3280da"> 1748</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_4_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_4_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_4_SHIFT)</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span> </div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment">/*</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment"> * MASK_DPHY_ERRORS_3 (RW)</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment"> *</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="comment"> * disable LP0 contention error ErrContentionLP0 from lane0</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="comment"> */</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a67ef7b2b607abf2301f593df4f389124"> 1755</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_3_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abef8870c2b35d8a2a785fac6d01230ba"> 1756</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_3_SHIFT (19U)</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3d24ff896a4e519b99e55e71a7ec1252"> 1757</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_3_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_3_MASK)</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9cf81aee11e465d47c858ffe6c09b487"> 1758</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_3_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_3_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_3_SHIFT)</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span> </div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="comment">/*</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment"> * MASK_DPHY_ERRORS_2 (RW)</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="comment"> *</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="comment"> * disable control error ErrControl from lane0</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="comment"> */</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aefc926ad5aceef6489016ac2b5319e15"> 1765</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_2_MASK (0x40000UL)</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a48d4207790d85134bee901af87be00e6"> 1766</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_2_SHIFT (18U)</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a161a73e7289fc40813b3596a02b4ed3f"> 1767</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_2_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_2_MASK)</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aceaa94beb38a9252b9809989ba404fd0"> 1768</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_2_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_2_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_2_SHIFT)</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span> </div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="comment">/*</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="comment"> * MASK_DPHY_ERRORS_1 (RW)</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="comment"> *</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="comment"> * disable ErrSyncEsc low-power data transmission synchronization error from lane 0</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="comment"> */</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af8c09ce1143d0dd66f9b16a47cde10e2"> 1775</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_1_MASK (0x20000UL)</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3d56f177fe323e55d77e64b777984365"> 1776</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_1_SHIFT (17U)</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8652af5718bcb6812cb4015e6c8b0a09"> 1777</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_1_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_1_MASK)</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a610021b1162683ae374e0ad3d1370073"> 1778</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_1_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_1_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_1_SHIFT)</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span> </div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="comment">/*</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="comment"> * MASK_DPHY_ERRORS_0 (RW)</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment"> *</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="comment"> * disable ErrEsc escape entry error from lane0</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="comment"> */</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aacc458d4c65df47ad1da381da7e10f30"> 1785</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_0_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1ee3b09241ebbc97c5d47042498b7849"> 1786</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_0_SHIFT (16U)</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab68fb2ec8e2b00842026460dd7ba655c"> 1787</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_0_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_0_MASK)</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adfa045b3bc434e4442d9e7927156239f"> 1788</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_0_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_DPHY_ERRORS_0_SHIFT)</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span> </div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment">/*</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment"> * MASK_ACK_WITH_ERR_15 (RW)</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="comment"> *</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="comment"> * disable the DSI protocal violation from the acknowledge error report</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span><span class="comment"> */</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aebd82032c9a966ad5e7624b88589af62"> 1795</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_15_MASK (0x8000U)</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5ee52e2e1cd5cc247b395d2d9010adbb"> 1796</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_15_SHIFT (15U)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4208c6509a8f74b6500451971e612c24"> 1797</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_15_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_15_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_15_MASK)</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3c36defd4560cc0df42d50d3189c0abb"> 1798</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_15_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_15_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_15_SHIFT)</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span> </div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment">/*</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment"> * MASK_ACK_WITH_ERR_14 (RW)</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment"> *</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="comment"> * disable the reserved from the acknowledge error report</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="comment"> */</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae037aef393c8386c9746ab5f750215e8"> 1805</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_14_MASK (0x4000U)</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad39e3d2cf138d02ce84afb845e10155e"> 1806</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_14_SHIFT (14U)</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa3f2c89f9725c8c78e13d1a99afe1da7"> 1807</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_14_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_14_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_14_MASK)</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af569d8fddf8746749a086cf233160b34"> 1808</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_14_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_14_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_14_SHIFT)</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span> </div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span><span class="comment">/*</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span><span class="comment"> * MASK_ACK_WITH_ERR_13 (RW)</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="comment"> *</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="comment"> * disable the invalid transmission length from the acknowledge error report</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="comment"> */</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a848a29e0e2928e4e5daf7733fad5a522"> 1815</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_13_MASK (0x2000U)</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a54c4ee04300bff72e2cb79aebbef4c01"> 1816</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_13_SHIFT (13U)</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae781c106b14d08fd950fc6183a6e1838"> 1817</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_13_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_13_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_13_MASK)</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a15a91e9187e202722d6d71e595bc04b2"> 1818</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_13_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_13_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_13_SHIFT)</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span> </div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="comment">/*</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="comment"> * MASK_ACK_WITH_ERR_12 (RW)</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="comment"> *</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="comment"> * disable the dsi vc id invalid from the acknowledge error report</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="comment"> */</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7edce24acdc63bb2ecf3e9651fb9ecc9"> 1825</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_12_MASK (0x1000U)</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0b3f4e470ec23d3eaee2241140f58bb6"> 1826</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_12_SHIFT (12U)</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a481fcfc6cccb1d434b18baf96dba5e9a"> 1827</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_12_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_12_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_12_MASK)</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a990abeb9eacbe78bf8881ad7f8e2a5ba"> 1828</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_12_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_12_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_12_SHIFT)</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span> </div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="comment">/*</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="comment"> * MASK_ACK_WITH_ERR_11 (RW)</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment"> *</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="comment"> * disable the not recongnized dsi data type from the acknowledge error report</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="comment"> */</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a882856aaf59ac707893bbe70b4d114b3"> 1835</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_11_MASK (0x800U)</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a18a803dc05011edc57a639165a3fcb90"> 1836</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_11_SHIFT (11U)</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ada6ce3904dbd61e4fa3f1e9225ce7268"> 1837</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_11_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_11_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_11_MASK)</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ace324decfd2d4137c8992fd3465fa460"> 1838</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_11_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_11_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_11_SHIFT)</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span> </div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="comment">/*</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="comment"> * MASK_ACK_WITH_ERR_10 (RW)</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="comment"> *</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="comment"> * disable the checksum error from the acknowledge error report</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span><span class="comment"> */</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#afedc996c51e5fe54bd09298aacb4ec48"> 1845</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_10_MASK (0x400U)</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6b9f019b338f60d2b3dbac82e9db324f"> 1846</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_10_SHIFT (10U)</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aca7e75aaf29c7985ba1fabe6df7db3df"> 1847</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_10_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_10_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_10_MASK)</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6aeb2148216463021dae8d26c0843cd3"> 1848</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_10_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_10_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_10_SHIFT)</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span> </div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="comment">/*</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment"> * MASK_ACK_WITH_ERR_9 (RW)</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment"> *</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment"> * disable the ECC error multi-bit from the acknowledge error report</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="comment"> */</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a51b5109627b910d0e481bae64c70f560"> 1855</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_9_MASK (0x200U)</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a651d75b5f3b4e20e56a3038501ade518"> 1856</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_9_SHIFT (9U)</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a656eb47c6abb8711383abd0c1a8312fb"> 1857</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_9_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_9_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_9_MASK)</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2e7cc4bed58aef9721574663e77f0423"> 1858</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_9_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_9_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR_9_SHIFT)</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span> </div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="comment">/*</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="comment"> * MASK_ACK_WITH_ERR8 (RW)</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment"> *</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="comment"> * disable the ecc error sigle-bit from the acknowledge error report</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span><span class="comment"> */</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a42188db6be5a90aace7291867ff17b35"> 1865</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR8_MASK (0x100U)</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3f7763c6461aa7c15763c1aef6c4a8ab"> 1866</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR8_SHIFT (8U)</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1f9da6f5ba2462b56385e628f3f02c0a"> 1867</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR8_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR8_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR8_MASK)</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4e9e3ce728d20a372ce410d564fee9ef"> 1868</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR8_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR8_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR8_SHIFT)</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span> </div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment">/*</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="comment"> * MASK_ACK_WITH_ERR7 (RW)</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="comment"> *</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="comment"> * disable the reserved from the acknowledge error report</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="comment"> */</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abb4d88364d457d11641059645c8d7d22"> 1875</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR7_MASK (0x80U)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6d2bc2bdb054fe29683b73b47c048732"> 1876</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR7_SHIFT (7U)</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a12f38f1644059bf0f7ec581beab7dc2d"> 1877</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR7_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR7_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR7_MASK)</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a009c652e41670281fb64ba54d1800def"> 1878</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR7_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR7_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR7_SHIFT)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span> </div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="comment">/*</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="comment"> * MASK_ACK_WITH_ERR6 (RW)</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="comment"> *</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="comment"> * disable the false control error fro the acknowledge error report</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="comment"> */</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa62b6633aacd07c6c79bd458eb75f37a"> 1885</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR6_MASK (0x40U)</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a45d1e92a35a14c797e30864a7bdd6070"> 1886</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR6_SHIFT (6U)</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7b7c4cac9e821211c26960306e617cd0"> 1887</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR6_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR6_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR6_MASK)</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2f2211840d4561f8ea4509f41c34cedd"> 1888</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR6_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR6_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR6_SHIFT)</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span> </div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="comment">/*</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment"> * MASK_ACK_WITH_ERR5 (RW)</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="comment"> *</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment"> * disable the peripheral timeout error from the acknowledge error report</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="comment"> */</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5e47fc155450cd38943224cb39e69ad7"> 1895</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR5_MASK (0x20U)</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3335fc0ad3cf144bfb67dcea976eaed8"> 1896</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR5_SHIFT (5U)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a52ddbb15d74d89baff709d3d78aad092"> 1897</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR5_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR5_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR5_MASK)</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1c486258e9e52295401381ffe806cfde"> 1898</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR5_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR5_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR5_SHIFT)</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span> </div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="comment">/*</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="comment"> * MASK_ACK_WITH_ERR4 (RW)</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment"> *</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="comment"> * disable the LP transmit sync error from the acknowledge error report</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="comment"> */</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa333b934337cc0a7cd1b940c7fc950d3"> 1905</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR4_MASK (0x10U)</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a51ebc0098064c44c88530c7fc55bbdae"> 1906</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR4_SHIFT (4U)</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a83479d572dc00e21f85a14e423a2624d"> 1907</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR4_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR4_MASK)</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a75422d6e233d9e73da989edc021de7c5"> 1908</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR4_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR4_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR4_SHIFT)</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span> </div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="comment">/*</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="comment"> * MASK_ACK_WITH_ERR3 (RW)</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="comment"> *</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span><span class="comment"> * disable the Escap mode entry command error from the acknowledge error report</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span><span class="comment"> */</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aad7008009d5e2ad2f5e4ccafa7a8e6fe"> 1915</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR3_MASK (0x8U)</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac170e5cf7fea72279b7a758f9aa7db74"> 1916</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR3_SHIFT (3U)</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a845c85f4010e2bacd5bf57648c265da4"> 1917</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR3_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR3_MASK)</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0253cd70b11cbbcb159ab0d2ecbd3a84"> 1918</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR3_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR3_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR3_SHIFT)</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span> </div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span><span class="comment">/*</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="comment"> * MASK_ACK_WITH_ERR2 (RW)</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="comment"> *</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment"> * disable the EoT sync error from the acknowledge error report</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment"> */</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab9ca14c093f7d6b315804ea8a2d4c45d"> 1925</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR2_MASK (0x4U)</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa34f643ecd83a0bfefb95620af51544b"> 1926</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR2_SHIFT (2U)</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2a28e7e8a30eb72ac013086af8b1694b"> 1927</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR2_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR2_MASK)</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab30cd991ec0e5e6d5f770b1359815bd2"> 1928</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR2_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR2_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR2_SHIFT)</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span> </div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span><span class="comment">/*</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span><span class="comment"> * MASK_ACK_WITH_ERR1 (RW)</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="comment"> *</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="comment"> * disable the SoT sync error from the acknowledge error report</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="comment"> */</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab5679df2b61148f1b7c07c0245e95382"> 1935</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR1_MASK (0x2U)</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a53c65f7c6fa23524a5c30a45018d6b33"> 1936</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR1_SHIFT (1U)</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af6a3d99ac8d84af27a2ff2787f0c7b9a"> 1937</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR1_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR1_MASK)</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a44dbae0d6143f54984dd0ce7c5489be4"> 1938</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR1_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR1_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR1_SHIFT)</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span> </div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span><span class="comment">/*</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="comment"> * MASK_ACK_WITH_ERR0 (RW)</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="comment"> *</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="comment"> * disable the SoT serror from the acknowledge error report</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment"> */</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab81563cabc27dc0a13a7a3a859da2443"> 1945</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR0_MASK (0x1U)</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a97dd027244f849ca5920043eb44d03aa"> 1946</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR0_SHIFT (0U)</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa36592e296c5c24082cddf187de3c3b6"> 1947</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR0_SHIFT) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR0_MASK)</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab86d85808256853ce3ff741e4f8b8d25"> 1948</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR0_MASK) &gt;&gt; MIPI_DSI_INT_MSK0_MASK_ACK_WITH_ERR0_SHIFT)</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span> </div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="comment">/* Bitfield definition for register: INT_MSK1 */</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="comment">/*</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span><span class="comment"> * MASK_TEAR_REQUEST_ERR (RW)</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="comment"> *</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="comment"> * disable tear_request has occurred but tear effect is not active in dsi host and device</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="comment"> */</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa4b975386bf7f10b978e7ad24fa9acf5"> 1956</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_TEAR_REQUEST_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa997a223c91d117567300371f735247f"> 1957</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_TEAR_REQUEST_ERR_SHIFT (20U)</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4625d45d1a49219fc6f70a6ad614d63e"> 1958</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_TEAR_REQUEST_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK1_MASK_TEAR_REQUEST_ERR_SHIFT) &amp; MIPI_DSI_INT_MSK1_MASK_TEAR_REQUEST_ERR_MASK)</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa1a56f7c6ae2c21246f5a54ed69e7fef"> 1959</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_TEAR_REQUEST_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK1_MASK_TEAR_REQUEST_ERR_MASK) &gt;&gt; MIPI_DSI_INT_MSK1_MASK_TEAR_REQUEST_ERR_SHIFT)</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span> </div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="comment">/*</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span><span class="comment"> * MASK_DPI_BUFF_PLD_UNDER (RW)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="comment"> *</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="comment"> * disable an underflow when reading payload to build dsi packet for video mode</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="comment"> */</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af422b0b4d452aee1f2e4a3bb5f8fdb66"> 1966</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_DPI_BUFF_PLD_UNDER_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0af67492a59590e6ddcfa94e990edbea"> 1967</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_DPI_BUFF_PLD_UNDER_SHIFT (19U)</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae717c5e48ba0bedc9ab7f1809afa5fb5"> 1968</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_DPI_BUFF_PLD_UNDER_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK1_MASK_DPI_BUFF_PLD_UNDER_SHIFT) &amp; MIPI_DSI_INT_MSK1_MASK_DPI_BUFF_PLD_UNDER_MASK)</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac87627e6af5b35f60afa70aacb6f01c6"> 1969</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_DPI_BUFF_PLD_UNDER_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK1_MASK_DPI_BUFF_PLD_UNDER_MASK) &gt;&gt; MIPI_DSI_INT_MSK1_MASK_DPI_BUFF_PLD_UNDER_SHIFT)</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span> </div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="comment">/*</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="comment"> * MASK_GEN_PLD_RECEV_ERR (RW)</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="comment"> *</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="comment"> * disable that during a generic interface packet read back, the payload FIFO full</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="comment"> */</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aaaddc12a0573a32a5512cc0b0e0e01ff"> 1976</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RECEV_ERR_MASK (0x1000U)</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aaeedcd0db4e09bd58e7382bb9525e395"> 1977</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RECEV_ERR_SHIFT (12U)</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac539cfdf3d88db52bdbaaa76e8da2d3d"> 1978</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RECEV_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RECEV_ERR_SHIFT) &amp; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RECEV_ERR_MASK)</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac5367458f08a69f20d00e0f79198c88e"> 1979</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RECEV_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RECEV_ERR_MASK) &gt;&gt; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RECEV_ERR_SHIFT)</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span> </div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span><span class="comment">/*</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="comment"> * MASK_GEN_PLD_RD_ERR (RW)</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="comment"> *</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span><span class="comment"> * disable that during a DCS read data, the payload FIFO becomes empty</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span><span class="comment"> */</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abff4d81ac66185ccf18480db086569f8"> 1986</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RD_ERR_MASK (0x800U)</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a16d4ddad776d6040613caf850ed50c47"> 1987</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RD_ERR_SHIFT (11U)</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5c5c95996e620d9e15f8af5628cc1095"> 1988</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RD_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RD_ERR_SHIFT) &amp; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RD_ERR_MASK)</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3c91e76aae7ce26691a7ca57c0e82402"> 1989</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RD_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RD_ERR_MASK) &gt;&gt; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_RD_ERR_SHIFT)</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span> </div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="comment">/*</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="comment"> * MASK_GEN_PLD_SEND_ERR (RW)</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span><span class="comment"> *</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><span class="comment"> * disable the payload FIFO become empty when packet build</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span><span class="comment"> */</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9a47f275a39fc1d60770ca8e97aca185"> 1996</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_SEND_ERR_MASK (0x400U)</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1ee73d20ed160a3281529a13a759a331"> 1997</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_SEND_ERR_SHIFT (10U)</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad194fb997a5314f69a2c87f5989c4b5b"> 1998</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_SEND_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_SEND_ERR_SHIFT) &amp; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_SEND_ERR_MASK)</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aeb7528d7e217f72a9c683cfbb396eba1"> 1999</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_SEND_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_SEND_ERR_MASK) &gt;&gt; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_SEND_ERR_SHIFT)</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span> </div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment">/*</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment"> * MASK_GEN_PLD_WR_ERR (RW)</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="comment"> *</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="comment"> * disable the system tried to write a payload and FIFO is full</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="comment"> */</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7d513d1845ccfa3753ebc9fa4a5d5f7e"> 2006</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_WR_ERR_MASK (0x200U)</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acd43eed7a5b0a78ca6948790c4d8b560"> 2007</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_WR_ERR_SHIFT (9U)</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a48baeb621231207329b5bec1651380af"> 2008</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_WR_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_WR_ERR_SHIFT) &amp; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_WR_ERR_MASK)</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac865ae05566685a6c522fc5896562d0d"> 2009</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_PLD_WR_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_WR_ERR_MASK) &gt;&gt; MIPI_DSI_INT_MSK1_MASK_GEN_PLD_WR_ERR_SHIFT)</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span> </div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span><span class="comment">/*</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="comment"> * MASK_GEN_CMD_WR_ERR (RW)</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="comment"> *</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="comment"> * disable the system tried to write a command and FIFO is full</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="comment"> */</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac08cf0edb4bda611b9a4cb7157195ade"> 2016</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_CMD_WR_ERR_MASK (0x100U)</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0df07d2fa441dace12776e9641014ff6"> 2017</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_CMD_WR_ERR_SHIFT (8U)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad1046750685bbbd487e135238e68d4d4"> 2018</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_CMD_WR_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK1_MASK_GEN_CMD_WR_ERR_SHIFT) &amp; MIPI_DSI_INT_MSK1_MASK_GEN_CMD_WR_ERR_MASK)</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a22c2970e565170bdd4645b5a8e241d6e"> 2019</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_GEN_CMD_WR_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK1_MASK_GEN_CMD_WR_ERR_MASK) &gt;&gt; MIPI_DSI_INT_MSK1_MASK_GEN_CMD_WR_ERR_SHIFT)</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span> </div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="comment">/*</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="comment"> * MASK_DPI_BPLD_WR_ERR (RW)</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="comment"> *</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment"> * disable the payload FIFO is full during a DPI pixel line storage</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="comment"> */</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac1633366fc4ec06481fef9aef2dfc4a4"> 2026</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_DPI_BPLD_WR_ERR_MASK (0x80U)</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1d602fd2fafae914787dda4f220c27dc"> 2027</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_DPI_BPLD_WR_ERR_SHIFT (7U)</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6e366fd832cb119a18f01a62e8b74a06"> 2028</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_DPI_BPLD_WR_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK1_MASK_DPI_BPLD_WR_ERR_SHIFT) &amp; MIPI_DSI_INT_MSK1_MASK_DPI_BPLD_WR_ERR_MASK)</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a467085a90bc76d9a192906791c3a0b82"> 2029</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_DPI_BPLD_WR_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK1_MASK_DPI_BPLD_WR_ERR_MASK) &gt;&gt; MIPI_DSI_INT_MSK1_MASK_DPI_BPLD_WR_ERR_SHIFT)</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span> </div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment">/*</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="comment"> * MASK_EOPT_ERR (RW)</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="comment"> *</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="comment"> * disable that the EoTp packet has not been received at the end of the incoming peripheral transmission</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="comment"> */</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adcb344336721c4a30c0ce56f5e9df8ec"> 2036</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_EOPT_ERR_MASK (0x40U)</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad0943827fe842c306863430f56c2ce20"> 2037</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_EOPT_ERR_SHIFT (6U)</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa242b53d15ec5391e6aff240538b3d00"> 2038</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_EOPT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK1_MASK_EOPT_ERR_SHIFT) &amp; MIPI_DSI_INT_MSK1_MASK_EOPT_ERR_MASK)</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8ad8e7ac2ec44533584bf1edf310d849"> 2039</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_EOPT_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK1_MASK_EOPT_ERR_MASK) &gt;&gt; MIPI_DSI_INT_MSK1_MASK_EOPT_ERR_SHIFT)</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span> </div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="comment">/*</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="comment"> * MASK_PKT_SIZE_ERR (RW)</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="comment"> *</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="comment"> * disable that the packet size error has been detected during the packet reception</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="comment"> */</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2673cbf9f436977419cd276f4a4c465d"> 2046</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_PKT_SIZE_ERR_MASK (0x20U)</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa8684dbca5b3aa8147cf27491c958f58"> 2047</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_PKT_SIZE_ERR_SHIFT (5U)</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a78088804bf172b7a66db40023bc06757"> 2048</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_PKT_SIZE_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK1_MASK_PKT_SIZE_ERR_SHIFT) &amp; MIPI_DSI_INT_MSK1_MASK_PKT_SIZE_ERR_MASK)</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac59249fc472718d024fa874c814484a6"> 2049</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_PKT_SIZE_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK1_MASK_PKT_SIZE_ERR_MASK) &gt;&gt; MIPI_DSI_INT_MSK1_MASK_PKT_SIZE_ERR_SHIFT)</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span> </div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="comment">/*</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="comment"> * MASK_CRC_ERR (RW)</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="comment"> *</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment"> * disable that the CRC error has been detected in the reveived packet payload</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment"> */</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a36299b3b04ef76fc5508deac50a4a999"> 2056</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_CRC_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3fd1e47a194f4febdb7fde83ae816d54"> 2057</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_CRC_ERR_SHIFT (4U)</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad1ce973cc04df734fadd97a93245a452"> 2058</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_CRC_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK1_MASK_CRC_ERR_SHIFT) &amp; MIPI_DSI_INT_MSK1_MASK_CRC_ERR_MASK)</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7b0a09eb1172cdbefb0e9f998b8d8cac"> 2059</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_CRC_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK1_MASK_CRC_ERR_MASK) &gt;&gt; MIPI_DSI_INT_MSK1_MASK_CRC_ERR_SHIFT)</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span> </div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="comment">/*</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="comment"> * MASK_ECC_MULTI_ERR (RW)</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="comment"> *</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="comment"> * disable that the ECC multiple error has been detected in a revieved packet</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="comment"> */</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acf91ec4d771d9e2447d57c8bfbfefb47"> 2066</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_ECC_MULTI_ERR_MASK (0x8U)</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a61079b8461235656dde57166a5cce512"> 2067</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_ECC_MULTI_ERR_SHIFT (3U)</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a46e91d836f23839e7f48ea99e34e5fad"> 2068</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_ECC_MULTI_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK1_MASK_ECC_MULTI_ERR_SHIFT) &amp; MIPI_DSI_INT_MSK1_MASK_ECC_MULTI_ERR_MASK)</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac31857717a5367c1c5077e5207d95a1e"> 2069</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_ECC_MULTI_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK1_MASK_ECC_MULTI_ERR_MASK) &gt;&gt; MIPI_DSI_INT_MSK1_MASK_ECC_MULTI_ERR_SHIFT)</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span> </div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="comment">/*</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="comment"> * MASK_ECC_SIGLE_ERR (RW)</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="comment"> *</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="comment"> * disable that the ECC single error has been detected and corrected in a reveived packet</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="comment"> */</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3a2fb256822ff71feb06ba4ed0797838"> 2076</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_ECC_SIGLE_ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab5e7a476840b4d8c422aeb5f633a1b58"> 2077</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_ECC_SIGLE_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a501a724b634026ddea376897e0affe75"> 2078</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_ECC_SIGLE_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK1_MASK_ECC_SIGLE_ERR_SHIFT) &amp; MIPI_DSI_INT_MSK1_MASK_ECC_SIGLE_ERR_MASK)</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a35be00cd6d9d87ca6b02f8ad483920db"> 2079</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_ECC_SIGLE_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK1_MASK_ECC_SIGLE_ERR_MASK) &gt;&gt; MIPI_DSI_INT_MSK1_MASK_ECC_SIGLE_ERR_SHIFT)</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span> </div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="comment">/*</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><span class="comment"> * MASK_TO_LP_TX (RW)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span><span class="comment"> *</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="comment"> * disable that the low-power reception timeout counter reached the end and contention has been detected</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="comment"> */</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac7460250cc7cef60ac3373be6955313b"> 2086</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_TO_LP_TX_MASK (0x2U)</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#afe92d626f93610a78bf79b5b21466c27"> 2087</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_TO_LP_TX_SHIFT (1U)</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9cbecd28b9bfd866e39fe28fe58b8be8"> 2088</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_TO_LP_TX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK1_MASK_TO_LP_TX_SHIFT) &amp; MIPI_DSI_INT_MSK1_MASK_TO_LP_TX_MASK)</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#affb933e0b2ff40c5a0fde44ecb359392"> 2089</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_TO_LP_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK1_MASK_TO_LP_TX_MASK) &gt;&gt; MIPI_DSI_INT_MSK1_MASK_TO_LP_TX_SHIFT)</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span> </div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="comment">/*</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="comment"> * MASK_TO_HS_TX (RW)</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="comment"> *</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="comment"> * disable that the high-speed transmission timeout counter reached the end and contention has been detected</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span><span class="comment"> */</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a044c97659746391c95c6ae5fecbc484f"> 2096</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_TO_HS_TX_MASK (0x1U)</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0f054470e2a7e59f49a8fabf4c245b8f"> 2097</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_TO_HS_TX_SHIFT (0U)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a33520c47ea014e3818e0304ca7d1e29d"> 2098</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_TO_HS_TX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_MSK1_MASK_TO_HS_TX_SHIFT) &amp; MIPI_DSI_INT_MSK1_MASK_TO_HS_TX_MASK)</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab2d8aee6f198140e52b3f77cdcff7363"> 2099</a></span><span class="preprocessor">#define MIPI_DSI_INT_MSK1_MASK_TO_HS_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_MSK1_MASK_TO_HS_TX_MASK) &gt;&gt; MIPI_DSI_INT_MSK1_MASK_TO_HS_TX_SHIFT)</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span> </div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="comment">/* Bitfield definition for register: PHY_CAL */</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="comment">/*</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="comment"> * TXSKEWCALHS (RW)</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="comment"> *</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="comment"> * High-speed skew calibration is started when txskewcalhs is</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="comment"> * set high (assuming that PHY is in Stop state)</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="comment"> */</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1879135d0cc2b28285c77365d5e8439f"> 2108</a></span><span class="preprocessor">#define MIPI_DSI_PHY_CAL_TXSKEWCALHS_MASK (0x1U)</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab86cb44f71a9ff04c6c987e0fd3db2e4"> 2109</a></span><span class="preprocessor">#define MIPI_DSI_PHY_CAL_TXSKEWCALHS_SHIFT (0U)</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a063e58e497f00ccc2a8f661520cfb9c9"> 2110</a></span><span class="preprocessor">#define MIPI_DSI_PHY_CAL_TXSKEWCALHS_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_CAL_TXSKEWCALHS_SHIFT) &amp; MIPI_DSI_PHY_CAL_TXSKEWCALHS_MASK)</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5b9c58373782bb23d0bc76da0800ea0f"> 2111</a></span><span class="preprocessor">#define MIPI_DSI_PHY_CAL_TXSKEWCALHS_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_CAL_TXSKEWCALHS_MASK) &gt;&gt; MIPI_DSI_PHY_CAL_TXSKEWCALHS_SHIFT)</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span> </div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="comment">/* Bitfield definition for register: INT_FORCE0 */</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="comment">/*</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><span class="comment"> * FORCE_DPHY_ERRORS_4 (RW)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><span class="comment"> *</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="comment"> * force LP1 contention error ErrContentionLP1 from lane0</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="comment"> */</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aba9ea57697f09586474bd4d123028c83"> 2119</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_4_MASK (0x100000UL)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a69953186054f0a12beddd3b94ec812e0"> 2120</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_4_SHIFT (20U)</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4c5e437d7b1f7bf96190ca743b24f209"> 2121</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_4_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_4_MASK)</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8426817dbc31e0191bfc004ec9e0cfbd"> 2122</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_4_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_4_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_4_SHIFT)</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span> </div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="comment">/*</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="comment"> * FORCE_DPHY_ERRORS_3 (RW)</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="comment"> *</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="comment"> * force LP0 contention error ErrContentionLP0 from lane0</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="comment"> */</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad2219afde7ce4207940d2b8fc4334eb1"> 2129</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_3_MASK (0x80000UL)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a05173479b3cdc23b92dcbc3ab53187dd"> 2130</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_3_SHIFT (19U)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a241ffaa84f4cdbf6dfaca4cc6d5170fe"> 2131</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_3_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_3_MASK)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a94829b419d09c0a3ef264081624f2777"> 2132</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_3_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_3_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_3_SHIFT)</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span> </div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="comment">/*</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="comment"> * FORCE_DPHY_ERRORS_2 (RW)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="comment"> *</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment"> * force control error ErrControl from lane0</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="comment"> */</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab7af65a5ea8981928f88d68cfc611a96"> 2139</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_2_MASK (0x40000UL)</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#afd6d63ec9578aba9bfe84b7004ef0d81"> 2140</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_2_SHIFT (18U)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae64525f626e847ebf0797f5e120fe4f9"> 2141</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_2_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_2_MASK)</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#afd9308cac7922a426d09c0ea69545a8b"> 2142</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_2_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_2_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_2_SHIFT)</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span> </div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span><span class="comment">/*</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="comment"> * FORCE_DPHY_ERRORS_1 (RW)</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="comment"> *</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="comment"> * force ErrSyncEsc low-power data transmission synchronization error from lane 0</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="comment"> */</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a83c7c92294bacebdc1c3a5ffe7129abb"> 2149</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_1_MASK (0x20000UL)</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a569a863c1e1789e6922e8de414fd0cc5"> 2150</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_1_SHIFT (17U)</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a521976abdbc8823e123c7b1bcfa3d0fe"> 2151</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_1_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_1_MASK)</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac5a5252c118bfb43f1ecb1b311250b2f"> 2152</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_1_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_1_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_1_SHIFT)</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span> </div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><span class="comment">/*</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="comment"> * FORCE_DPHY_ERRORS_0 (RW)</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="comment"> *</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="comment"> * force ErrEsc escape entry error from lane0</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="comment"> */</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af7437b5e90bf6b6d5fc978304af89527"> 2159</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_0_MASK (0x10000UL)</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a57b93640ca331ba23f167b9c5869676a"> 2160</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_0_SHIFT (16U)</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a12fa472117d54e262a7dce13176b6367"> 2161</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_0_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_0_MASK)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab3f8b76b7222d0511d5b03920ac4f07e"> 2162</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_0_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_DPHY_ERRORS_0_SHIFT)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span> </div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><span class="comment">/*</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment"> * FORCE_ACK_WITH_ERR_15 (RW)</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment"> *</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="comment"> * force the DSI protocal violation from the acknowledge error report</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="comment"> */</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad64a3311035fd993c52c7fa2ff9602bb"> 2169</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_15_MASK (0x8000U)</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa10d4f55f021f1306349fc262605d5b7"> 2170</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_15_SHIFT (15U)</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a665622109892b53f143db4a2759d1172"> 2171</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_15_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_15_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_15_MASK)</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8da3981de2912178d220a44ae5ac4725"> 2172</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_15_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_15_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_15_SHIFT)</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span> </div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="comment">/*</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="comment"> * FORCE_ACK_WITH_ERR_14 (RW)</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="comment"> *</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="comment"> * force the reserved from the acknowledge error report</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="comment"> */</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab2c2913a56ce87edb548b5e76cc5465b"> 2179</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_14_MASK (0x4000U)</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2d1d9cc6c535c45c21558c8be4842c30"> 2180</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_14_SHIFT (14U)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af74b3965645825840eb842582e5e596f"> 2181</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_14_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_14_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_14_MASK)</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2ce4ff9528667737e546b7b882caff3a"> 2182</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_14_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_14_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_14_SHIFT)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span> </div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="comment">/*</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="comment"> * FORCE_ACK_WITH_ERR_13 (RW)</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="comment"> *</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment"> * force the invalid transmission length from the acknowledge error report</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="comment"> */</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abea102a75712e343afc340efcb72fc99"> 2189</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_13_MASK (0x2000U)</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5ec572007a902451aad7f5512507a80a"> 2190</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_13_SHIFT (13U)</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a053d917d50b44287fcb50987cc47ffb1"> 2191</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_13_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_13_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_13_MASK)</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a710e3f1bd88381e7775f80c64586b9e5"> 2192</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_13_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_13_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_13_SHIFT)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span> </div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span><span class="comment">/*</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="comment"> * FORCE_ACK_WITH_ERR_12 (RW)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span><span class="comment"> *</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment"> * force the dsi vc id invalid from the acknowledge error report</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment"> */</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a590b2ce9e01779836e9a0ac795681019"> 2199</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_12_MASK (0x1000U)</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a89c9af58191bcad97021c7e44fa2435d"> 2200</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_12_SHIFT (12U)</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a780be381785cb569c3b0680dbbd11482"> 2201</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_12_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_12_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_12_MASK)</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae2f7d97c04e201e072bd6607e83a8533"> 2202</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_12_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_12_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_12_SHIFT)</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span> </div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span><span class="comment">/*</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="comment"> * FORCE_ACK_WITH_ERR_11 (RW)</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="comment"> *</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="comment"> * force the not recongnized dsi data type from the acknowledge error report</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="comment"> */</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a69185b9e455ca0cee67596a12b1eeb58"> 2209</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_11_MASK (0x800U)</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a28c7a8e368ecdfac4f930334d9ccc2ef"> 2210</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_11_SHIFT (11U)</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a28fc2abbb07ae9d37ee708a9a1a1507e"> 2211</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_11_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_11_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_11_MASK)</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1187a0fed7a0dc1e08da069144f1696b"> 2212</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_11_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_11_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_11_SHIFT)</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span> </div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span><span class="comment">/*</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span><span class="comment"> * FORCE_ACK_WITH_ERR_10 (RW)</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="comment"> *</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="comment"> * force the checksum error from the acknowledge error report</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment"> */</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab17b08cca510008d6921b03a7f9916cb"> 2219</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_10_MASK (0x400U)</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a26eb975dfaf7f74ed0c6548cbe122478"> 2220</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_10_SHIFT (10U)</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adcbfeac183d2adb51186a7dde1ba52b7"> 2221</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_10_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_10_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_10_MASK)</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4b29cc1c92d2de61715125066a06d3ef"> 2222</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_10_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_10_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_10_SHIFT)</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span> </div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span><span class="comment">/*</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><span class="comment"> * FORCE_ACK_WITH_ERR_9 (RW)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span><span class="comment"> *</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><span class="comment"> * force the ECC error multi-bit from the acknowledge error report</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span><span class="comment"> */</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abb567694972c7016b580eb82db68dd8a"> 2229</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_9_MASK (0x200U)</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abc633cae2133fe8f36dde3a6e5512499"> 2230</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_9_SHIFT (9U)</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae8ee8d17c495874c5fa9770e237a83d8"> 2231</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_9_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_9_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_9_MASK)</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adf8236c9dcc39d8a0790cd0604800340"> 2232</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_9_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_9_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR_9_SHIFT)</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span> </div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span><span class="comment">/*</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span><span class="comment"> * FORCE_ACK_WITH_ERR8 (RW)</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="comment"> *</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="comment"> * force the ecc error sigle-bit from the acknowledge error report</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="comment"> */</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac676521c23531e45afd555d7eeb63d61"> 2239</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR8_MASK (0x100U)</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a644e7d4c1e5b45f42844b271c7bad383"> 2240</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR8_SHIFT (8U)</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6b7e5117146472b43a6f9d5c95ac7d78"> 2241</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR8_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR8_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR8_MASK)</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa5350bd4097bbdfed5fa5148eb70472b"> 2242</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR8_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR8_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR8_SHIFT)</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span> </div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="comment">/*</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="comment"> * FORCE_ACK_WITH_ERR7 (RW)</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="comment"> *</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="comment"> * force the reserved from the acknowledge error report</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="comment"> */</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6c16c510d3cb47b78662280c6e5be3da"> 2249</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR7_MASK (0x80U)</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a90d85b0100ca325484043a662e85a765"> 2250</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR7_SHIFT (7U)</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#addb34779a84f2e6d1e054db8cbd9fcfc"> 2251</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR7_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR7_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR7_MASK)</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acca0bf9dcbd687d37801ed84e32e3cfd"> 2252</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR7_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR7_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR7_SHIFT)</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span> </div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="comment">/*</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span><span class="comment"> * FORCE_ACK_WITH_ERR6 (RW)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span><span class="comment"> *</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span><span class="comment"> * force the false control error fro the acknowledge error report</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="comment"> */</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9ffba74d7b8c7ebe43246ccfab1f7b40"> 2259</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR6_MASK (0x40U)</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4aa134ff33b50b7239906b958c6a63b5"> 2260</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR6_SHIFT (6U)</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a773e434b077f4f35e9475d65a3e7d486"> 2261</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR6_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR6_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR6_MASK)</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abf772d82164eb6a605efcaa07708b01f"> 2262</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR6_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR6_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR6_SHIFT)</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span> </div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span><span class="comment">/*</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="comment"> * FORCE_ACK_WITH_ERR5 (RW)</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span><span class="comment"> *</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="comment"> * force the peripheral timeout error from the acknowledge error report</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="comment"> */</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a93e1236fb179cb61465004062d3f1a63"> 2269</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR5_MASK (0x20U)</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad790de21dbbafa2b7486c43a69aee7ea"> 2270</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR5_SHIFT (5U)</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af9148e2daf8a534832711658e636df17"> 2271</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR5_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR5_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR5_MASK)</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a402dfdecd9527132b7b471220b0c799b"> 2272</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR5_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR5_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR5_SHIFT)</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span> </div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span><span class="comment">/*</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span><span class="comment"> * FORCE_ACK_WITH_ERR4 (RW)</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span><span class="comment"> *</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span><span class="comment"> * force the LP transmit sync error from the acknowledge error report</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span><span class="comment"> */</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5456a6299d77973c0247ad7149958702"> 2279</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR4_MASK (0x10U)</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2fa5b71711df76d26a37e18c747a472e"> 2280</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR4_SHIFT (4U)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4bbc22be9f36fc3409776ddd89faac2e"> 2281</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR4_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR4_MASK)</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a58c072f6f402e1ad89dee3e3342d1d99"> 2282</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR4_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR4_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR4_SHIFT)</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span> </div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="comment">/*</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="comment"> * FORCE_ACK_WITH_ERR3 (RW)</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="comment"> *</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="comment"> * force the Escap mode entry command error from the acknowledge error report</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="comment"> */</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aed2655ea8cd2d97e0cfddebfe777ced6"> 2289</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR3_MASK (0x8U)</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7c0a012bf9241a51256c013cc90a5812"> 2290</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR3_SHIFT (3U)</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2539591c44225ebe16062f890eaf1ca8"> 2291</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR3_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR3_MASK)</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acd124be2e74972ac93046998ab185f4d"> 2292</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR3_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR3_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR3_SHIFT)</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span> </div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="comment">/*</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="comment"> * FORCE_ACK_WITH_ERR2 (RW)</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="comment"> *</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="comment"> * force the EoT sync error from the acknowledge error report</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="comment"> */</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abfa01e8f1c167302d27c989a18b1608c"> 2299</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR2_MASK (0x4U)</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a48b77658cfc7da83e8ddacae6ac3d618"> 2300</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR2_SHIFT (2U)</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6164349b117ccc22829582d11815205c"> 2301</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR2_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR2_MASK)</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1e1a94dce6ff3141dd4f548b6e9399b1"> 2302</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR2_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR2_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR2_SHIFT)</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span> </div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span><span class="comment">/*</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span><span class="comment"> * FORCE_ACK_WITH_ERR1 (RW)</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="comment"> *</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="comment"> * force the SoT sync error from the acknowledge error report</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="comment"> */</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2566e2d1f25a0521de36ab1ddbb6e5ee"> 2309</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR1_MASK (0x2U)</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#afda937c75724c0fc6fdc01ea64ad4fb7"> 2310</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR1_SHIFT (1U)</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a169f011725fae306a991ce9132f5e0d7"> 2311</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR1_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR1_MASK)</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a24f16900b466fcbbd2f96bfec8684213"> 2312</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR1_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR1_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR1_SHIFT)</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span> </div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><span class="comment">/*</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="comment"> * FORCE_ACK_WITH_ERR0 (RW)</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="comment"> *</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="comment"> * force the SoT serror from the acknowledge error report</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="comment"> */</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af39d6d2cc7b0462ad83307e265bb8781"> 2319</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR0_MASK (0x1U)</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9c39c8efe1d842420c0b27628c7d180f"> 2320</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR0_SHIFT (0U)</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1f991ee4ec8d08c03d465dae0d430bd5"> 2321</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR0_SHIFT) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR0_MASK)</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4927c58407e54f4756e809c25502cccc"> 2322</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR0_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR0_MASK) &gt;&gt; MIPI_DSI_INT_FORCE0_FORCE_ACK_WITH_ERR0_SHIFT)</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span> </div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="comment">/* Bitfield definition for register: INT_FORCE1 */</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="comment">/*</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment"> * FORCE_TEAR_REQUEST_ERR (RW)</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="comment"> *</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span><span class="comment"> * force tear_request has occurred but tear effect is not active in dsi host and device</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><span class="comment"> */</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac90b1c8c19fbd1aff59cce17b2bb365d"> 2330</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_TEAR_REQUEST_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7de3926e7f09d30a65b86e47d7304a5a"> 2331</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_TEAR_REQUEST_ERR_SHIFT (20U)</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aafbeea5c085999584ad26faae571e74b"> 2332</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_TEAR_REQUEST_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE1_FORCE_TEAR_REQUEST_ERR_SHIFT) &amp; MIPI_DSI_INT_FORCE1_FORCE_TEAR_REQUEST_ERR_MASK)</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac4bedd23711f7a7d68fe766b992d10ea"> 2333</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_TEAR_REQUEST_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE1_FORCE_TEAR_REQUEST_ERR_MASK) &gt;&gt; MIPI_DSI_INT_FORCE1_FORCE_TEAR_REQUEST_ERR_SHIFT)</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span> </div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span><span class="comment">/*</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span><span class="comment"> * FORCE_DPI_BUFF_PLD_UNDER (RW)</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span><span class="comment"> *</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span><span class="comment"> * force an underflow when reading payload to build dsi packet for video mode</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span><span class="comment"> */</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab61fd101b22ff98fc7a1436a91174225"> 2340</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_DPI_BUFF_PLD_UNDER_MASK (0x80000UL)</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac4b0849f605d01571568096cd2e740a5"> 2341</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_DPI_BUFF_PLD_UNDER_SHIFT (19U)</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9e1d7a7918886aac9e2edc045b6c6e8e"> 2342</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_DPI_BUFF_PLD_UNDER_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE1_FORCE_DPI_BUFF_PLD_UNDER_SHIFT) &amp; MIPI_DSI_INT_FORCE1_FORCE_DPI_BUFF_PLD_UNDER_MASK)</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7b53b420217640dc57bebe85bf31d86c"> 2343</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_DPI_BUFF_PLD_UNDER_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE1_FORCE_DPI_BUFF_PLD_UNDER_MASK) &gt;&gt; MIPI_DSI_INT_FORCE1_FORCE_DPI_BUFF_PLD_UNDER_SHIFT)</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span> </div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><span class="comment">/*</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span><span class="comment"> * FORCE_GEN_PLD_RECEV_ERR (RW)</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span><span class="comment"> *</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span><span class="comment"> * force that during a generic interface packet read back, the payload FIFO full</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span><span class="comment"> */</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adcfcb418913622ac1dc3a01b8d041764"> 2350</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RECEV_ERR_MASK (0x1000U)</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae4c2b56b1bb8c738672079e12aba7761"> 2351</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RECEV_ERR_SHIFT (12U)</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9db37ae48c9ca38a2473eeea6e88255f"> 2352</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RECEV_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RECEV_ERR_SHIFT) &amp; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RECEV_ERR_MASK)</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a96628a3eb9f117ab68e073dcbb4e9263"> 2353</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RECEV_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RECEV_ERR_MASK) &gt;&gt; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RECEV_ERR_SHIFT)</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span> </div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span><span class="comment">/*</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span><span class="comment"> * FORCE_GEN_PLD_RD_ERR (RW)</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><span class="comment"> *</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span><span class="comment"> * force that during a DCS read data, the payload FIFO becomes empty</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="comment"> */</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abc0032c5939c8885e9deeb5f3b36bab3"> 2360</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RD_ERR_MASK (0x800U)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a82d1289b10165c4452bde5bcb189f157"> 2361</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RD_ERR_SHIFT (11U)</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3d070f6c7232e18ffe00f241a5779897"> 2362</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RD_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RD_ERR_SHIFT) &amp; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RD_ERR_MASK)</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a62796f6b98042e23924fae7e3f3852fc"> 2363</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RD_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RD_ERR_MASK) &gt;&gt; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_RD_ERR_SHIFT)</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span> </div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span><span class="comment">/*</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="comment"> * FORCE_GEN_PLD_SEND_ERR (RW)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span><span class="comment"> *</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="comment"> * force the payload FIFO become empty when packet build</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="comment"> */</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4926ed3b2d003be2a60c560c7346d97e"> 2370</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_SEND_ERR_MASK (0x400U)</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af86a9dd37c9f414d39e497de9a78a71a"> 2371</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_SEND_ERR_SHIFT (10U)</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aafaa6fda5fdcf6c518cace8e3b798603"> 2372</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_SEND_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_SEND_ERR_SHIFT) &amp; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_SEND_ERR_MASK)</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abc714c0cc3d3dfa68f14c3bad6b819e6"> 2373</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_SEND_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_SEND_ERR_MASK) &gt;&gt; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_SEND_ERR_SHIFT)</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span> </div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="comment">/*</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span><span class="comment"> * FORCE_GEN_PLD_WR_ERR (RW)</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><span class="comment"> *</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="comment"> * force the system tried to write a payload and FIFO is full</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="comment"> */</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9ee14fbe211d4344199b22c934780c45"> 2380</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_WR_ERR_MASK (0x200U)</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5c6daa2abca01a6e4713ffc2c809f25e"> 2381</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_WR_ERR_SHIFT (9U)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a088580bb3e10df01a597a8967a44e99f"> 2382</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_WR_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_WR_ERR_SHIFT) &amp; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_WR_ERR_MASK)</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#abc77d37d6e073b8511e482e3e9db5ff3"> 2383</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_WR_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_WR_ERR_MASK) &gt;&gt; MIPI_DSI_INT_FORCE1_FORCE_GEN_PLD_WR_ERR_SHIFT)</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span> </div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span><span class="comment">/*</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span><span class="comment"> * FORCE_GEN_CMD_WR_ERR (RW)</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><span class="comment"> *</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="comment"> * force the system tried to write a command and FIFO is full</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="comment"> */</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3b459ef65cad8fe17c4db4201a3d5a64"> 2390</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_CMD_WR_ERR_MASK (0x100U)</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a51517f98f08bfa3956e421947684f2e5"> 2391</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_CMD_WR_ERR_SHIFT (8U)</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3b26c6397fd16caa1836c0ea85403afc"> 2392</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_CMD_WR_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE1_FORCE_GEN_CMD_WR_ERR_SHIFT) &amp; MIPI_DSI_INT_FORCE1_FORCE_GEN_CMD_WR_ERR_MASK)</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a28f2c2693c8c456a5379783b14803119"> 2393</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_GEN_CMD_WR_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE1_FORCE_GEN_CMD_WR_ERR_MASK) &gt;&gt; MIPI_DSI_INT_FORCE1_FORCE_GEN_CMD_WR_ERR_SHIFT)</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span> </div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="comment">/*</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="comment"> * FORCE_DPI_BPLD_WR_ERR (RW)</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="comment"> *</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="comment"> * force the payload FIFO is full during a DPI pixel line storage</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span><span class="comment"> */</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a419427fa26a2749da828892712998f1c"> 2400</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_DPI_BPLD_WR_ERR_MASK (0x80U)</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a100592ea1a1efd8e10c92439a8abd15a"> 2401</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_DPI_BPLD_WR_ERR_SHIFT (7U)</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a72c85e0f0085815aeefffd298d6945ea"> 2402</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_DPI_BPLD_WR_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE1_FORCE_DPI_BPLD_WR_ERR_SHIFT) &amp; MIPI_DSI_INT_FORCE1_FORCE_DPI_BPLD_WR_ERR_MASK)</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2b0d886a2a5b5c4417037ef3095c39c3"> 2403</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_DPI_BPLD_WR_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE1_FORCE_DPI_BPLD_WR_ERR_MASK) &gt;&gt; MIPI_DSI_INT_FORCE1_FORCE_DPI_BPLD_WR_ERR_SHIFT)</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span> </div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span><span class="comment">/*</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span><span class="comment"> * FORCE_EOPT_ERR (RW)</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="comment"> *</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span><span class="comment"> * force that the EoTp packet has not been received at the end of the incoming peripheral transmission</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span><span class="comment"> */</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a50562365c0cea43611b182c22f74dd54"> 2410</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_EOPT_ERR_MASK (0x40U)</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2dc03922001f323910ac3804f786c0de"> 2411</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_EOPT_ERR_SHIFT (6U)</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a745ecf989d5c1d9d3fddbbec00f8e7f2"> 2412</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_EOPT_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE1_FORCE_EOPT_ERR_SHIFT) &amp; MIPI_DSI_INT_FORCE1_FORCE_EOPT_ERR_MASK)</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af6256b0215658ab4c8c40d15697b8fe2"> 2413</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_EOPT_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE1_FORCE_EOPT_ERR_MASK) &gt;&gt; MIPI_DSI_INT_FORCE1_FORCE_EOPT_ERR_SHIFT)</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span> </div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span><span class="comment">/*</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span><span class="comment"> * FORCE_PKT_SIZE_ERR (RW)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span><span class="comment"> *</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span><span class="comment"> * force that the packet size error has been detected during the packet reception</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span><span class="comment"> */</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae487b8e647bd0e5600e6f7aff1f2fd62"> 2420</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_PKT_SIZE_ERR_MASK (0x20U)</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af6c36315a6abab69b1d664e22860b540"> 2421</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_PKT_SIZE_ERR_SHIFT (5U)</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa10ea2f24e5e64489cb9f6ae94499d4e"> 2422</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_PKT_SIZE_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE1_FORCE_PKT_SIZE_ERR_SHIFT) &amp; MIPI_DSI_INT_FORCE1_FORCE_PKT_SIZE_ERR_MASK)</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2f56d8aecbde1b29c29ab339c9fe2737"> 2423</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_PKT_SIZE_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE1_FORCE_PKT_SIZE_ERR_MASK) &gt;&gt; MIPI_DSI_INT_FORCE1_FORCE_PKT_SIZE_ERR_SHIFT)</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span> </div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span><span class="comment">/*</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span><span class="comment"> * FORCE_CRC_ERR (RW)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span><span class="comment"> *</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="comment"> * force that the CRC error has been detected in the reveived packet payload</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="comment"> */</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aeee8e1e0f8044b42765744c33db578a4"> 2430</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_CRC_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a80618ab5de5d70559263109e2ae9852f"> 2431</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_CRC_ERR_SHIFT (4U)</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a74d9309f83ffcda817c2c386c14b4f9e"> 2432</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_CRC_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE1_FORCE_CRC_ERR_SHIFT) &amp; MIPI_DSI_INT_FORCE1_FORCE_CRC_ERR_MASK)</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5308953f49cd86bef9850c71ed282d68"> 2433</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_CRC_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE1_FORCE_CRC_ERR_MASK) &gt;&gt; MIPI_DSI_INT_FORCE1_FORCE_CRC_ERR_SHIFT)</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span> </div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span><span class="comment">/*</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span><span class="comment"> * FORCE_ECC_MULTI_ERR (RW)</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span><span class="comment"> *</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="comment"> * force that the ECC multiple error has been detected in a revieved packet</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><span class="comment"> */</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad7da7f445a2b17db9d27038fbb93e05b"> 2440</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_ECC_MULTI_ERR_MASK (0x8U)</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a42bfd2e37307dab15ca51a1b0ef9d4db"> 2441</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_ECC_MULTI_ERR_SHIFT (3U)</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a42c81c41bca473801eec0eeca3d89ab1"> 2442</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_ECC_MULTI_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE1_FORCE_ECC_MULTI_ERR_SHIFT) &amp; MIPI_DSI_INT_FORCE1_FORCE_ECC_MULTI_ERR_MASK)</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae42efec6ee22e9ec2461ceff58c4f0a8"> 2443</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_ECC_MULTI_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE1_FORCE_ECC_MULTI_ERR_MASK) &gt;&gt; MIPI_DSI_INT_FORCE1_FORCE_ECC_MULTI_ERR_SHIFT)</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span> </div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span><span class="comment">/*</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span><span class="comment"> * FORCE_ECC_SIGLE_ERR (RW)</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span><span class="comment"> *</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span><span class="comment"> * force that the ECC single error has been detected and corrected in a reveived packet</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="comment"> */</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6de9bf8417c64cc72f4dd997e766ada8"> 2450</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_ECC_SIGLE_ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae9320837fd360a0f7c98833696a3ccf1"> 2451</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_ECC_SIGLE_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a91fb34629452696f716f8a78e64f985d"> 2452</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_ECC_SIGLE_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE1_FORCE_ECC_SIGLE_ERR_SHIFT) &amp; MIPI_DSI_INT_FORCE1_FORCE_ECC_SIGLE_ERR_MASK)</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a929829b36a2097896b2bab0f765a6fd6"> 2453</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_ECC_SIGLE_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE1_FORCE_ECC_SIGLE_ERR_MASK) &gt;&gt; MIPI_DSI_INT_FORCE1_FORCE_ECC_SIGLE_ERR_SHIFT)</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span> </div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="comment">/*</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="comment"> * FORCE_TO_LP_TX (RW)</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="comment"> *</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span><span class="comment"> * force that the low-power reception timeout counter reached the end and contention has been detected</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span><span class="comment"> */</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a84c81ba4a4dd86c19a21e9df100ec6d2"> 2460</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_TO_LP_TX_MASK (0x2U)</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7d8212da3ca59210a47017df80452f38"> 2461</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_TO_LP_TX_SHIFT (1U)</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ada07b945a520a30a6c0386b2ed353a3b"> 2462</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_TO_LP_TX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE1_FORCE_TO_LP_TX_SHIFT) &amp; MIPI_DSI_INT_FORCE1_FORCE_TO_LP_TX_MASK)</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a56b31b012cdc9d0f3c323fec737fcaaa"> 2463</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_TO_LP_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE1_FORCE_TO_LP_TX_MASK) &gt;&gt; MIPI_DSI_INT_FORCE1_FORCE_TO_LP_TX_SHIFT)</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span> </div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span><span class="comment">/*</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span><span class="comment"> * FORCE_TO_HS_TX (RW)</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="comment"> *</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="comment"> * force that the high-speed transmission timeout counter reached the end and contention has been detected</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="comment"> */</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab2dfb6f78b69523a04edb839383c45e5"> 2470</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_TO_HS_TX_MASK (0x1U)</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3febee7003745e7a86467c9f07bb1054"> 2471</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_TO_HS_TX_SHIFT (0U)</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a24733c967641f6460296668b6d82a166"> 2472</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_TO_HS_TX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_INT_FORCE1_FORCE_TO_HS_TX_SHIFT) &amp; MIPI_DSI_INT_FORCE1_FORCE_TO_HS_TX_MASK)</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a975d28b8c700136be3047d2b60924e45"> 2473</a></span><span class="preprocessor">#define MIPI_DSI_INT_FORCE1_FORCE_TO_HS_TX_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_INT_FORCE1_FORCE_TO_HS_TX_MASK) &gt;&gt; MIPI_DSI_INT_FORCE1_FORCE_TO_HS_TX_SHIFT)</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span> </div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span><span class="comment">/* Bitfield definition for register: PHY_TMR_RD */</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span><span class="comment">/*</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><span class="comment"> * MAX_RD_TIME (RW)</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span><span class="comment"> *</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span><span class="comment"> * the maximum time required to perform a read command in lane byte clock cycles.</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span><span class="comment"> */</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4d720d813e623ca1d102bd5ae73159c7"> 2481</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_RD_MAX_RD_TIME_MASK (0x7FFFU)</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adac60f85ada9bfe573f55a9dbc5dedf5"> 2482</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_RD_MAX_RD_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a0cf07efbcc9e958cd45d4e813afd1444"> 2483</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_RD_MAX_RD_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_TMR_RD_MAX_RD_TIME_SHIFT) &amp; MIPI_DSI_PHY_TMR_RD_MAX_RD_TIME_MASK)</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a73a21efffbc3700b6c1eb527e2ab2804"> 2484</a></span><span class="preprocessor">#define MIPI_DSI_PHY_TMR_RD_MAX_RD_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_TMR_RD_MAX_RD_TIME_MASK) &gt;&gt; MIPI_DSI_PHY_TMR_RD_MAX_RD_TIME_SHIFT)</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span> </div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><span class="comment">/* Bitfield definition for register: AUTO_ULPS_MIN_TIME */</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="comment">/*</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="comment"> * ULPS_MIN_TIME (RW)</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span><span class="comment"> *</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="comment"> * configures the minimum time required by phy between ulpsactivenot and ulpsexitreq for clock and data lane</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span><span class="comment"> */</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a197d3d56a8e20012ea3772b68768413e"> 2492</a></span><span class="preprocessor">#define MIPI_DSI_AUTO_ULPS_MIN_TIME_ULPS_MIN_TIME_MASK (0xFFFU)</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a78341184c0607d8f0cdcaad4b2df532b"> 2493</a></span><span class="preprocessor">#define MIPI_DSI_AUTO_ULPS_MIN_TIME_ULPS_MIN_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3ad0bffbd386ba945443f81fbd92fb7f"> 2494</a></span><span class="preprocessor">#define MIPI_DSI_AUTO_ULPS_MIN_TIME_ULPS_MIN_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_AUTO_ULPS_MIN_TIME_ULPS_MIN_TIME_SHIFT) &amp; MIPI_DSI_AUTO_ULPS_MIN_TIME_ULPS_MIN_TIME_MASK)</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad92e54cbe167e31606c4a30146dc3a7f"> 2495</a></span><span class="preprocessor">#define MIPI_DSI_AUTO_ULPS_MIN_TIME_ULPS_MIN_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_AUTO_ULPS_MIN_TIME_ULPS_MIN_TIME_MASK) &gt;&gt; MIPI_DSI_AUTO_ULPS_MIN_TIME_ULPS_MIN_TIME_SHIFT)</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span> </div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="comment">/* Bitfield definition for register: PHY_MODE */</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span><span class="comment">/*</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span><span class="comment"> * PHY_MODE (RW)</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="comment"> *</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span><span class="comment"> * sel DPHY or CPHY</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="comment"> */</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4a25dc6bd39ee2186f9da8092139c061"> 2503</a></span><span class="preprocessor">#define MIPI_DSI_PHY_MODE_PHY_MODE_MASK (0x1U)</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8bdd16567170ca23f0814bc3127449c3"> 2504</a></span><span class="preprocessor">#define MIPI_DSI_PHY_MODE_PHY_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#afc4aed1432a6717a8d109f11868e6d9c"> 2505</a></span><span class="preprocessor">#define MIPI_DSI_PHY_MODE_PHY_MODE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_PHY_MODE_PHY_MODE_SHIFT) &amp; MIPI_DSI_PHY_MODE_PHY_MODE_MASK)</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4563a8f4aa6dffa0b3d5f59218e2edeb"> 2506</a></span><span class="preprocessor">#define MIPI_DSI_PHY_MODE_PHY_MODE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_PHY_MODE_PHY_MODE_MASK) &gt;&gt; MIPI_DSI_PHY_MODE_PHY_MODE_SHIFT)</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span> </div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span><span class="comment">/* Bitfield definition for register: VID_SHADOW_CTRL */</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span><span class="comment">/*</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span><span class="comment"> * VID_SHADOW_PIN_REQ (RW)</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="comment"> *</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><span class="comment"> * when set to 1, the video request is done by external pin</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="comment"> */</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7dfb336be554730872ef4aedff6ebbb6"> 2514</a></span><span class="preprocessor">#define MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_PIN_REQ_MASK (0x10000UL)</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a110bd9fb3f44cf1237ce72bc5dccb347"> 2515</a></span><span class="preprocessor">#define MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_PIN_REQ_SHIFT (16U)</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2ca266a758ad66ff4737862078aeb200"> 2516</a></span><span class="preprocessor">#define MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_PIN_REQ_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_PIN_REQ_SHIFT) &amp; MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_PIN_REQ_MASK)</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae36690716bd49e23bfcb66b4109d2679"> 2517</a></span><span class="preprocessor">#define MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_PIN_REQ_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_PIN_REQ_MASK) &gt;&gt; MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_PIN_REQ_SHIFT)</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span> </div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span><span class="comment">/*</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span><span class="comment"> * VID_SHADOW_REQ (RW)</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span><span class="comment"> *</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span><span class="comment"> * when set to 1, request that the dpi register from regbank are copied to the auxiliary registers</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span><span class="comment"> */</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4832fc5331e80b3ed59a9e3789c47db2"> 2524</a></span><span class="preprocessor">#define MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_REQ_MASK (0x100U)</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a15465461c0e3c29ca2b4dec604e840b1"> 2525</a></span><span class="preprocessor">#define MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_REQ_SHIFT (8U)</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad885c4b95ab356e0be17d434d5c75540"> 2526</a></span><span class="preprocessor">#define MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_REQ_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_REQ_SHIFT) &amp; MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_REQ_MASK)</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1cc32e8af84632752ca61ad667e860cc"> 2527</a></span><span class="preprocessor">#define MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_REQ_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_REQ_MASK) &gt;&gt; MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_REQ_SHIFT)</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span> </div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span><span class="comment">/*</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span><span class="comment"> * VID_SHADOW_EN (RW)</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><span class="comment"> *</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span><span class="comment"> * when set to 1, DPI receives the active configuration from the auxiliary register</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span><span class="comment"> */</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8ce41c9c352334924463313acd0863de"> 2534</a></span><span class="preprocessor">#define MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a59022126791903ee0f075ec7daca19dd"> 2535</a></span><span class="preprocessor">#define MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a85c0c124fb4c6303796a3cba5ac4f504"> 2536</a></span><span class="preprocessor">#define MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_EN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_EN_SHIFT) &amp; MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_EN_MASK)</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a43f94cd338a1b1a087c12bdfa62a3f5b"> 2537</a></span><span class="preprocessor">#define MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_EN_MASK) &gt;&gt; MIPI_DSI_VID_SHADOW_CTRL_VID_SHADOW_EN_SHIFT)</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span> </div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="comment">/* Bitfield definition for register: DPI_VCID_ACT */</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span><span class="comment">/*</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span><span class="comment"> * DPI_VCID (R)</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span><span class="comment"> *</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span><span class="comment"> * specifies the DPI virtual channel id that is indexed to the video mode packets</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span><span class="comment"> */</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a034aabbac9063a63d7f31a4f4bdcb1e4"> 2545</a></span><span class="preprocessor">#define MIPI_DSI_DPI_VCID_ACT_DPI_VCID_MASK (0x3U)</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a638cf6e2428c8d248b116039d853c42d"> 2546</a></span><span class="preprocessor">#define MIPI_DSI_DPI_VCID_ACT_DPI_VCID_SHIFT (0U)</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a95b5f8173ee7778247a068235b7a88e2"> 2547</a></span><span class="preprocessor">#define MIPI_DSI_DPI_VCID_ACT_DPI_VCID_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_DPI_VCID_ACT_DPI_VCID_MASK) &gt;&gt; MIPI_DSI_DPI_VCID_ACT_DPI_VCID_SHIFT)</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span> </div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span><span class="comment">/* Bitfield definition for register: DPI_COLOR_CODING_ACT */</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="comment">/*</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><span class="comment"> * LOOSELY18_EN (R)</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="comment"> *</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="comment"> * avtivates loosely packed variant to 18-bit configuration</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span><span class="comment"> */</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3c6925a2ae38062c1e35dcc445f45902"> 2555</a></span><span class="preprocessor">#define MIPI_DSI_DPI_COLOR_CODING_ACT_LOOSELY18_EN_MASK (0x100U)</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aff92da71d761d4d8a7529c9404d3c6db"> 2556</a></span><span class="preprocessor">#define MIPI_DSI_DPI_COLOR_CODING_ACT_LOOSELY18_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3f7881c47814201139461ad564354992"> 2557</a></span><span class="preprocessor">#define MIPI_DSI_DPI_COLOR_CODING_ACT_LOOSELY18_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_DPI_COLOR_CODING_ACT_LOOSELY18_EN_MASK) &gt;&gt; MIPI_DSI_DPI_COLOR_CODING_ACT_LOOSELY18_EN_SHIFT)</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span> </div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span><span class="comment">/*</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span><span class="comment"> * DIP_COLOR_CODING (R)</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span><span class="comment"> *</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span><span class="comment"> * configures the DPI color for video mode</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="comment"> */</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad9c347b3444a974766adc5b668744c42"> 2564</a></span><span class="preprocessor">#define MIPI_DSI_DPI_COLOR_CODING_ACT_DIP_COLOR_CODING_MASK (0xFU)</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae9288cc3555c992941393cd920b7be61"> 2565</a></span><span class="preprocessor">#define MIPI_DSI_DPI_COLOR_CODING_ACT_DIP_COLOR_CODING_SHIFT (0U)</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a338523cbf24dc0ab9f47b5fa623830e5"> 2566</a></span><span class="preprocessor">#define MIPI_DSI_DPI_COLOR_CODING_ACT_DIP_COLOR_CODING_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_DPI_COLOR_CODING_ACT_DIP_COLOR_CODING_MASK) &gt;&gt; MIPI_DSI_DPI_COLOR_CODING_ACT_DIP_COLOR_CODING_SHIFT)</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span> </div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span><span class="comment">/* Bitfield definition for register: DPI_LP_CMD_TIM_ACT */</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span><span class="comment">/*</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span><span class="comment"> * OUTVACT_LPCMD_TIME (R)</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span><span class="comment"> *</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span><span class="comment"> * transmission of commands in low-power mode, it specifies the size in bytes of the lagest packet that can fit in a line during the VSA VBP and VFP regions.</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span><span class="comment"> */</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af7f6de5ea7cb81c987abb06cb49d8e4d"> 2574</a></span><span class="preprocessor">#define MIPI_DSI_DPI_LP_CMD_TIM_ACT_OUTVACT_LPCMD_TIME_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a54ed268a21ce091fef7bb2c5c3ce4acd"> 2575</a></span><span class="preprocessor">#define MIPI_DSI_DPI_LP_CMD_TIM_ACT_OUTVACT_LPCMD_TIME_SHIFT (16U)</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3bf0524ba36979f231124f37e7502800"> 2576</a></span><span class="preprocessor">#define MIPI_DSI_DPI_LP_CMD_TIM_ACT_OUTVACT_LPCMD_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_DPI_LP_CMD_TIM_ACT_OUTVACT_LPCMD_TIME_MASK) &gt;&gt; MIPI_DSI_DPI_LP_CMD_TIM_ACT_OUTVACT_LPCMD_TIME_SHIFT)</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span> </div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span><span class="comment">/*</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span><span class="comment"> * INVACT_LPCMD_TIME (R)</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span><span class="comment"> *</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span><span class="comment"> * transmission of commands in low-power mode, it specifies the size in bytes of the lagest packet that can fit in a line during the vact regions.</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span><span class="comment"> */</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9e23e24476ecf8d564a4d15330c25e18"> 2583</a></span><span class="preprocessor">#define MIPI_DSI_DPI_LP_CMD_TIM_ACT_INVACT_LPCMD_TIME_MASK (0xFFU)</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a999ff94fb4972a4ea18441cb15158068"> 2584</a></span><span class="preprocessor">#define MIPI_DSI_DPI_LP_CMD_TIM_ACT_INVACT_LPCMD_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2efcf74fee98028093f8522b80422124"> 2585</a></span><span class="preprocessor">#define MIPI_DSI_DPI_LP_CMD_TIM_ACT_INVACT_LPCMD_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_DPI_LP_CMD_TIM_ACT_INVACT_LPCMD_TIME_MASK) &gt;&gt; MIPI_DSI_DPI_LP_CMD_TIM_ACT_INVACT_LPCMD_TIME_SHIFT)</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span> </div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span><span class="comment">/* Bitfield definition for register: VID_MODE_CFG_ACT */</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span><span class="comment">/*</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span><span class="comment"> * LP_CMD_EN (R)</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span><span class="comment"> *</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="comment"> * enable the command transmission only in low-power mode</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span><span class="comment"> */</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9866f55c3585f0d09465016c9b6be92a"> 2593</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_CMD_EN_MASK (0x200U)</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae97e386cf40ff2f5eb88353446c6bb18"> 2594</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_CMD_EN_SHIFT (9U)</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa0e9a1abd44cf224828f02eabb199cdc"> 2595</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_CMD_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_ACT_LP_CMD_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_ACT_LP_CMD_EN_SHIFT)</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span> </div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span><span class="comment">/*</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span><span class="comment"> * FRAME_BTA_ACK_EN (R)</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span><span class="comment"> *</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="comment"> * enable the request for an acknowledge response at the end of a frame</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><span class="comment"> */</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3dd00a860a43aa7fcfb10280be07a6ae"> 2602</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_FRAME_BTA_ACK_EN_MASK (0x100U)</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5ac151b3780673ad395330b076f79c1a"> 2603</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_FRAME_BTA_ACK_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aca7e9c085d97b587a20179e3db8cd8f6"> 2604</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_FRAME_BTA_ACK_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_ACT_FRAME_BTA_ACK_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_ACT_FRAME_BTA_ACK_EN_SHIFT)</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span> </div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span><span class="comment">/*</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span><span class="comment"> * LP_HFP_EN (R)</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span><span class="comment"> *</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><span class="comment"> * enable the returne to low-power inside the HFP period when timing allows</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span><span class="comment"> */</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad3b3cb5215af65d838bb9035ffa3e1c1"> 2611</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_HFP_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a636620b3330d98283ab68d609072744f"> 2612</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_HFP_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac8b4394a0cdd8b6c2900292c9ab399f9"> 2613</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_HFP_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_ACT_LP_HFP_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_ACT_LP_HFP_EN_SHIFT)</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span> </div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span><span class="comment">/*</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span><span class="comment"> * LP_HBP_EN (R)</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span><span class="comment"> *</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span><span class="comment"> * enable the returne to low-power inside the HBP period when timing allows</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span><span class="comment"> */</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a74dc553743a2c9aec0643d4186dabd56"> 2620</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_HBP_EN_MASK (0x40U)</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a55b8aa18e89dc4c01dd73266099fb986"> 2621</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_HBP_EN_SHIFT (6U)</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9115e0ee779345457d252a39c431a0aa"> 2622</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_HBP_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_ACT_LP_HBP_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_ACT_LP_HBP_EN_SHIFT)</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span> </div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span><span class="comment">/*</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span><span class="comment"> * LP_VACT_EN (R)</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span><span class="comment"> *</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span><span class="comment"> * enable the returne to low-power inside the VACT period when timing allows</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span><span class="comment"> */</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4eb6f449529bece2483de32342d4fb25"> 2629</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_VACT_EN_MASK (0x20U)</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aac670a5822b0cf5060fb498cca9ae888"> 2630</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_VACT_EN_SHIFT (5U)</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae4bc4600c8bd03584b117c58332a8bec"> 2631</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_VACT_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_ACT_LP_VACT_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_ACT_LP_VACT_EN_SHIFT)</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span> </div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span><span class="comment">/*</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span><span class="comment"> * LP_VFP_EN (R)</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span><span class="comment"> *</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span><span class="comment"> * enable the returne to low-power inside the VFP period when timing allows</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><span class="comment"> */</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4d9d9525361f9ea8cab77944df44665e"> 2638</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_VFP_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acd0ab70a7254fa03e41e91c89e31e79f"> 2639</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_VFP_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8c3d782a08c279e59b109dee07b9813f"> 2640</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_VFP_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_ACT_LP_VFP_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_ACT_LP_VFP_EN_SHIFT)</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span> </div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span><span class="comment">/*</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span><span class="comment"> * LP_VBP_EN (R)</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span><span class="comment"> *</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span><span class="comment"> * enable the returne to low-power inside the VBP period when timing allows</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span><span class="comment"> */</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a01ef0c56092c57f2ba0527f566aa2499"> 2647</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_VBP_EN_MASK (0x8U)</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a15abb5ae8235cc4fc2bc0c76ec40f397"> 2648</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_VBP_EN_SHIFT (3U)</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5ed168d83010d226568b7b4173794dbf"> 2649</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_VBP_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_ACT_LP_VBP_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_ACT_LP_VBP_EN_SHIFT)</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span> </div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span><span class="comment">/*</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><span class="comment"> * LP_VSA_EN (R)</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span><span class="comment"> *</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="comment"> * enable the returne to low-power inside the VSA period when timing allows</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="comment"> */</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a85c33a24fb6bb22ab01ba138c74f41a4"> 2656</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_VSA_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad1aab5c045785d55b2a75b485ea9b0b5"> 2657</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_VSA_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a396ec4e7e6eaa91a8d84a833d69cc25b"> 2658</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_LP_VSA_EN_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_ACT_LP_VSA_EN_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_ACT_LP_VSA_EN_SHIFT)</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span> </div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span><span class="comment">/*</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span><span class="comment"> * VID_MODE_TYPE (R)</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span><span class="comment"> *</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span><span class="comment"> * specifies the video mode transmission type</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="comment"> */</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aaf261ea47baaf2f2aa08dd5eca1b8ab4"> 2665</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_VID_MODE_TYPE_MASK (0x3U)</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1008127ec38a7fc9f08791e0dc0272d1"> 2666</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_VID_MODE_TYPE_SHIFT (0U)</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a76a83e90ed65f88543fae65410249619"> 2667</a></span><span class="preprocessor">#define MIPI_DSI_VID_MODE_CFG_ACT_VID_MODE_TYPE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_MODE_CFG_ACT_VID_MODE_TYPE_MASK) &gt;&gt; MIPI_DSI_VID_MODE_CFG_ACT_VID_MODE_TYPE_SHIFT)</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span> </div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span><span class="comment">/* Bitfield definition for register: VID_PKT_SIZE_ACT */</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span><span class="comment">/*</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span><span class="comment"> * VID_PKT_SIZE (R)</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span><span class="comment"> *</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span><span class="comment"> * the number of pixels in a single video packet</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="comment"> */</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#affd0c6fd055df8181c9362106d3adef2"> 2675</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_SIZE_ACT_VID_PKT_SIZE_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa2cea4a946a0de2bafbe6f03033d8d62"> 2676</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_SIZE_ACT_VID_PKT_SIZE_SHIFT (0U)</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a83af203b8c1e254236704a11c84dfc96"> 2677</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_SIZE_ACT_VID_PKT_SIZE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_PKT_SIZE_ACT_VID_PKT_SIZE_MASK) &gt;&gt; MIPI_DSI_VID_PKT_SIZE_ACT_VID_PKT_SIZE_SHIFT)</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span> </div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span><span class="comment">/* Bitfield definition for register: VID_NUM_CHUNKS_ACT */</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span><span class="comment">/*</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="comment"> * VID_NUM_CHUNKS (R)</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span><span class="comment"> *</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span><span class="comment"> * the number of chunks to be transmitted during a line period</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span><span class="comment"> */</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af6063815220a29d98da0bf12c43c9356"> 2685</a></span><span class="preprocessor">#define MIPI_DSI_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_MASK (0x1FFFU)</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a943597f1918f23f8ec770209bf3323fe"> 2686</a></span><span class="preprocessor">#define MIPI_DSI_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_SHIFT (0U)</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa4a141699168dee3ee2c195ea57f4e11"> 2687</a></span><span class="preprocessor">#define MIPI_DSI_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_MASK) &gt;&gt; MIPI_DSI_VID_NUM_CHUNKS_ACT_VID_NUM_CHUNKS_SHIFT)</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span> </div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span><span class="comment">/* Bitfield definition for register: VID_NULL_SIZE_ACT */</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span><span class="comment">/*</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span><span class="comment"> * VID_NULL_SIZE (R)</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span><span class="comment"> *</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span><span class="comment"> * the number of bytes in side a null packet</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="comment"> */</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a39521867e3642862f829db8b356020c9"> 2695</a></span><span class="preprocessor">#define MIPI_DSI_VID_NULL_SIZE_ACT_VID_NULL_SIZE_MASK (0x1FFFU)</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab1330a734e0674c2fa586f25ccd139c8"> 2696</a></span><span class="preprocessor">#define MIPI_DSI_VID_NULL_SIZE_ACT_VID_NULL_SIZE_SHIFT (0U)</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acd3af97266f92940ee41bed3cef156e6"> 2697</a></span><span class="preprocessor">#define MIPI_DSI_VID_NULL_SIZE_ACT_VID_NULL_SIZE_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_NULL_SIZE_ACT_VID_NULL_SIZE_MASK) &gt;&gt; MIPI_DSI_VID_NULL_SIZE_ACT_VID_NULL_SIZE_SHIFT)</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span> </div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span><span class="comment">/* Bitfield definition for register: VID_HSA_TIME_ACT */</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span><span class="comment">/*</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span><span class="comment"> * VID_HSA_TIME (R)</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span><span class="comment"> *</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span><span class="comment"> * the horizontal synchronism active period in lane byte clock cycles</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="comment"> */</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac56d7ada4510c1c1a4484ce8a3b4e806"> 2705</a></span><span class="preprocessor">#define MIPI_DSI_VID_HSA_TIME_ACT_VID_HSA_TIME_MASK (0xFFFU)</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab543caf7abc439ac669a5da6cbf7357b"> 2706</a></span><span class="preprocessor">#define MIPI_DSI_VID_HSA_TIME_ACT_VID_HSA_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8565e1419c3ea366961aefde2dcbb1ef"> 2707</a></span><span class="preprocessor">#define MIPI_DSI_VID_HSA_TIME_ACT_VID_HSA_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_HSA_TIME_ACT_VID_HSA_TIME_MASK) &gt;&gt; MIPI_DSI_VID_HSA_TIME_ACT_VID_HSA_TIME_SHIFT)</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span> </div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span><span class="comment">/* Bitfield definition for register: VID_HBP_TIME_ACT */</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span><span class="comment">/*</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span><span class="comment"> * VID_HBP_TIME (R)</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span><span class="comment"> *</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span><span class="comment"> * the horizontal back porch period in lane byte clock cycles</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="comment"> */</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aaf38a7442a5ef10b63ff872f8fff0891"> 2715</a></span><span class="preprocessor">#define MIPI_DSI_VID_HBP_TIME_ACT_VID_HBP_TIME_MASK (0xFFFU)</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa038e4efb4c4c1abeb8eafb5f5230a52"> 2716</a></span><span class="preprocessor">#define MIPI_DSI_VID_HBP_TIME_ACT_VID_HBP_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a434c22162666917e1555a7bf992895d7"> 2717</a></span><span class="preprocessor">#define MIPI_DSI_VID_HBP_TIME_ACT_VID_HBP_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_HBP_TIME_ACT_VID_HBP_TIME_MASK) &gt;&gt; MIPI_DSI_VID_HBP_TIME_ACT_VID_HBP_TIME_SHIFT)</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span> </div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span><span class="comment">/* Bitfield definition for register: VID_HLINE_TIME_ACT */</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span><span class="comment">/*</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="comment"> * VID_HLINE_TIME (R)</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span><span class="comment"> *</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span><span class="comment"> * the size of total line: hsa+hbp+hact+hfp</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span><span class="comment"> */</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7a04b4f4388ed2fc5b8b04c3ee06da72"> 2725</a></span><span class="preprocessor">#define MIPI_DSI_VID_HLINE_TIME_ACT_VID_HLINE_TIME_MASK (0x7FFFU)</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a321d602ddd47ca7978eedc52900a54d3"> 2726</a></span><span class="preprocessor">#define MIPI_DSI_VID_HLINE_TIME_ACT_VID_HLINE_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a6940610f8a3b53d9ed00f1bd549faa04"> 2727</a></span><span class="preprocessor">#define MIPI_DSI_VID_HLINE_TIME_ACT_VID_HLINE_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_HLINE_TIME_ACT_VID_HLINE_TIME_MASK) &gt;&gt; MIPI_DSI_VID_HLINE_TIME_ACT_VID_HLINE_TIME_SHIFT)</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span> </div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span><span class="comment">/* Bitfield definition for register: VID_VSA_LINES_ACT */</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span><span class="comment">/*</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span><span class="comment"> * VSA_LINES (R)</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span><span class="comment"> *</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span><span class="comment"> * vertical synchronism active period</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span><span class="comment"> */</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7685cde0b08d15776c01afdc8942a16d"> 2735</a></span><span class="preprocessor">#define MIPI_DSI_VID_VSA_LINES_ACT_VSA_LINES_MASK (0x3FFU)</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab673a5ea89b7adc67279420eae626585"> 2736</a></span><span class="preprocessor">#define MIPI_DSI_VID_VSA_LINES_ACT_VSA_LINES_SHIFT (0U)</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a919c6037ea210537ef26836c58a1ec92"> 2737</a></span><span class="preprocessor">#define MIPI_DSI_VID_VSA_LINES_ACT_VSA_LINES_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_VSA_LINES_ACT_VSA_LINES_MASK) &gt;&gt; MIPI_DSI_VID_VSA_LINES_ACT_VSA_LINES_SHIFT)</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span> </div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="comment">/* Bitfield definition for register: VID_VBP_LINES_ACT */</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span><span class="comment">/*</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span><span class="comment"> * VBP_LINES (R)</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span><span class="comment"> *</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span><span class="comment"> * vertical back porch period</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span><span class="comment"> */</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ab4f7386be3f4af9ac4728e6aedb03a2d"> 2745</a></span><span class="preprocessor">#define MIPI_DSI_VID_VBP_LINES_ACT_VBP_LINES_MASK (0x3FFU)</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a481ee5e3908f7387c848fa7995f8f204"> 2746</a></span><span class="preprocessor">#define MIPI_DSI_VID_VBP_LINES_ACT_VBP_LINES_SHIFT (0U)</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a3034efb35fe5bad519bb27b935b27652"> 2747</a></span><span class="preprocessor">#define MIPI_DSI_VID_VBP_LINES_ACT_VBP_LINES_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_VBP_LINES_ACT_VBP_LINES_MASK) &gt;&gt; MIPI_DSI_VID_VBP_LINES_ACT_VBP_LINES_SHIFT)</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span> </div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><span class="comment">/* Bitfield definition for register: VID_VFP_LINES_ACT */</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><span class="comment">/*</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span><span class="comment"> * VFP_LINES (R)</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span><span class="comment"> *</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span><span class="comment"> * vertical porch period</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="comment"> */</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acba64fbeb27ddd42bf8cdff40010bbc7"> 2755</a></span><span class="preprocessor">#define MIPI_DSI_VID_VFP_LINES_ACT_VFP_LINES_MASK (0x3FFU)</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a92c8fbd046f7529ae0ec8f886d4e9fd0"> 2756</a></span><span class="preprocessor">#define MIPI_DSI_VID_VFP_LINES_ACT_VFP_LINES_SHIFT (0U)</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8eed6abc14012130bb4a748bf71d09ab"> 2757</a></span><span class="preprocessor">#define MIPI_DSI_VID_VFP_LINES_ACT_VFP_LINES_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_VFP_LINES_ACT_VFP_LINES_MASK) &gt;&gt; MIPI_DSI_VID_VFP_LINES_ACT_VFP_LINES_SHIFT)</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span> </div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span><span class="comment">/* Bitfield definition for register: VID_VACTIVE_LINES_ACT */</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span><span class="comment">/*</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span><span class="comment"> * V_ACTIVE_LINES (R)</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span><span class="comment"> *</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="comment"> * vertical active period</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><span class="comment"> */</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af94c7ff97e94d8d99e6ee675b2522bb9"> 2765</a></span><span class="preprocessor">#define MIPI_DSI_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a32db793d44d3cec1dfe61c8d80ea8ae0"> 2766</a></span><span class="preprocessor">#define MIPI_DSI_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_SHIFT (0U)</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aabe16d40dfd503bf1b2d7789d02bc236"> 2767</a></span><span class="preprocessor">#define MIPI_DSI_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_MASK) &gt;&gt; MIPI_DSI_VID_VACTIVE_LINES_ACT_V_ACTIVE_LINES_SHIFT)</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span> </div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="comment">/* Bitfield definition for register: VID_PKT_STATUS */</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><span class="comment">/*</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><span class="comment"> * DPI_BUFF_PLD_FULL (R)</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span><span class="comment"> *</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="comment"> * This bit indicates the full status of the payload internal buffer</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span><span class="comment"> * for video Mode. This bit is set to 0 for command Mode</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="comment"> */</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aaf58ada6919c6da2d046bcb6d2f52bdc"> 2776</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_BUFF_PLD_FULL_MASK (0x20000UL)</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a766103b40e8aa1fc837b90df6eeb58aa"> 2777</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_BUFF_PLD_FULL_SHIFT (17U)</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a521129eafaa198699f44f4199406b8a8"> 2778</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_BUFF_PLD_FULL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_PKT_STATUS_DPI_BUFF_PLD_FULL_MASK) &gt;&gt; MIPI_DSI_VID_PKT_STATUS_DPI_BUFF_PLD_FULL_SHIFT)</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span> </div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span><span class="comment">/*</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span><span class="comment"> * DPI_BUFF_PLD_EMPTY (R)</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span><span class="comment"> *</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><span class="comment"> * This bit indicates the empty status of the payload internal</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span><span class="comment"> * buffer for video Mode. This bit is set to 0 for command Mod</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span><span class="comment"> */</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a206548ae6660965fd572fc74f14e781c"> 2786</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_BUFF_PLD_EMPTY_MASK (0x10000UL)</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a20755738143c7e6a6d7b02cc76377b6e"> 2787</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_BUFF_PLD_EMPTY_SHIFT (16U)</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a247bb329132ae9037ea4e7604b846eee"> 2788</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_BUFF_PLD_EMPTY_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_PKT_STATUS_DPI_BUFF_PLD_EMPTY_MASK) &gt;&gt; MIPI_DSI_VID_PKT_STATUS_DPI_BUFF_PLD_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span> </div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span><span class="comment">/*</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span><span class="comment"> * DPI_PLD_W_FULL (R)</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span><span class="comment"> *</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="comment"> * This bit indicates the full status of write payload FIFO for</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span><span class="comment"> * video Mode. This bit is set to 0 for command Mode</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span><span class="comment"> */</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a83fd74b1094b8ffbe6bec1f5cbd70ce3"> 2796</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_PLD_W_FULL_MASK (0x8U)</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a5b4fdf60aa84b6740ceaf45a1509675c"> 2797</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_PLD_W_FULL_SHIFT (3U)</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1461f33b4fd2c0effc67afc54d1ad0d4"> 2798</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_PLD_W_FULL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_PKT_STATUS_DPI_PLD_W_FULL_MASK) &gt;&gt; MIPI_DSI_VID_PKT_STATUS_DPI_PLD_W_FULL_SHIFT)</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span> </div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span><span class="comment">/*</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span><span class="comment"> * DPI_PLD_W_EMPTY (R)</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span><span class="comment"> *</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="comment"> * This bit indicates the empty status of write payload FIFO for</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span><span class="comment"> * video Mode. This bit is set to 0 for command Mode</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><span class="comment"> */</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a9e4bedd199c06715ccad10c4f54f4a6b"> 2806</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_PLD_W_EMPTY_MASK (0x4U)</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a4944f7cb547b0f039c56e56c2b3b9741"> 2807</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_PLD_W_EMPTY_SHIFT (2U)</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#acd98b2faeceda6bb2a986d21945441ef"> 2808</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_PLD_W_EMPTY_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_PKT_STATUS_DPI_PLD_W_EMPTY_MASK) &gt;&gt; MIPI_DSI_VID_PKT_STATUS_DPI_PLD_W_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span> </div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span><span class="comment">/*</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span><span class="comment"> * DPI_CMD_W_FULL (R)</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span><span class="comment"> *</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span><span class="comment"> * This bit indicates the full status of write command FIFO for</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span><span class="comment"> * video Mode. This bit is set to 0 for command Mode</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span><span class="comment"> */</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a7e00592edd85f06fdc013e1d2c81e08e"> 2816</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_CMD_W_FULL_MASK (0x2U)</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a111a014bf13a2912cf58d82f58b0efef"> 2817</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_CMD_W_FULL_SHIFT (1U)</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8b762c5b0fc8d90955b295c8e6a935bc"> 2818</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_CMD_W_FULL_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_PKT_STATUS_DPI_CMD_W_FULL_MASK) &gt;&gt; MIPI_DSI_VID_PKT_STATUS_DPI_CMD_W_FULL_SHIFT)</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span> </div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span><span class="comment">/*</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="comment"> * DPI_CMD_W_EMPTY (R)</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span><span class="comment"> *</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span><span class="comment"> * This bit indicates the empty status of write command FIFO</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span><span class="comment"> * for video Mode. This bit is set to 0 for command Mode</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span><span class="comment"> */</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a47666ae7c4d44104a068727b674aaf3a"> 2826</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_CMD_W_EMPTY_MASK (0x1U)</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af9d4091be1ea372f720b1c03416418ee"> 2827</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_CMD_W_EMPTY_SHIFT (0U)</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a11acdfb94a75e9bb9112213fcf4a3f2e"> 2828</a></span><span class="preprocessor">#define MIPI_DSI_VID_PKT_STATUS_DPI_CMD_W_EMPTY_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_VID_PKT_STATUS_DPI_CMD_W_EMPTY_MASK) &gt;&gt; MIPI_DSI_VID_PKT_STATUS_DPI_CMD_W_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span> </div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span><span class="comment">/* Bitfield definition for register: SDF_3D_ACT */</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="comment">/*</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span><span class="comment"> * SEND_3D_CFG (R)</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span><span class="comment"> *</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span><span class="comment"> * When set, causes the next VSS packet to include 3D control</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span><span class="comment"> * payload in every VSS packet.</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span><span class="comment"> */</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a2ed5d1c89443d3957ad03c79080cc71d"> 2837</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_ACT_SEND_3D_CFG_MASK (0x10000UL)</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aa0a1c24106d9cf88216c2e9e0baf1bb3"> 2838</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_ACT_SEND_3D_CFG_SHIFT (16U)</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#aace8e461816c166354d868708ce5185f"> 2839</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_ACT_SEND_3D_CFG_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_SDF_3D_ACT_SEND_3D_CFG_MASK) &gt;&gt; MIPI_DSI_SDF_3D_ACT_SEND_3D_CFG_SHIFT)</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span> </div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span><span class="comment">/*</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span><span class="comment"> * RIGHT_FIRST (R)</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span><span class="comment"> *</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span><span class="comment"> * This bit specifies the left/right order</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span><span class="comment"> */</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ae64d49b6ce7105b4d6bbb7f7152a5539"> 2846</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_ACT_RIGHT_FIRST_MASK (0x20U)</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a13a6cec9d8ab04e59e41f205713b2e84"> 2847</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_ACT_RIGHT_FIRST_SHIFT (5U)</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#adb483b1af6be2de8bf30f87cc3c943dd"> 2848</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_ACT_RIGHT_FIRST_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_SDF_3D_ACT_RIGHT_FIRST_MASK) &gt;&gt; MIPI_DSI_SDF_3D_ACT_RIGHT_FIRST_SHIFT)</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span> </div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span><span class="comment">/*</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span><span class="comment"> * SECOND_VSYNC (R)</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span><span class="comment"> *</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span><span class="comment"> * This field specifies whether there is a second VSYNC pulse</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="comment"> * between Left and Right Images, when 3D Image Format is</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span><span class="comment"> * Frame-based</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span><span class="comment"> */</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a80f617d12349a90a4a2d74aa279b13bc"> 2857</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_ACT_SECOND_VSYNC_MASK (0x10U)</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#af287297e846a090e5b0b944b1806307d"> 2858</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_ACT_SECOND_VSYNC_SHIFT (4U)</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ac2af32ce061211db28f4d1aebc17b483"> 2859</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_ACT_SECOND_VSYNC_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_SDF_3D_ACT_SECOND_VSYNC_MASK) &gt;&gt; MIPI_DSI_SDF_3D_ACT_SECOND_VSYNC_SHIFT)</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span> </div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><span class="comment">/*</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span><span class="comment"> * FORMAT_3D (R)</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="comment"> *</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span><span class="comment"> * This field specifies 3D Image Format</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span><span class="comment"> */</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a49c6b3571ed55845c2feb456b3fbcb8e"> 2866</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_ACT_FORMAT_3D_MASK (0xCU)</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#ad3aef3cb5f1dbacf3991f04510b2e317"> 2867</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_ACT_FORMAT_3D_SHIFT (2U)</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a8d3de0abc17e5d2d2fed9ad9f7843589"> 2868</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_ACT_FORMAT_3D_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_SDF_3D_ACT_FORMAT_3D_MASK) &gt;&gt; MIPI_DSI_SDF_3D_ACT_FORMAT_3D_SHIFT)</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span> </div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span><span class="comment">/*</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span><span class="comment"> * MODE_3D (R)</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span><span class="comment"> *</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span><span class="comment"> * This field specifies 3D Mode On/Off and Display Orientation</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><span class="comment"> */</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a04ab4432332fe8e9de550adec1efbc30"> 2875</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_ACT_MODE_3D_MASK (0x3U)</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a90758e012349e4b740784a66f85aa4e5"> 2876</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_ACT_MODE_3D_SHIFT (0U)</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="hpm__mipi__dsi__regs_8h.html#a1d42d643da94698e42c02884627ccb7b"> 2877</a></span><span class="preprocessor">#define MIPI_DSI_SDF_3D_ACT_MODE_3D_GET(x) (((uint32_t)(x) &amp; MIPI_DSI_SDF_3D_ACT_MODE_3D_MASK) &gt;&gt; MIPI_DSI_SDF_3D_ACT_MODE_3D_SHIFT)</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span> </div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span> </div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span> </div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span> </div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_MIPI_DSI_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructMIPI__DSI__Type_html"><div class="ttname"><a href="structMIPI__DSI__Type.html">MIPI_DSI_Type</a></div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:12</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a00b588fbdc299f706dfd35073ea30f3d"><div class="ttname"><a href="structMIPI__DSI__Type.html#a00b588fbdc299f706dfd35073ea30f3d">MIPI_DSI_Type::SDF_3D</a></div><div class="ttdeci">__RW uint32_t SDF_3D</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:46</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a0390112cb54988265c9a3949e2004f3a"><div class="ttname"><a href="structMIPI__DSI__Type.html#a0390112cb54988265c9a3949e2004f3a">MIPI_DSI_Type::PHY_TMR_RD</a></div><div class="ttdeci">__RW uint32_t PHY_TMR_RD</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:66</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a049884c8e00ddfd11afdb6f6efcf0d33"><div class="ttname"><a href="structMIPI__DSI__Type.html#a049884c8e00ddfd11afdb6f6efcf0d33">MIPI_DSI_Type::PHY_TX_TRIGGERS</a></div><div class="ttdeci">__RW uint32_t PHY_TX_TRIGGERS</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:53</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a07a582ca800a6ea8e22033d8fc2d0eca"><div class="ttname"><a href="structMIPI__DSI__Type.html#a07a582ca800a6ea8e22033d8fc2d0eca">MIPI_DSI_Type::PWR_UP</a></div><div class="ttdeci">__RW uint32_t PWR_UP</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:14</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a0bb6893d35a5b19982ef9f9d0f086ca8"><div class="ttname"><a href="structMIPI__DSI__Type.html#a0bb6893d35a5b19982ef9f9d0f086ca8">MIPI_DSI_Type::VID_HBP_TIME</a></div><div class="ttdeci">__RW uint32_t VID_HBP_TIME</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:29</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a171cb28cdcd7fa32c52de6b4f88f5863"><div class="ttname"><a href="structMIPI__DSI__Type.html#a171cb28cdcd7fa32c52de6b4f88f5863">MIPI_DSI_Type::DPI_LP_CMD_TIM_ACT</a></div><div class="ttdeci">__R uint32_t DPI_LP_CMD_TIM_ACT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:74</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a1e924382b894481c3f655f51b2ce5fdc"><div class="ttname"><a href="structMIPI__DSI__Type.html#a1e924382b894481c3f655f51b2ce5fdc">MIPI_DSI_Type::SDF_3D_ACT</a></div><div class="ttdeci">__R uint32_t SDF_3D_ACT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:90</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a2429410c55cd8dac2a49d3a32d921f9f"><div class="ttname"><a href="structMIPI__DSI__Type.html#a2429410c55cd8dac2a49d3a32d921f9f">MIPI_DSI_Type::PHY_CAL</a></div><div class="ttdeci">__RW uint32_t PHY_CAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:61</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a268dc663496631a6e5a78cb7b5c07001"><div class="ttname"><a href="structMIPI__DSI__Type.html#a268dc663496631a6e5a78cb7b5c07001">MIPI_DSI_Type::PHY_TMR_CFG</a></div><div class="ttdeci">__RW uint32_t PHY_TMR_CFG</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:49</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a2805f45de3d965da63ac6f3ac5ce9be8"><div class="ttname"><a href="structMIPI__DSI__Type.html#a2805f45de3d965da63ac6f3ac5ce9be8">MIPI_DSI_Type::INT_ST0</a></div><div class="ttdeci">__R uint32_t INT_ST0</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:57</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a2d126787a00bf08934d3468a446026ae"><div class="ttname"><a href="structMIPI__DSI__Type.html#a2d126787a00bf08934d3468a446026ae">MIPI_DSI_Type::RESERVED4</a></div><div class="ttdeci">__R uint8_t RESERVED4[8]</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:70</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a2ed2bda32f0b860816dfc1b8b8b2f0f5"><div class="ttname"><a href="structMIPI__DSI__Type.html#a2ed2bda32f0b860816dfc1b8b8b2f0f5">MIPI_DSI_Type::VID_VACTIVE_LINES_ACT</a></div><div class="ttdeci">__R uint32_t VID_VACTIVE_LINES_ACT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:86</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a311faf47728d4fcf8d6836003c6cdee1"><div class="ttname"><a href="structMIPI__DSI__Type.html#a311faf47728d4fcf8d6836003c6cdee1">MIPI_DSI_Type::RESERVED7</a></div><div class="ttdeci">__R uint8_t RESERVED7[4]</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:87</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a372da1bec4c49a00978eefa7ae25ee49"><div class="ttname"><a href="structMIPI__DSI__Type.html#a372da1bec4c49a00978eefa7ae25ee49">MIPI_DSI_Type::VID_HLINE_TIME_ACT</a></div><div class="ttdeci">__R uint32_t VID_HLINE_TIME_ACT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:82</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a387915e66133771e3a0309fd04fc5fb2"><div class="ttname"><a href="structMIPI__DSI__Type.html#a387915e66133771e3a0309fd04fc5fb2">MIPI_DSI_Type::VID_VBP_LINES_ACT</a></div><div class="ttdeci">__R uint32_t VID_VBP_LINES_ACT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:84</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a3daea150b2aa10331299795cb4447fef"><div class="ttname"><a href="structMIPI__DSI__Type.html#a3daea150b2aa10331299795cb4447fef">MIPI_DSI_Type::VID_HBP_TIME_ACT</a></div><div class="ttdeci">__R uint32_t VID_HBP_TIME_ACT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:81</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a3fc66fb209f6aecbb896d7a217636bef"><div class="ttname"><a href="structMIPI__DSI__Type.html#a3fc66fb209f6aecbb896d7a217636bef">MIPI_DSI_Type::MODE_CFG</a></div><div class="ttdeci">__RW uint32_t MODE_CFG</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:23</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a45e19e8c10b3e8235b9a54ca3acb25e3"><div class="ttname"><a href="structMIPI__DSI__Type.html#a45e19e8c10b3e8235b9a54ca3acb25e3">MIPI_DSI_Type::VID_HSA_TIME_ACT</a></div><div class="ttdeci">__R uint32_t VID_HSA_TIME_ACT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:80</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a45e2ab2525e4b687989a9d99861c8f9d"><div class="ttname"><a href="structMIPI__DSI__Type.html#a45e2ab2525e4b687989a9d99861c8f9d">MIPI_DSI_Type::VID_HLINE_TIME</a></div><div class="ttdeci">__RW uint32_t VID_HLINE_TIME</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:30</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a46a710bfa8c8bf8b8942583441399595"><div class="ttname"><a href="structMIPI__DSI__Type.html#a46a710bfa8c8bf8b8942583441399595">MIPI_DSI_Type::HS_RD_TO_CNT</a></div><div class="ttdeci">__RW uint32_t HS_RD_TO_CNT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:41</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a4ab38bb8788108762dbd9ad49c093eb1"><div class="ttname"><a href="structMIPI__DSI__Type.html#a4ab38bb8788108762dbd9ad49c093eb1">MIPI_DSI_Type::VID_NULL_SIZE_ACT</a></div><div class="ttdeci">__R uint32_t VID_NULL_SIZE_ACT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:79</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a4db1718722f62363424cca332f0a2b7a"><div class="ttname"><a href="structMIPI__DSI__Type.html#a4db1718722f62363424cca332f0a2b7a">MIPI_DSI_Type::VID_VFP_LINES_ACT</a></div><div class="ttdeci">__R uint32_t VID_VFP_LINES_ACT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:85</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a54272e0c9ae1b608b0b582c130e5a567"><div class="ttname"><a href="structMIPI__DSI__Type.html#a54272e0c9ae1b608b0b582c130e5a567">MIPI_DSI_Type::PHY_ULPS_CTRL</a></div><div class="ttdeci">__RW uint32_t PHY_ULPS_CTRL</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:52</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a5f2f634d1e9f7fce61d70d1e1bde4a87"><div class="ttname"><a href="structMIPI__DSI__Type.html#a5f2f634d1e9f7fce61d70d1e1bde4a87">MIPI_DSI_Type::PHY_MODE</a></div><div class="ttdeci">__RW uint32_t PHY_MODE</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:68</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a64e6eb18d55a87387f0fe8583343823f"><div class="ttname"><a href="structMIPI__DSI__Type.html#a64e6eb18d55a87387f0fe8583343823f">MIPI_DSI_Type::VID_HSA_TIME</a></div><div class="ttdeci">__RW uint32_t VID_HSA_TIME</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:28</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a65bf16d4365e2437416a0b1b417a46dc"><div class="ttname"><a href="structMIPI__DSI__Type.html#a65bf16d4365e2437416a0b1b417a46dc">MIPI_DSI_Type::VID_NUM_CHUNKS</a></div><div class="ttdeci">__RW uint32_t VID_NUM_CHUNKS</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:26</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a6a670e58334914d81023b222f8dee098"><div class="ttname"><a href="structMIPI__DSI__Type.html#a6a670e58334914d81023b222f8dee098">MIPI_DSI_Type::INT_FORCE0</a></div><div class="ttdeci">__RW uint32_t INT_FORCE0</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:63</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a70a4555a27b0a42198c5ab4e0539db9f"><div class="ttname"><a href="structMIPI__DSI__Type.html#a70a4555a27b0a42198c5ab4e0539db9f">MIPI_DSI_Type::BTA_TO_CNT</a></div><div class="ttdeci">__RW uint32_t BTA_TO_CNT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:45</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a7123b19e64106bac338c2dbd0b51d37e"><div class="ttname"><a href="structMIPI__DSI__Type.html#a7123b19e64106bac338c2dbd0b51d37e">MIPI_DSI_Type::GEN_PLD_DATA</a></div><div class="ttdeci">__RW uint32_t GEN_PLD_DATA</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:38</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a73ebc845b6de3574505111fe172fc7e4"><div class="ttname"><a href="structMIPI__DSI__Type.html#a73ebc845b6de3574505111fe172fc7e4">MIPI_DSI_Type::VID_VACTIVE_LINES</a></div><div class="ttdeci">__RW uint32_t VID_VACTIVE_LINES</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:34</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a74bfb0568e479bc7ea2011640c3d9e0e"><div class="ttname"><a href="structMIPI__DSI__Type.html#a74bfb0568e479bc7ea2011640c3d9e0e">MIPI_DSI_Type::VID_PKT_SIZE</a></div><div class="ttdeci">__RW uint32_t VID_PKT_SIZE</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:25</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a77b97c312b547ae77bd4cd69a2f3e7e0"><div class="ttname"><a href="structMIPI__DSI__Type.html#a77b97c312b547ae77bd4cd69a2f3e7e0">MIPI_DSI_Type::HS_WR_TO_CNT</a></div><div class="ttdeci">__RW uint32_t HS_WR_TO_CNT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:43</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a7af33ad6860f218a711151dd665800db"><div class="ttname"><a href="structMIPI__DSI__Type.html#a7af33ad6860f218a711151dd665800db">MIPI_DSI_Type::GEN_HDR</a></div><div class="ttdeci">__RW uint32_t GEN_HDR</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:37</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a7bf9c4384fa9538bb3ded6b5e12a1bff"><div class="ttname"><a href="structMIPI__DSI__Type.html#a7bf9c4384fa9538bb3ded6b5e12a1bff">MIPI_DSI_Type::CLKMGR_CFG</a></div><div class="ttdeci">__RW uint32_t CLKMGR_CFG</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:15</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a81572114cc2009ace27dc4cbb628bbde"><div class="ttname"><a href="structMIPI__DSI__Type.html#a81572114cc2009ace27dc4cbb628bbde">MIPI_DSI_Type::RESERVED0</a></div><div class="ttdeci">__R uint8_t RESERVED0[16]</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:20</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a89c2efb128df86d749d28fa27b6355c4"><div class="ttname"><a href="structMIPI__DSI__Type.html#a89c2efb128df86d749d28fa27b6355c4">MIPI_DSI_Type::LP_WR_TO_CNT</a></div><div class="ttdeci">__RW uint32_t LP_WR_TO_CNT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:44</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a8c47286593529361cc7e60a9050e87ae"><div class="ttname"><a href="structMIPI__DSI__Type.html#a8c47286593529361cc7e60a9050e87ae">MIPI_DSI_Type::LPCLK_CTRL</a></div><div class="ttdeci">__RW uint32_t LPCLK_CTRL</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:47</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a8dea61d76bbd6bff2dfb2d328cace105"><div class="ttname"><a href="structMIPI__DSI__Type.html#a8dea61d76bbd6bff2dfb2d328cace105">MIPI_DSI_Type::PHY_TST_CTRL0</a></div><div class="ttdeci">__RW uint32_t PHY_TST_CTRL0</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:55</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a8e3d3f75ccbfe53444ddebec12af335a"><div class="ttname"><a href="structMIPI__DSI__Type.html#a8e3d3f75ccbfe53444ddebec12af335a">MIPI_DSI_Type::VID_VSA_LINES</a></div><div class="ttdeci">__RW uint32_t VID_VSA_LINES</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:31</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a91c65e5170f6ecde71b3cc7b2f7b4e44"><div class="ttname"><a href="structMIPI__DSI__Type.html#a91c65e5170f6ecde71b3cc7b2f7b4e44">MIPI_DSI_Type::INT_MSK1</a></div><div class="ttdeci">__RW uint32_t INT_MSK1</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:60</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a934c0008df3f35b04b0511bc6a05b4c2"><div class="ttname"><a href="structMIPI__DSI__Type.html#a934c0008df3f35b04b0511bc6a05b4c2">MIPI_DSI_Type::AUTO_ULPS_MIN_TIME</a></div><div class="ttdeci">__RW uint32_t AUTO_ULPS_MIN_TIME</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:67</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a940778760195675cb53f5307e5f22373"><div class="ttname"><a href="structMIPI__DSI__Type.html#a940778760195675cb53f5307e5f22373">MIPI_DSI_Type::LP_RD_TO_CNT</a></div><div class="ttdeci">__RW uint32_t LP_RD_TO_CNT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:42</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a9602193d8dcb1e06af258febd6597fa8"><div class="ttname"><a href="structMIPI__DSI__Type.html#a9602193d8dcb1e06af258febd6597fa8">MIPI_DSI_Type::DPI_LP_CMD_TIM</a></div><div class="ttdeci">__RW uint32_t DPI_LP_CMD_TIM</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:19</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a96e1623ceb11a3ead99dd1b358b34fb4"><div class="ttname"><a href="structMIPI__DSI__Type.html#a96e1623ceb11a3ead99dd1b358b34fb4">MIPI_DSI_Type::PHY_RSTZ</a></div><div class="ttdeci">__RW uint32_t PHY_RSTZ</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:50</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a9778f2841bac4f5c5dca8e6ae9a2ca7d"><div class="ttname"><a href="structMIPI__DSI__Type.html#a9778f2841bac4f5c5dca8e6ae9a2ca7d">MIPI_DSI_Type::RESERVED5</a></div><div class="ttdeci">__R uint8_t RESERVED5[4]</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:73</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a99c850c935a9137174cb3a0d99e0307d"><div class="ttname"><a href="structMIPI__DSI__Type.html#a99c850c935a9137174cb3a0d99e0307d">MIPI_DSI_Type::VID_NUM_CHUNKS_ACT</a></div><div class="ttdeci">__R uint32_t VID_NUM_CHUNKS_ACT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:78</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a9a55e4a2d56d3dac13deee5436c6928d"><div class="ttname"><a href="structMIPI__DSI__Type.html#a9a55e4a2d56d3dac13deee5436c6928d">MIPI_DSI_Type::VID_MODE_CFG</a></div><div class="ttdeci">__RW uint32_t VID_MODE_CFG</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:24</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a9c6890d8803efae9368ae0a913b82f6d"><div class="ttname"><a href="structMIPI__DSI__Type.html#a9c6890d8803efae9368ae0a913b82f6d">MIPI_DSI_Type::RESERVED2</a></div><div class="ttdeci">__R uint8_t RESERVED2[8]</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:62</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_a9eefd2ae5d6c66a2cd069b9efae74dee"><div class="ttname"><a href="structMIPI__DSI__Type.html#a9eefd2ae5d6c66a2cd069b9efae74dee">MIPI_DSI_Type::VID_PKT_STATUS</a></div><div class="ttdeci">__R uint32_t VID_PKT_STATUS</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:88</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_aa6054d2945657766e09053b4412bf6ad"><div class="ttname"><a href="structMIPI__DSI__Type.html#aa6054d2945657766e09053b4412bf6ad">MIPI_DSI_Type::DPI_COLOR_CODING</a></div><div class="ttdeci">__RW uint32_t DPI_COLOR_CODING</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:17</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_ab0afa9d3c6d27f32217293d0c78b8830"><div class="ttname"><a href="structMIPI__DSI__Type.html#ab0afa9d3c6d27f32217293d0c78b8830">MIPI_DSI_Type::CMD_MODE_CFG</a></div><div class="ttdeci">__RW uint32_t CMD_MODE_CFG</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:36</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_ab112698e1cbd58dbd93c1888dda75f49"><div class="ttname"><a href="structMIPI__DSI__Type.html#ab112698e1cbd58dbd93c1888dda75f49">MIPI_DSI_Type::TO_CNT_CFG</a></div><div class="ttdeci">__RW uint32_t TO_CNT_CFG</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:40</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_ab3519aa8f22a33aa342f152a6e516ff7"><div class="ttname"><a href="structMIPI__DSI__Type.html#ab3519aa8f22a33aa342f152a6e516ff7">MIPI_DSI_Type::INT_MSK0</a></div><div class="ttdeci">__RW uint32_t INT_MSK0</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:59</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_ab9c4047eb3ac0deabd954f432133bdee"><div class="ttname"><a href="structMIPI__DSI__Type.html#ab9c4047eb3ac0deabd954f432133bdee">MIPI_DSI_Type::RESERVED3</a></div><div class="ttdeci">__R uint8_t RESERVED3[20]</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:65</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_aba23d29e3e93d77082874bc368c6e5ec"><div class="ttname"><a href="structMIPI__DSI__Type.html#aba23d29e3e93d77082874bc368c6e5ec">MIPI_DSI_Type::CMD_PKT_STATUS</a></div><div class="ttdeci">__R uint32_t CMD_PKT_STATUS</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:39</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_ac42c503beb663e8ee223509c2512f7d3"><div class="ttname"><a href="structMIPI__DSI__Type.html#ac42c503beb663e8ee223509c2512f7d3">MIPI_DSI_Type::INT_ST1</a></div><div class="ttdeci">__R uint32_t INT_ST1</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:58</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_acda02e21f613e8ab5b9a1b44e41cc628"><div class="ttname"><a href="structMIPI__DSI__Type.html#acda02e21f613e8ab5b9a1b44e41cc628">MIPI_DSI_Type::DPI_VCID</a></div><div class="ttdeci">__RW uint32_t DPI_VCID</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:16</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_acdc2dcf75f356b9296bde73a46e07c0e"><div class="ttname"><a href="structMIPI__DSI__Type.html#acdc2dcf75f356b9296bde73a46e07c0e">MIPI_DSI_Type::VID_VBP_LINES</a></div><div class="ttdeci">__RW uint32_t VID_VBP_LINES</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:32</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_ad49092908ee852d9bcb33f0335b33880"><div class="ttname"><a href="structMIPI__DSI__Type.html#ad49092908ee852d9bcb33f0335b33880">MIPI_DSI_Type::DPI_COLOR_CODING_ACT</a></div><div class="ttdeci">__R uint32_t DPI_COLOR_CODING_ACT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:72</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_ad496b9cdf241840bf2ad5e217a25f571"><div class="ttname"><a href="structMIPI__DSI__Type.html#ad496b9cdf241840bf2ad5e217a25f571">MIPI_DSI_Type::VID_NULL_SIZE</a></div><div class="ttdeci">__RW uint32_t VID_NULL_SIZE</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:27</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_ad4a37b58bca55ce11d8b71497f1bb248"><div class="ttname"><a href="structMIPI__DSI__Type.html#ad4a37b58bca55ce11d8b71497f1bb248">MIPI_DSI_Type::RESERVED8</a></div><div class="ttdeci">__R uint8_t RESERVED8[36]</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:89</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_adca6e8cce25ce54355328c38f7a937e8"><div class="ttname"><a href="structMIPI__DSI__Type.html#adca6e8cce25ce54355328c38f7a937e8">MIPI_DSI_Type::VID_MODE_CFG_ACT</a></div><div class="ttdeci">__R uint32_t VID_MODE_CFG_ACT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:76</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_adea08065e1ff83779bd9ef6b06505927"><div class="ttname"><a href="structMIPI__DSI__Type.html#adea08065e1ff83779bd9ef6b06505927">MIPI_DSI_Type::RESERVED1</a></div><div class="ttdeci">__R uint8_t RESERVED1[4]</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:35</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_adf8ad4036f98ef94e7ca1e9e2bfd3342"><div class="ttname"><a href="structMIPI__DSI__Type.html#adf8ad4036f98ef94e7ca1e9e2bfd3342">MIPI_DSI_Type::VID_VFP_LINES</a></div><div class="ttdeci">__RW uint32_t VID_VFP_LINES</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:33</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_ae006c74143d9acdd37241275941c0a32"><div class="ttname"><a href="structMIPI__DSI__Type.html#ae006c74143d9acdd37241275941c0a32">MIPI_DSI_Type::DPI_VCID_ACT</a></div><div class="ttdeci">__R uint32_t DPI_VCID_ACT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:71</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_ae25741e4f338d04eda2ce0af3c60af9d"><div class="ttname"><a href="structMIPI__DSI__Type.html#ae25741e4f338d04eda2ce0af3c60af9d">MIPI_DSI_Type::INT_FORCE1</a></div><div class="ttdeci">__RW uint32_t INT_FORCE1</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:64</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_ae42833122bba0da139d829740ecf75be"><div class="ttname"><a href="structMIPI__DSI__Type.html#ae42833122bba0da139d829740ecf75be">MIPI_DSI_Type::VID_SHADOW_CTRL</a></div><div class="ttdeci">__RW uint32_t VID_SHADOW_CTRL</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:69</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_ae876859599f44d296c16d64a1e872db6"><div class="ttname"><a href="structMIPI__DSI__Type.html#ae876859599f44d296c16d64a1e872db6">MIPI_DSI_Type::VID_VSA_LINES_ACT</a></div><div class="ttdeci">__R uint32_t VID_VSA_LINES_ACT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:83</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_ae9b9d0a1f17d077dadf1d181009bf018"><div class="ttname"><a href="structMIPI__DSI__Type.html#ae9b9d0a1f17d077dadf1d181009bf018">MIPI_DSI_Type::PHY_STATUS</a></div><div class="ttdeci">__R uint32_t PHY_STATUS</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:54</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_aeabc71c791cedc1b11042d990579f361"><div class="ttname"><a href="structMIPI__DSI__Type.html#aeabc71c791cedc1b11042d990579f361">MIPI_DSI_Type::PHY_IF_CFG</a></div><div class="ttdeci">__RW uint32_t PHY_IF_CFG</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:51</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_aee0d878e01dcacba34409308e3b77c2e"><div class="ttname"><a href="structMIPI__DSI__Type.html#aee0d878e01dcacba34409308e3b77c2e">MIPI_DSI_Type::PHY_TMR_LPCLK_CFG</a></div><div class="ttdeci">__RW uint32_t PHY_TMR_LPCLK_CFG</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:48</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_af17181d0c54d97c974ef41aecaea3326"><div class="ttname"><a href="structMIPI__DSI__Type.html#af17181d0c54d97c974ef41aecaea3326">MIPI_DSI_Type::RESERVED6</a></div><div class="ttdeci">__R uint8_t RESERVED6[28]</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:75</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_af2b9d888e4cdc793d0e4bc3f34266615"><div class="ttname"><a href="structMIPI__DSI__Type.html#af2b9d888e4cdc793d0e4bc3f34266615">MIPI_DSI_Type::PCKHDL_CFG</a></div><div class="ttdeci">__RW uint32_t PCKHDL_CFG</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:21</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_af64243e67bb64bd95fbef20a4d475bd6"><div class="ttname"><a href="structMIPI__DSI__Type.html#af64243e67bb64bd95fbef20a4d475bd6">MIPI_DSI_Type::VERSION</a></div><div class="ttdeci">__R uint32_t VERSION</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:13</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_af730972371113c109bd720180201b9fc"><div class="ttname"><a href="structMIPI__DSI__Type.html#af730972371113c109bd720180201b9fc">MIPI_DSI_Type::VID_PKT_SIZE_ACT</a></div><div class="ttdeci">__R uint32_t VID_PKT_SIZE_ACT</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:77</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_af8c9399a8e55a7db5c5b91e7adacdc4f"><div class="ttname"><a href="structMIPI__DSI__Type.html#af8c9399a8e55a7db5c5b91e7adacdc4f">MIPI_DSI_Type::PHY_TST_CTRL1</a></div><div class="ttdeci">__RW uint32_t PHY_TST_CTRL1</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:56</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_af9fc24e3f930a03cbcb6770053e4ecd6"><div class="ttname"><a href="structMIPI__DSI__Type.html#af9fc24e3f930a03cbcb6770053e4ecd6">MIPI_DSI_Type::DPI_CFG_POL</a></div><div class="ttdeci">__RW uint32_t DPI_CFG_POL</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:18</div></div>
<div class="ttc" id="astructMIPI__DSI__Type_html_afad9c4a3a0a35c1afd3422a4bede1ead"><div class="ttname"><a href="structMIPI__DSI__Type.html#afad9c4a3a0a35c1afd3422a4bede1ead">MIPI_DSI_Type::GEN_VCID</a></div><div class="ttdeci">__RW uint32_t GEN_VCID</div><div class="ttdef"><b>Definition</b> hpm_mipi_dsi_regs.h:22</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="hpm__mipi__dsi__regs_8h.html">hpm_mipi_dsi_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:17 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
