 
                              IC Compiler II (TM)

                Version R-2020.09-SP3 for linux64 - Jan 19, 2021
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

source -echo ../script/design_setup.tcl
###############################################################
#  Generated by:      YONG-SHENG LIU (David)
#  Generated date:    2023/12/7
#  Design:            
#  Command:           # Using icc2
#                     (1) icc2_shell -gui 
#                     (2) icc2_shell -file design_setup.tcl
#                     (3) start_gui    -> when you are in icc2_shell
###############################################################
# used number of processor
set_host_options -max_cores 32
# library and tech file
create_lib CHIP -technology /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/ICC/umc_018_1p6m_mk_20ka_cic.tf                 -ref_libs { ../u18_cell_lib/fsa0m_a_generic_core_c.ndm                             ../u18_cell_lib/fsa0m_a_t33_generic_io_c.ndm                             ../u18_cell_lib/STD_LIB_macros.ndm                             ../u18_cell_lib/STD_LIB_physical_only.ndm                           } 
Warning: umc_018_1p6m_mk_20ka_cic.tf line 60, in Stipple rectangleX, pattern has a non-boolean value. (TECH-246)
Warning: umc_018_1p6m_mk_20ka_cic.tf line 73, in Stipple X, pattern has a non-boolean value. (TECH-246)
Warning: Cut layer 'via' has a non-cross primary default ContactCode 'VIA12A'. (line 907) (TECH-083w)
Information: Loading technology file '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/ICC/umc_018_1p6m_mk_20ka_cic.tf' (FILE-007)
# read synthesize file
read_verilog -top top ../../syn/top_syn.v
Information: Reading Verilog into new design 'top' in library 'CHIP'. (VR-012)
Loading verilog file '/home/user2/vsd23/vsd2371/vsd_final_ex/syn/top_syn.v'
Number of modules read: 103
Top level ports: 403
Total ports in all modules: 12806
Total nets in all modules: 49305
Total instances in all modules: 35355
Elapsed = 00:00:00.28, CPU = 00:00:00.27
link_block
Using libraries: CHIP fsa0m_a_generic_core_c fsa0m_a_t33_generic_io_c STD_LIB_macros STD_LIB_physical_only
Linking block CHIP:top.design
Information: User units loaded from library 'fsa0m_a_generic_core_c' (LNK-040)
Design 'top' was successfully linked.
report_ref_libs
****************************************
Report : Reference Library Report
Library: CHIP
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:42:23 2024
****************************************

    Name                     Path                                         Location
    ------------------------------------------------------------------------------
*+  fsa0m_a_generic_core_c   ../u18_cell_lib/fsa0m_a_generic_core_c.ndm   /home/user2/vsd23/vsd2371/vsd_final_ex/pr/u18_cell_lib/fsa0m_a_generic_core_c.ndm
*+  fsa0m_a_t33_generic_io_c ../u18_cell_lib/fsa0m_a_t33_generic_io_c.ndm /home/user2/vsd23/vsd2371/vsd_final_ex/pr/u18_cell_lib/fsa0m_a_t33_generic_io_c.ndm
*+  STD_LIB_macros           ../u18_cell_lib/STD_LIB_macros.ndm           /home/user2/vsd23/vsd2371/vsd_final_ex/pr/u18_cell_lib/STD_LIB_macros.ndm
*+  STD_LIB_physical_only    ../u18_cell_lib/STD_LIB_physical_only.ndm    /home/user2/vsd23/vsd2371/vsd_final_ex/pr/u18_cell_lib/STD_LIB_physical_only.ndm
    "*" = Library currently open
    "+" = Library has technology information
# read parasitic model file in TLUPlus format
read_parasitic_tech -name rcmax                     -tlup /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/ICC/tluplus/u18_rcmax.tluplus                     -layermap /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/ICC/tluplus/u18.map
read_parasitic_tech -name rcmin                     -tlup /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/ICC/tluplus/u18_rcmin.tluplus                     -layermap /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/ICC/tluplus/u18.map  
report_lib -parasitic_tech [current_lib]
****************************************
Report : library
Library: CHIP
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:42:23 2024
****************************************

Full name: /home/user2/vsd23/vsd2371/vsd_final_ex/pr/run/CHIP:CHIP
File name: /home/user2/vsd23/vsd2371/vsd_final_ex/pr/run/CHIP
Design count: 1
No timing data.


Parasitic tech data:
----------------------------------------
 Parasitic tech name:            rcmax
 Parasitic itf technology name:  MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K_RCMAX_xtor
 Parasitic tech type:            TLUPLUS
 Parasitic source file name:     /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/ICC/tluplus/u18_rcmax.tluplus
 Parasitic canonical file name:  /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/ICC/tluplus/u18_rcmax.tluplus

----------------------------------------
 Parasitic tech name:            rcmin
 Parasitic itf technology name:  MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K_RCMIN_xtor
 Parasitic tech type:            TLUPLUS
 Parasitic source file name:     /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/ICC/tluplus/u18_rcmin.tluplus
 Parasitic canonical file name:  /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/ICC/tluplus/u18_rcmin.tluplus




set_attribute [get_site_defs unit] is_default true
set_attribute [get_site_defs unit] symmetry Y
set_attribute [get_layers {metal1}] track_offset  0.28
Information: The design specific attribute override for layer 'metal1' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
set_attribute [get_layers {metal2}] track_offset  0.31
Information: The design specific attribute override for layer 'metal2' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
set_attribute [get_layers {metal1 metal3 metal5}] routing_direction horizontal
Information: The design specific attribute override for layer 'metal1' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'metal3' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'metal5' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
set_attribute [get_layers {metal2 metal4 metal6}] routing_direction vertical
Information: The design specific attribute override for layer 'metal2' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'metal4' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'metal6' is set in the current block 'top', because the actual library setting may not be overwritten. (ATTR-12)
report_ignored_layers
****************************************
Report : Ignored Layers
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:42:23 2024
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               (none given)
Max Routing Layer               (none given)
RC Estimation Ignored Layers    (none given)
source -echo ../script/MCMM.tcl
set REPORTS_DIR "rpt_icc2"
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} 
set OUTPUTS_DIR "./outputs_icc2" 
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR}
puts "source: Running script [info script]\n"
source: Running script /home/user2/vsd23/vsd2371/vsd_final_ex/pr/script/MCMM.tcl

set mode_constraints(Mfunc)                                "" ;
set corner_constraints(max)        "../script/corner_max.tcl" ;
set corner_constraints(min)        "../script/corner_min.tcl" ;
set scenario_constraints(Mfunc:max)       "../script/APR.sdc" ;
set scenario_constraints(Mfunc:min)       "../script/APR.sdc" ;
########################################
## Create modes, corners, and scenarios first
########################################
remove_modes -all; remove_corners -all; remove_scenarios -all
Information: The command 'remove_modes' cleared the undo history. (UNDO-016)
foreach m [array name mode_constraints] {
    puts "RM-info: create_mode $m"
    create_mode $m
}
RM-info: create_mode Mfunc
foreach c [array name corner_constraints] {
    puts "RM-info: create_corner $c"
    create_corner $c
}
RM-info: create_corner min
RM-info: create_corner max
foreach s [array name scenario_constraints] {
    set m [lindex [split $s :] 0]
    set c [lindex [split $s :] end]
    create_scenario -name $s -mode $m -corner $c
}
Created scenario Mfunc:max for mode Mfunc and corner max
All analysis types are activated.
Created scenario Mfunc:min for mode Mfunc and corner min
All analysis types are activated.
########################################
## Populate constraints 
########################################
## Populate mode contraints
foreach m [array name mode_constraints] {
    current_mode $m
    current_scenario [index_collection [get_scenarios -mode $m] 0] 
    # ensures a current_scenario exists in case provided mode constraints are actually scenario specific
    if { [file exist $mode_constraints($m)] == 1} {
        puts "RM-info: current_mode $m"
        puts "RM-info: source $mode_constraints($m)"
        source -echo $mode_constraints($m)
    }
}
## Populate corner contraints
#  Please ensure parasitics are assigned to the corners properly
foreach c [array name corner_constraints] {
    current_corner $c
    current_scenario [index_collection [get_scenarios -corner $c] 0] 
    # ensures a current_scenario exists in case provided corner constraints are actually scenario specific

    puts "RM-info: current_corner $c"
    puts "RM-info: source $corner_constraints($c)"
    source -echo $corner_constraints($c)

    # pls ensure $corner_constraints($c) includes set_parasitic_parameters command for the corresponding corner,
    # for example, set_parasitic_parameters -late_spec $parasitics1 -early_spec $parasitics2,
    # where the command points to the parasitics read by the read_parasitic_tech commands.
    # Specify TCL_PARASITIC_SETUP_FILE in icc2_common_setup.tcl for your read_parasitic_tech commands.
    # read_parasitic_tech_example.tcl is provided as an example.
}
RM-info: current_corner min
RM-info: source ../script/corner_min.tcl
###############################################################
#  Generated by:      YONG-SHENG LIU (David)
#  Generated date:    2023/12/7
#  Design:            
#  Command:           information found in /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib
###############################################################
set_parasitic_parameters -early_spec rcmin -late_spec rcmin
set_temperature -40
set_process_number 1
set_voltage 1.98 -object_list VDD
#set_voltage 3.6 -object_list [get_lib_cells P*]
set_operating_conditions -library io_best
set_timing_derate -late 1.05 -cell_delay -net_delayRM-info: current_corner max
RM-info: source ../script/corner_max.tcl
###############################################################
#  Generated by:      YONG-SHENG LIU (David)
#  Generated date:    2023/12/7
#  Design:            
#  Command:           information found in /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib
###############################################################
set_parasitic_parameters -early_spec rcmax -late_spec rcmax
set_temperature 125
set_process_number 1
set_voltage 1.62 -object_list VDD
#set_voltage 3.0 -object_list [get_lib_cells P*]
#set_operating_conditions -library io_worst
set_timing_derate -early 0.95 -cell_delay -net_delay## Populate scenario constraints
foreach s [array name scenario_constraints] {
    current_scenario $s
    puts "RM-info: current_scenario $s"
    puts "RM-info: source $scenario_constraints($s)"
    source -echo $scenario_constraints($s)
}
RM-info: current_scenario Mfunc:max
RM-info: source ../script/APR.sdc
set sdc_version 1.2
current_design top
create_clock [get_ports {cpu_clk}] -name cpu_clk -period 10.0 -waveform {0 5.0}
create_clock [get_ports {axi_clk}] -name axi_clk -period 25.0 -waveform {0 12.5}
create_clock [get_ports {rom_clk}] -name rom_clk -period 50.2 -waveform {0 25.1}
create_clock [get_ports {dram_clk}] -name dram_clk -period 30.4 -waveform {0 15.2}
create_clock [get_ports {sram_clk}] -name sram_clk -period 11.0 -waveform {0 5.5}
create_clock [get_ports {sram_clk}] -name pwm_clk -period 39.0 -waveform {0 19.5}
Warning: Removing clock 'sram_clk'
                All of its sources are now assigned to a new clock.
        Clock was defined at: /home/user2/vsd23/vsd2371/vsd_final_ex/pr/script/APR.sdc, line 7 (UIC-035)
set_clock_groups -asynchronous -group {cpu_clk} -group {axi_clk} -group {rom_clk} -group {dram_clk} -group {sram_clk} -group {pwm_clk}
Warning: Nothing implicitly matched 'sram_clk' (SEL-003)
Error: Nothing matched for clocks_list (SEL-005)
Warning: Detected '1' empty groups, setting up specified relationship among the remaining '5' clock groups. (UIC-092)
set_clock_uncertainty  -setup 0.5  [get_clocks {cpu_clk axi_clk rom_clk dram_clk sram_clk pwm_clk}]
Warning: No clock objects matched 'sram_clk' (SEL-004)
set_clock_uncertainty  -hold 0.02  [get_clocks {cpu_clk axi_clk rom_clk dram_clk sram_clk pwm_clk}]
Warning: No clock objects matched 'sram_clk' (SEL-004)
# cpu_clk
set_input_delay  -max 5.0  -clock cpu_clk [remove_from_collection [all_inputs] [get_ports {cpu_clk}]]
Information: Timer using 32 threads
set_input_delay  -min 0.0  -clock cpu_clk [remove_from_collection [all_inputs] [get_ports {cpu_clk}]]
set_output_delay -max 5.0  -clock cpu_clk [all_outputs]
set_output_delay -min 0.0  -clock cpu_clk [all_outputs]
# axi_clk
set_input_delay  -max 12.5 -clock axi_clk [remove_from_collection [all_inputs] [get_ports {axi_clk}]]
set_input_delay  -min 0.0 -clock axi_clk [remove_from_collection [all_inputs] [get_ports {axi_clk}]]
set_output_delay -max 12.5 -clock axi_clk [all_outputs]
set_output_delay -min 0.0 -clock axi_clk [all_outputs]
# sram_clk
set_input_delay  -max 5.5 -clock sram_clk [remove_from_collection [all_inputs] [get_ports {sram_clk}]]
Error: Nothing matched for clock 'sram_clk' in any mode. (SEL-005)
set_input_delay  -min 0.0 -clock sram_clk [remove_from_collection [all_inputs] [get_ports {sram_clk}]]
Error: Nothing matched for clock 'sram_clk' in any mode. (SEL-005)
set_output_delay -max 5.5 -clock sram_clk [all_outputs]
Error: Nothing matched for clock 'sram_clk' in any mode. (SEL-005)
set_output_delay -min 0.0 -clock sram_clk [all_outputs]
Error: Nothing matched for clock 'sram_clk' in any mode. (SEL-005)
# rom_clk
set_input_delay  -max 25.1 -clock rom_clk [remove_from_collection [all_inputs] [get_ports {rom_clk}]]
set_input_delay  -min 0.0 -clock rom_clk [remove_from_collection [all_inputs] [get_ports {rom_clk}]]
set_output_delay -max 25.1 -clock rom_clk [all_outputs]
set_output_delay -min 0.0 -clock rom_clk [all_outputs]
# dram_clk
set_input_delay  -max 15.2 -clock dram_clk [remove_from_collection [all_inputs] [get_ports {dram_clk}]]
set_input_delay  -min 0.0 -clock dram_clk [remove_from_collection [all_inputs] [get_ports {dram_clk}]]
set_output_delay -max 15.2 -clock dram_clk [all_outputs]
set_output_delay -min 0.0 -clock dram_clk [all_outputs]
# pwm_clk
set_input_delay  -max 19.5 -clock pwm_clk [remove_from_collection [all_inputs] [get_ports {pwm_clk}]]
set_input_delay  -min 0.0 -clock pwm_clk [remove_from_collection [all_inputs] [get_ports {pwm_clk}]]
set_output_delay -max 19.5 -clock pwm_clk [all_outputs]
set_output_delay -min 0.0 -clock pwm_clk [all_outputs]
set_drive 0.1 [all_inputs]
set_load -pin_load 20 [all_outputs]
set_max_fanout 20 [all_inputs]
Warning: The 'set_max_fanout' command is not supported in this program.  The command will be ignored. (CSTR-011)
set_clock_latency 2 [get_clocks {cpu_clk axi_clk rom_clk dram_clk sram_clk}]
Warning: No clock objects matched 'sram_clk' (SEL-004)
change_names -hierarchy -rules verilog
 Information: Using name rules 'verilog'.
 Information: no objects changed in design 'top'.
define_name_rules name_rule -allowed "A-Z a-z 0-9 _" -max_length 255 -type cell
define_name_rules name_rule -allowed "A-Z a-z 0-9 _[]" -max_length 255 -type net
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
define_name_rules name_rule -case_insensitive
change_names -hierarchy -rules name_rule
 Information: Using name rules 'name_rule'.
 Information: no objects changed in design 'top'.
RM-info: current_scenario Mfunc:min
RM-info: source ../script/APR.sdc
set sdc_version 1.2
current_design top
create_clock [get_ports {cpu_clk}] -name cpu_clk -period 10.0 -waveform {0 5.0}
Information: The command 'create_clock' cleared the undo history. (UNDO-016)
Warning: Redefining clock 'cpu_clk'.  
        Previously defined at: /home/user2/vsd23/vsd2371/vsd_final_ex/pr/script/APR.sdc, line 3; /home/user2/vsd23/vsd2371/vsd_final_ex/pr/script/APR.sdc, line 55 (UIC-034)
create_clock [get_ports {axi_clk}] -name axi_clk -period 25.0 -waveform {0 12.5}
Warning: Redefining clock 'axi_clk'.  
        Previously defined at: /home/user2/vsd23/vsd2371/vsd_final_ex/pr/script/APR.sdc, line 4; /home/user2/vsd23/vsd2371/vsd_final_ex/pr/script/APR.sdc, line 55 (UIC-034)
create_clock [get_ports {rom_clk}] -name rom_clk -period 50.2 -waveform {0 25.1}
Warning: Redefining clock 'rom_clk'.  
        Previously defined at: /home/user2/vsd23/vsd2371/vsd_final_ex/pr/script/APR.sdc, line 5; /home/user2/vsd23/vsd2371/vsd_final_ex/pr/script/APR.sdc, line 55 (UIC-034)
create_clock [get_ports {dram_clk}] -name dram_clk -period 30.4 -waveform {0 15.2}
Warning: Redefining clock 'dram_clk'.  
        Previously defined at: /home/user2/vsd23/vsd2371/vsd_final_ex/pr/script/APR.sdc, line 6; /home/user2/vsd23/vsd2371/vsd_final_ex/pr/script/APR.sdc, line 55 (UIC-034)
create_clock [get_ports {sram_clk}] -name sram_clk -period 11.0 -waveform {0 5.5}
Warning: Removing clock 'pwm_clk'
                All of its sources are now assigned to a new clock.
        Clock was defined at: /home/user2/vsd23/vsd2371/vsd_final_ex/pr/script/APR.sdc, line 8 (UIC-035)
create_clock [get_ports {sram_clk}] -name pwm_clk -period 39.0 -waveform {0 19.5}
Warning: Removing clock 'sram_clk'
                All of its sources are now assigned to a new clock.
        Clock was defined at: /home/user2/vsd23/vsd2371/vsd_final_ex/pr/script/APR.sdc, line 7 (UIC-035)
set_clock_groups -asynchronous -group {cpu_clk} -group {axi_clk} -group {rom_clk} -group {dram_clk} -group {sram_clk} -group {pwm_clk}
Warning: Nothing implicitly matched 'sram_clk' (SEL-003)
Error: Nothing matched for clocks_list (SEL-005)
Warning: Detected '1' empty groups, setting up specified relationship among the remaining '5' clock groups. (UIC-092)
set_clock_uncertainty  -setup 0.5  [get_clocks {cpu_clk axi_clk rom_clk dram_clk sram_clk pwm_clk}]
Warning: No clock objects matched 'sram_clk' (SEL-004)
set_clock_uncertainty  -hold 0.02  [get_clocks {cpu_clk axi_clk rom_clk dram_clk sram_clk pwm_clk}]
Warning: No clock objects matched 'sram_clk' (SEL-004)
# cpu_clk
set_input_delay  -max 5.0  -clock cpu_clk [remove_from_collection [all_inputs] [get_ports {cpu_clk}]]
set_input_delay  -min 0.0  -clock cpu_clk [remove_from_collection [all_inputs] [get_ports {cpu_clk}]]
set_output_delay -max 5.0  -clock cpu_clk [all_outputs]
set_output_delay -min 0.0  -clock cpu_clk [all_outputs]
# axi_clk
set_input_delay  -max 12.5 -clock axi_clk [remove_from_collection [all_inputs] [get_ports {axi_clk}]]
set_input_delay  -min 0.0 -clock axi_clk [remove_from_collection [all_inputs] [get_ports {axi_clk}]]
set_output_delay -max 12.5 -clock axi_clk [all_outputs]
set_output_delay -min 0.0 -clock axi_clk [all_outputs]
# sram_clk
set_input_delay  -max 5.5 -clock sram_clk [remove_from_collection [all_inputs] [get_ports {sram_clk}]]
Error: Nothing matched for clock 'sram_clk' in any mode. (SEL-005)
set_input_delay  -min 0.0 -clock sram_clk [remove_from_collection [all_inputs] [get_ports {sram_clk}]]
Error: Nothing matched for clock 'sram_clk' in any mode. (SEL-005)
set_output_delay -max 5.5 -clock sram_clk [all_outputs]
Error: Nothing matched for clock 'sram_clk' in any mode. (SEL-005)
set_output_delay -min 0.0 -clock sram_clk [all_outputs]
Error: Nothing matched for clock 'sram_clk' in any mode. (SEL-005)
# rom_clk
set_input_delay  -max 25.1 -clock rom_clk [remove_from_collection [all_inputs] [get_ports {rom_clk}]]
set_input_delay  -min 0.0 -clock rom_clk [remove_from_collection [all_inputs] [get_ports {rom_clk}]]
set_output_delay -max 25.1 -clock rom_clk [all_outputs]
set_output_delay -min 0.0 -clock rom_clk [all_outputs]
# dram_clk
set_input_delay  -max 15.2 -clock dram_clk [remove_from_collection [all_inputs] [get_ports {dram_clk}]]
set_input_delay  -min 0.0 -clock dram_clk [remove_from_collection [all_inputs] [get_ports {dram_clk}]]
set_output_delay -max 15.2 -clock dram_clk [all_outputs]
set_output_delay -min 0.0 -clock dram_clk [all_outputs]
# pwm_clk
set_input_delay  -max 19.5 -clock pwm_clk [remove_from_collection [all_inputs] [get_ports {pwm_clk}]]
set_input_delay  -min 0.0 -clock pwm_clk [remove_from_collection [all_inputs] [get_ports {pwm_clk}]]
set_output_delay -max 19.5 -clock pwm_clk [all_outputs]
set_output_delay -min 0.0 -clock pwm_clk [all_outputs]
set_drive 0.1 [all_inputs]
set_load -pin_load 20 [all_outputs]
set_max_fanout 20 [all_inputs]
set_clock_latency 2 [get_clocks {cpu_clk axi_clk rom_clk dram_clk sram_clk}]
Warning: No clock objects matched 'sram_clk' (SEL-004)
change_names -hierarchy -rules verilog
 Information: Using name rules 'verilog'.
 Information: no objects changed in design 'top'.
define_name_rules name_rule -allowed "A-Z a-z 0-9 _" -max_length 255 -type cell
define_name_rules name_rule -allowed "A-Z a-z 0-9 _[]" -max_length 255 -type net
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
define_name_rules name_rule -case_insensitive
change_names -hierarchy -rules name_rule
 Information: Using name rules 'name_rule'.
 Information: no objects changed in design 'top'.
current_scenario Mfunc:max
########################################
## Configure analysis settings for scenarios
########################################
# Below are just examples to show usage of set_scenario_status (actual usage shold depend on your objective)
# scenario1 is a setup scenario and scenario2 is a hold scenario
set_scenario_status {*:max*} -setup true -hold true -leakage_power true -dynamic_power true
Information: The command 'set_scenario_status' cleared the undo history. (UNDO-016)
Scenario Mfunc:max (mode Mfunc corner max) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
set_scenario_status {*:min*} -setup false -hold true -leakage_power false -dynamic_power false
Scenario Mfunc:min (mode Mfunc corner min) is active for hold/max_transition/max_capacitance/min_capacitance analysis.
#set_scenario_status $scenario1 -none -setup true -hold false -leakage_power true -dynamic_power true -max_transition true -max_capacitance true -min_capacitance false -active true
#set_scenario_status $scenario3 -none -setup true -hold false -leakage_power true -dynamic_power true -max_transition true -max_capacitance true -min_capacitance false -active true
#set_scenario_status $scenario2 -none -setup false -hold true -leakage_power true -dynamic_power false -max_transition true -max_capacitance false -min_capacitance true -active true
#set_scenario_status $scenario4 -none -setup false -hold true -leakage_power true -dynamic_power false -max_transition true -max_capacitance false -min_capacitance true -active true
redirect -file ${REPORTS_DIR}/report_scenarios.rpt {report_scenarios} 
## Note :
#  To remove duplicate modes, corners, and scenarios, and to improve runtime and capacity,
#  without loss of constraints, try the following command :
#    remove_duplicate_timing_contexts
puts "RM-info: Completed script [info script]\n"RM-info: Completed script /home/user2/vsd23/vsd2371/vsd_final_ex/pr/script/MCMM.tcl

report_mode
****************************************
Report : mode
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:42:24 2024
****************************************

------------------------------------------------------------------------------------------
Mode Mfunc
--------------------------------------------------------------------------------

Current: true  Default: false  Empty: false

Scenarios associated with this mode:

                                                         Leakage   Dynamic
Scenario            Corner          Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
Mfunc:max           max             true    true   true  true      true      true      true     true     false    false
Mfunc:min           min             true    false  true  false     false     true      true     true     false    false


save_block 
Information: Saving block 'CHIP:top.design'
save_block -as CHIP:design_setup.design
Information: Saving 'CHIP:top.design' to 'CHIP:design_setup.design'. (DES-028)
save_libSaving library 'CHIP'
1
source -echo ../script/design_plane.tcl###############################################################
#  Generated by:      YONG-SHENG LIU (David)
#  Generated date:    2023/12/8
#  Design:            
#  Command:           (1) Just basic version without IO PAD setup.
###############################################################
###############################
#     stage 1:  floorplan     #
###############################
initialize_floorplan -honor_pad_limit -core_offset {300}
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.08%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
# found in io.lef
# create_io_ring -name ioring -corner_height 235.6
# place io ring (coner_PAD.tcl)
# create_cell {cornerLL cornerLR cornerUL cornerUR} CORNERC
# create_io_corner_cell -cell cornerLL  {ioring.bottom ioring.left}
# create_io_corner_cell -cell cornerUL  {ioring.left ioring.top}
# create_io_corner_cell -cell cornerUR  {ioring.top ioring.right}
# create_io_corner_cell -cell cornerLR  {ioring.right ioring.bottom}
# place macro
set all_macros [get_cells -hierarchical -filter "is_hard_macro && !is_physical_only"]
create_keepout_margin -type hard -outer {10 0 10 0} $all_macros
set_app_options -name place.coarse.fix_hard_macros -value false
set_app_options -name plan.place.auto_create_blockages -value auto
create_placement -floorplan
Information: The command 'create_placement' cleared the undo history. (UNDO-016)
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2024-01-08 22:43:09 / Session: 0.04 hr / Command: 0.00 hr / Memory: 356 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 32; hostname: superdome1
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Design summary for global macro placement
  Number of std cells                 : 35247
  Number of floating/fixed hard macros: 6 / 0
  Number of blocks/MIBs/VAs           : 0 / 0 / 0
  Number of (unique) edit groups      : 0
Information: Trace mode is set to dfa. (DPP-053)
Info: Running global macro placer.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running macro grouping.
Planning locations for 3 groups of macros.
Running packing.
Generating automatic soft blockages for top, hor/vert channel sizes are 224/224
Macro placement done.
Placing top level std cells.
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:43:16 2024
****************************************

  Wire length report (all)
  ==================
  wire length in design top: 2627578.419 microns.
    number of nets with unassigned pins: 403
  wire length in design top (see through blk pins): 2627578.419 microns.
  ------------------
  Total wire length: 2627578.419 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design top:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design top:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design top: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view top_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:07.83. (DPUI-902)
Information: CPU time for create_placement : 00:00:38.64. (DPUI-903)
Information: Peak memory usage for create_placement : 586 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2024-01-08 22:43:17 / Session: 0.04 hr / Command: 0.00 hr / Memory: 586 MB (FLW-8100)
#source ../scripts/mv_macro.tcl
set_fixed_objects $all_macros
set_app_options -name place.coarse.continue_on_missing_scandef -value true
source -echo ../script/pns.tcl
connect_pg_net -automatic
****************************************
Report : Power/Ground Connection Summary
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:43:18 2024
****************************************
P/G net name               P/G pin count(previous/current)
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
Information: connections of 70506 power/ground pin(s) are created or changed.
###################################
# create power ring
###################################
create_pg_ring_pattern ring_pattern_4_5                        -nets {VDD VSS}                        -horizontal_layer metal5 -vertical_layer metal4                        -horizontal_width {3} -vertical_width {3}                        -horizontal_spacing {0.28} -vertical_spacing {0.28}                        -corner_bridge true
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern_4_5.
set_pg_strategy Strategy_ring_4_5 -core        -pattern {{name : ring_pattern_4_5}{nets : {VSS VDD VSS VDD}}{offset : {1.8 1.8}}}
Successfully set PG strategy Strategy_ring_4_5.
compile_pg -strategies Strategy_ring_4_5
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy Strategy_ring_4_5.
Loading library and design information.
Number of Standard Cells: 35247
Number of Hard Macros: 6
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy Strategy_ring_4_5.
Checking 32 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 16 wires.
Committing wires takes 0.00 seconds.
Committed 32 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
###################################
# Create Macro Block ring
###################################
set_pg_strategy Strategy_right_macro_ring_4_5        -macros IM1/i_SRAM -pattern {{name : ring_pattern_4_5}{nets :  {VSS VDD}}{offset : {1.8 1.8}}{skip_sides : 3 4}}        -extension {{{direction : R B}{stop : outermost_ring}}}
Successfully set PG strategy Strategy_right_macro_ring_4_5.
set_pg_strategy Strategy_left_macro_ring_4_5        -macros DM1/i_SRAM -pattern {{name : ring_pattern_4_5}{nets :  {VSS VDD}}{offset : {1.8 1.8}}{skip_sides : 1 4}}        -extension {{{direction : L B}{stop : outermost_ring}}}
Successfully set PG strategy Strategy_left_macro_ring_4_5.
compile_pg -strategies {Strategy_right_macro_ring_4_5 Strategy_left_macro_ring_4_5}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy Strategy_right_macro_ring_4_5.
Updating strategy Strategy_left_macro_ring_4_5.
Loading library and design information.
Number of Standard Cells: 35247
Number of Hard Macros: 6
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 32 stacked vias.
Number of vias: 32
Checking DRC for 32 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy Strategy_right_macro_ring_4_5.
Checking 1 stacked vias:0% 100%
Checking dangling/floating vias inside strategy Strategy_left_macro_ring_4_5.
Checking 1 stacked vias:0% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 20 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 22 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
#########################################
# create power straps 4_5 , exclude macro
#########################################
create_pg_mesh_pattern mesh_pattern_4_5           -layers {{{horizontal_layer : metal5} {width : 1.2} {spacing : 0.28} {pitch : 20} {trim : true}}
                   {{vertical_layer : metal4}   {width : 1.2} {spacing : 0.28} {pitch : 20} {trim : true}}}           -via_rule {{intersection : all}}
via_master is not specified in the rule, use default via_master.
Please specify NIL for via_master if no via is needed in this scope.
Successfully create mesh pattern mesh_pattern_4_5.
set_pg_strategy Strategy_4_5 -core        -pattern {{name : mesh_pattern_4_5}{nets : {VSS VDD}}}        -blockage {{{macros :   {IM1/i_SRAM DM1/i_SRAM}}}}        -extension {{{nets : {VSS   VDD}}{stop : outermost_ring}}}
Successfully set PG strategy Strategy_4_5.
set_pg_strategy_via_rule via_rule_4_6        -via_rule {{{{existing : ring} {layers : {metal4 metal5 metal6}}}  {via_master : default}}}
Successfully set strategy via rule via_rule_4_6.
compile_pg -strategies {Strategy_4_5}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy Strategy_4_5.
Loading library and design information.
Number of Standard Cells: 35247
Number of Hard Macros: 6
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies Strategy_4_5 .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies Strategy_4_5 .
Check and fix DRC for 1292 wires for strategy Strategy_4_5.
Number of threads: 32
Number of partitions: 29
Direction of partitions: vertical
Number of wires: 699
Checking DRC for 699 wires:5% 10% 15% 20% 25% 30% 35% 40% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 32
Number of partitions: 29
Direction of partitions: horizontal
Number of wires: 593
Checking DRC for 593 wires:5% 15% 20% 35% 40% 45% 55% 65% 70% 75% 85% 90% 95% 100%
Creating 1404 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via shapes for strategies Strategy_4_5 .
Number of threads: 32
Working on strategy Strategy_4_5.
Number of detected intersections: 19120
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 19120 stacked vias for strategy Strategy_4_5.
Number of threads: 32
Number of partitions: 29
Direction of partitions: horizontal
Number of vias: 19120
Checking DRC for 19120 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy Strategy_4_5: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 3976 stacked vias.
Number of threads: 32
Number of partitions: 32
Direction of partitions: horizontal
Number of vias: 3976
Checking DRC for 3976 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy Strategy_4_5.
Checking 19120 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 3418 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy Strategy_4_5.
Checking 19120 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 3559 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 1403 wires.
Committing wires takes 0.00 seconds.
Committed 22679 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 5 seconds.
Successfully compiled PG.
Overall runtime: 5 seconds.
########################################
# Macro connection, M5 straps over macro
########################################
create_pg_macro_conn_pattern long_pin_pattern                 -pin_conn_type long_pin -nets {VDD VSS}                 -direction horizontal                 -layers metal5 -width 2 -spacing minimum -pitch 8
Successfully create macro connection pattern long_pin_pattern.
set_pg_strategy Strategy_SRAM_right_macro        -macros IM1/i_SRAM        -pattern {{name : long_pin_pattern}{nets : {VDD VSS}}}        -extension {{{nets : {VDD VSS}}{layers : {metal5}}{direction : R}{stop : first_target}}}
Successfully set PG strategy Strategy_SRAM_right_macro.
set_pg_strategy Strategy_SRAM_left_macro        -macros DM1/i_SRAM        -pattern {{name : long_pin_pattern}{nets : {VDD VSS}}}        -extension {{{nets : {VDD VSS}}{layers : {metal5}}{direction : L}{stop : first_target}}}
Successfully set PG strategy Strategy_SRAM_left_macro.
compile_pg -strategies {Strategy_SRAM_right_macro Strategy_SRAM_left_macro}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy Strategy_SRAM_right_macro.
Updating strategy Strategy_SRAM_left_macro.
Loading library and design information.
Number of Standard Cells: 35247
Number of Hard Macros: 6
Number of Pads: 0
Connecting macros and pads.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 587 stacked vias.
Number of threads: 32
Number of partitions: 54
Direction of partitions: horizontal
Number of vias: 587
Checking DRC for 587 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy Strategy_SRAM_right_macro.
Checking 234 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias inside strategy Strategy_SRAM_left_macro.
Checking 226 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 587 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 692 wires.
Committing wires takes 0.00 seconds.
Committed 1047 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 13 seconds.
Successfully compiled PG.
Overall runtime: 13 seconds.
###################################
# create power rails
###################################
create_pg_std_cell_conn_pattern rail_pattern -layers {metal1}
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy power_rails -core    -pattern   {{name: rail_pattern}{nets: VSS VDD}}    -extension {{{stop : outermost_ring}}}    -blockage  {{{macros_with_keepout :   {IM1/i_SRAM  DM1/i_SRAM}}}}
Successfully set PG strategy power_rails.
compile_pg -strategies power_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy power_rails.
Loading library and design information.
Number of Standard Cells: 35247
Number of Hard Macros: 6
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy power_rails.
DRC checking and fixing for standard cell rail strategy power_rails.
Number of threads: 32
Number of partitions: 57
Direction of partitions: horizontal
Number of wires: 1993
Checking DRC for 1993 wires:10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 2071 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 39840 stacked vias.
Number of threads: 32
Number of partitions: 58
Direction of partitions: horizontal
Number of vias: 39840
Checking DRC for 39840 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 39840 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 2071 wires.
Committing wires takes 0.00 seconds.
Committed 119520 vias.
Committed 16 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 3 seconds.
Successfully compiled PG.
Overall runtime: 3 seconds.
check_pg_drc
Command check_pg_drc started  at Mon Jan  8 22:43:43 2024
Command check_pg_drc finished at Mon Jan  8 22:43:44 2024
CPU usage for check_pg_drc: 20.44 seconds ( 0.01 hours)
Elapsed time for check_pg_drc: 1.67 seconds ( 0.00 hours)
Total number of errors found: 528895
   376924 shorts on metal1
   151971 insufficient spacings on metal1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_missing_vias
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
check_pg_connectivityLoading cell instances...
Number of Standard Cells: 35247
Number of Macro Cells: 6
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 2149
Number of VDD Vias: 72012
Number of VDD Terminals: 0
Number of VSS Wires: 2057
Number of VSS Vias: 71288
Number of VSS Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 98
  Number of floating vias: 22
  Number of floating std cells: 27456
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 102
  Number of floating vias: 42
  Number of floating std cells: 27806
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 1 seconds.
create_placement -incremental
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2024-01-08 22:43:47 / Session: 0.05 hr / Command: 0.00 hr / Memory: 828 MB (FLW-8100)

Create Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   true                
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.fix_hard_macros                            :        false               

ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
Info: embedded eLpp will optimize for scenario Mfunc:max
Information: Doing activity propagation for mode 'Mfunc' and corner 'max' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario Mfunc:max (POW-052)
Scenario Mfunc:max, iteration 1: expecting at least 5
Scenario Mfunc:max, iteration 2: expecting at least 6
Scenario Mfunc:max, iteration 3: expecting at least 7
Scenario Mfunc:max, iteration 4: expecting at least 7
Scenario Mfunc:max, iteration 5: expecting at least 7
Scenario Mfunc:max, iteration 6: expecting at least 7
Scenario Mfunc:max, iteration 7: expecting at least 7
Info: e-eLpp used with low effort
Start transferring placement data.

Warning: a large fraction of the nets have zero toggle rate (74.2896%)

****** eLpp weights (no caps)
Number of nets: 36390, of which 36385 non-clock nets
Number of nets with 0 toggle rate: 27034
Max toggle rate = 0.2, average toggle rate = 0.000296977
Max non-clock toggle rate = 0.0500436
eLpp weight range = (0, 673.452)
*** 516 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 36390
Amt power = 0.1
Non-default weight range: (0.9, 20)
Information: Automatic repeater spreading is enabled.
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254885 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217671 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.198410 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: hierarchy boundary restrictions detected! This is expected to reduce CDR's QoR; please disable these restrictions for additional QoR gain
Restructuring in 103 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Completed transferring placement data.
Running placement using 32 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
coarse place 47% done.
coarse place 53% done.

Warning: a large fraction of the nets have zero toggle rate (74.2814%)

coarse place 60% done.

Warning: a large fraction of the nets have zero toggle rate (74.2814%)

coarse place 67% done.

Warning: a large fraction of the nets have zero toggle rate (74.2814%)

coarse place 73% done.

Warning: a large fraction of the nets have zero toggle rate (74.2814%)

coarse place 80% done.

Warning: a large fraction of the nets have zero toggle rate (74.2814%)

coarse place 87% done.

Warning: a large fraction of the nets have zero toggle rate (74.2814%)

coarse place 93% done.

Warning: a large fraction of the nets have zero toggle rate (74.2814%)


Warning: a large fraction of the nets have zero toggle rate (74.2814%)

coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.7494e+10
Information: Extraction observers are detached as design net change threshold is reached.
Information: Estimating clock gate latencies after non timing-driven (non latency-aware) placement.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'Mfunc:max'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'Mfunc:min'. (OPT-909)
Start DFT optimization
START_CMD: optimize_dft        CPU:    254 s ( 0.07 hr) ELAPSE:    197 s ( 0.05 hr) MEM-PEAK:   999 Mb Mon Jan  8 22:44:06 2024
DFT optimization is skipped due to no scan chains were found
END_CMD: optimize_dft          CPU:    254 s ( 0.07 hr) ELAPSE:    197 s ( 0.05 hr) MEM-PEAK:   999 Mb Mon Jan  8 22:44:06 2024
End DFT optimization
Start TieCellOpt
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 36390, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 36388, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 100.80
INFO: Available logic one lib cells: TIE1 
INFO: Available logic zero lib cells: TIE0 
INFO: Tie cell support for abstract block enabled
INFO: Found 12 tie-hi cells with 106 load pins
INFO: Found 6 tie-low cells with 297 load pins
INFO: Number of nets with violations: 18
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Total 0.5500 seconds to load 35247 cell instances into cellmap, 35247 cells are off site row
Moveable cells: 35247; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.0719, cell height 5.0400, cell area 25.5622 for total 35247 placed and application fixed cells
INFO: Removed 12 tie-hi cells
INFO: Removed 6 tie-low cells
INFO: total number of constant pins: 403
INFO: Added 19 tie-hi cells
INFO: Added 56 tie-low cells
End TieCellOpt
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2024-01-08 22:44:07 / Session: 0.06 hr / Command: 0.01 hr / Memory: 999 MB (FLW-8100)
save_block
Information: Saving block 'CHIP:top.design'
save_block -as CHIP:design_planning.design
Information: Saving 'CHIP:top.design' to 'CHIP:design_planning.design'. (DES-028)
save_lib
Saving library 'CHIP'
###############################
#     stage 2:  placement     #
###############################
set_app_options -name time.delay_calculation_style -value zero_interconnect
report_timing
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 36447, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Scenario Mfunc:min is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:44:11 2024
****************************************
Information: Timer using 'Zero-interconnect Delay Calculation'. (TIM-050)

  Startpoint: DRAM/DRAM_curr_state_reg_2_ (rising edge-triggered flip-flop clocked by dram_clk)
  Endpoint: DRAM/CASn_set_reg (rising edge-triggered flip-flop clocked by dram_clk)
  Mode: Mfunc
  Corner: max
  Scenario: Mfunc:max
  Path Group: dram_clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock dram_clk (rise edge)                       0.00      0.00
  clock network delay (ideal)                      2.00      2.00

  DRAM/DRAM_curr_state_reg_2_/CK (QDFFN)           0.00      2.00 r
  DRAM/DRAM_curr_state_reg_2_/Q (QDFFN)            0.46      2.46 r
  DRAM/U157/O (INV1S)                              0.22      2.68 f
  DRAM/U158/O (ND3)                                0.24      2.92 r
  DRAM/U55/O (INV1S)                               0.23      3.15 f
  DRAM/U68/O (NR2)                                 0.17      3.31 r
  DRAM/U67/O (ND3)                                 0.11      3.42 f
  DRAM/U66/O (BUF1CK)                              0.33      3.75 f
  DRAM/U191/O (NR2)                                0.18      3.93 r
  DRAM/U190/O (ND3)                               95.93     99.86 f
  DRAM/U229/O (OAI22S)                            22.77    122.63 r
  DRAM/CASn_set_reg/D (DFCRBN)                     0.00    122.63 r
  data arrival time                                        122.63

  clock dram_clk (rise edge)                      30.40     30.40
  clock network delay (ideal)                      2.00     32.40
  DRAM/CASn_set_reg/CK (DFCRBN)                    0.00     32.40 r
  clock uncertainty                               -0.50     31.90
  library setup time                              -1.51     30.39
  data required time                                        30.39
  ------------------------------------------------------------------------
  data required time                                        30.39
  data arrival time                                        -122.63
  ------------------------------------------------------------------------
  slack (VIOLATED)                                         -92.24


set_app_options -name time.delay_calculation_style -value auto
check_design -check pre_placement_stage
****************************************
 Report : check_design 
 Options: { pre_placement_stage }
 Design : top
 Version: R-2020.09-SP3
 Date   : Mon Jan  8 22:44:11 2024
****************************************

Running mega-check 'pre_placement_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'rp_constraints'
    Running atomic-check 'timing'
    Running atomic-check 'hier_pre_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   1125       The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-002      Warn   107        The register clock pin '%pin' has no fanin clocks. Mode:'%mode'.
  TCK-012      Warn   328        The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 1561 EMS messages : 0 errors, 1560 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  NDMUI-173           1          There are no relative placement groups in the design.
  ----------------------------------------------------------------------------------------------------
  Total 1 non-EMS messages : 0 errors, 0 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2024Jan08224411.log'.
remove_ideal_network -all
set_app_options -name place_opt.final_place.effort -value high
set_app_options -name opt.timing.effort -value high
place_opt
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2024-01-08 22:44:12 / Session: 0.06 hr / Command: 0.00 hr / Memory: 999 MB (FLW-8100)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'Mfunc:max'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'Mfunc:min'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2024-01-08 22:44:13 / Session: 0.06 hr / Command: 0.00 hr / Memory: 999 MB (FLW-8100)

Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2024-01-08 22:44:13 / Session: 0.06 hr / Command: 0.00 hr / Memory: 999 MB (FLW-8100)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   Mfunc:max    (Mode: Mfunc; Corner: max)
   Mfunc:min    (Mode: Mfunc; Corner: min)
Information: CTS will work on all clocks in active scenarios, including 5 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 36447, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 36445, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
Info: embedded eLpp will optimize for scenario Mfunc:max
Information: Doing activity propagation for mode 'Mfunc' and corner 'max' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario Mfunc:max (POW-052)
Scenario Mfunc:max, iteration 1: expecting at least 5
Scenario Mfunc:max, iteration 2: expecting at least 6
Scenario Mfunc:max, iteration 3: expecting at least 7
Scenario Mfunc:max, iteration 4: expecting at least 7
Scenario Mfunc:max, iteration 5: expecting at least 7
Scenario Mfunc:max, iteration 6: expecting at least 7
Scenario Mfunc:max, iteration 7: expecting at least 7
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.fix_hard_macros                            :        false               

Start transferring placement data.

Warning: a large fraction of the nets have zero toggle rate (74.3353%)

****** eLpp weights (no caps)
Number of nets: 36447, of which 36442 non-clock nets
Number of nets with 0 toggle rate: 27093
Max toggle rate = 0.2, average toggle rate = 0.000296623
Max non-clock toggle rate = 0.0500436
eLpp weight range = (0, 674.258)
*** 516 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 36447
Amt power = 0.1
Non-default weight range: (0.9, 20)
Information: Automatic repeater spreading is enabled.
Warning: hierarchy boundary restrictions detected! This is expected to reduce CDR's QoR; please disable these restrictions for additional QoR gain
Restructuring in 103 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Warning: Libcell SRAM is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell data_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell tag_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell BHD1 is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDIX is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PUI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell SRAM is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell data_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell tag_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell BHD1 is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDIX is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PUI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell BHD1 is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDIX is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PUI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell SRAM is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell data_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell tag_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Using worst RC corner 'max' for buffer aware analysis.
DTDP placement: scenario=Mfunc:max
Warning: Libcell SRAM is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell data_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell tag_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell BHD1 is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDIX is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PUI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell SRAM is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell data_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell tag_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell BHD1 is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDIX is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PUI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell BHD1 is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDIX is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PUI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell SRAM is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell data_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell tag_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell SRAM is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell data_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell tag_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell BHD1 is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDIX is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PUI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell SRAM is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell data_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell tag_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell BHD1 is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDIX is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PUI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell BHD1 is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PDIX is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell PUI is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell XMD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell YA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSC is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell ZMA2GSD is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell SRAM is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell data_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Warning: Libcell tag_array is dont-touch but is qualified for purpose:  hold cts opto power. (OPT-008)
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 32 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Creating placement from scratch.
coarse place 0% done.
Selected 183 sequential cells for slack balancing.
coarse place 5% done.
coarse place 9% done.
coarse place 14% done.
coarse place 18% done.
coarse place 23% done.
coarse place 27% done.
coarse place 32% done.
coarse place 36% done.
coarse place 41% done.
coarse place 45% done.
coarse place 50% done.

Warning: a large fraction of the nets have zero toggle rate (74.3216%)

coarse place 55% done.

Warning: a large fraction of the nets have zero toggle rate (74.3216%)

coarse place 59% done.

Warning: a large fraction of the nets have zero toggle rate (74.3216%)

coarse place 64% done.

Warning: a large fraction of the nets have zero toggle rate (74.3216%)

coarse place 68% done.

Warning: a large fraction of the nets have zero toggle rate (74.3216%)

coarse place 73% done.

Warning: a large fraction of the nets have zero toggle rate (74.3216%)

coarse place 77% done.

Warning: a large fraction of the nets have zero toggle rate (74.3216%)

coarse place 82% done.

Warning: a large fraction of the nets have zero toggle rate (74.3216%)

coarse place 86% done.

Warning: a large fraction of the nets have zero toggle rate (74.3216%)

coarse place 91% done.

Warning: a large fraction of the nets have zero toggle rate (74.3216%)

coarse place 95% done.

Warning: a large fraction of the nets have zero toggle rate (74.3216%)


Warning: a large fraction of the nets have zero toggle rate (74.3216%)

coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.65737e+10
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'Mfunc:max'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'Mfunc:min'. (OPT-909)
START_CMD: optimize_dft        CPU:    864 s ( 0.24 hr) ELAPSE:    292 s ( 0.08 hr) MEM-PEAK:   999 Mb Mon Jan  8 22:45:40 2024
END_CMD: optimize_dft          CPU:    864 s ( 0.24 hr) ELAPSE:    292 s ( 0.08 hr) MEM-PEAK:   999 Mb Mon Jan  8 22:45:40 2024
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2024-01-08 22:45:40 / Session: 0.08 hr / Command: 0.02 hr / Memory: 999 MB (FLW-8100)

Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2024-01-08 22:45:40 / Session: 0.08 hr / Command: 0.02 hr / Memory: 999 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2024-01-08 22:45:40 / Session: 0.08 hr / Command: 0.02 hr / Memory: 999 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2024-01-08 22:45:40 / Session: 0.08 hr / Command: 0.02 hr / Memory: 999 MB (FLW-8100)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Total 0.6000 seconds to load 35304 cell instances into cellmap, 35304 cells are off site row
Moveable cells: 35304; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.0667, cell height 5.0400, cell area 25.5360 for total 35304 placed and application fixed cells
Information: Current block utilization is '0.23760', effective utilization is '0.23765'. (OPT-055)
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254885 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217671 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.198410 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 36447, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 36445, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario Mfunc:max  WNS = 91.965942, TNS = 358.021910, NVP = 416

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:53    91.966   358.022 6.961e+06 18183.520  1380.796      2927      4414         0     0.000       999 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 546 gates / 1374 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario Mfunc:max  WNS = 91.965942, TNS = 358.021910, NVP = 416

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:58    91.966   358.022 6.952e+06 18183.498  1380.796      2917      4315         0     0.000       999 


    Scenario Mfunc:max  WNS = 91.965942, TNS = 358.021950, NVP = 416
    Scenario Mfunc:min  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario Mfunc:max  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0
    Scenario Mfunc:min  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:04:58    91.966   358.022 6.952e+06 18219.842  1395.833      2917      4315         0     0.000       999     0.131

ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Information: Pin cpu_clk is on clock network. Skipping. (OPT-067)
Information: Pin axi_clk is on clock network. Skipping. (OPT-067)
Information: Pin rom_clk is on clock network. Skipping. (OPT-067)
Warning: Buffert-tree root axi_rst skipped, because it has no valid location
Warning: Buffert-tree root axi_rst skipped, because it has no valid location
Information: Pin dram_clk is on clock network. Skipping. (OPT-067)
Information: Pin sram_clk is on clock network. Skipping. (OPT-067)
Warning: Buffert-tree root cpu_rst skipped, because it has no valid location
Warning: Buffert-tree root cpu_rst skipped, because it has no valid location
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/ROM_curr_state_reg/Q skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Buffert-tree root cpu_rst skipped, because it has no valid location
Warning: Buffert-tree root cpu_rst skipped, because it has no valid location
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Information: Pin cpu_clk is on clock network. Skipping. (OPT-067)
Information: Pin axi_clk is on clock network. Skipping. (OPT-067)
Warning: Buffert-tree root sensor_out_0[28] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[12] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[11] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[10] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[9] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[8] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[7] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[6] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[5] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[4] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[3] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[2] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[1] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[0] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[31] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[30] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[27] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[29] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[28] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[27] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[26] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[25] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[24] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[23] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[22] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[21] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[20] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[19] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[18] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[17] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[16] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[15] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[14] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[26] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[13] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[12] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[11] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[10] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[9] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[8] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[7] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[6] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[5] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[4] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[3] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[2] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[1] skipped, because it has no valid location
Warning: Buffert-tree root ROM_out[0] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[31] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[30] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[25] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[29] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[28] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[27] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[26] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[25] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[24] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[23] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[22] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[21] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[20] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[19] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[18] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[17] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[16] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[15] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[14] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[24] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[13] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[12] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[11] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[10] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[9] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[8] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[7] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[6] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[5] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[4] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[3] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[2] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[1] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_Q[0] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[23] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[22] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[21] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[20] skipped, because it has no valid location
Warning: Buffert-tree root DRAM_valid skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[19] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[18] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[17] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[16] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[15] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[14] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[13] skipped, because it has no valid location
Information: Pin rom_clk is on clock network. Skipping. (OPT-067)
Warning: Buffert-tree root sensor_out_0[12] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[11] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[10] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[9] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[8] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[7] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[6] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[5] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[4] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[3] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[2] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[1] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[0] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[31] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[30] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[29] skipped, because it has no valid location
Information: Pin dram_clk is on clock network. Skipping. (OPT-067)
Warning: Buffert-tree root sensor_out_1[28] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[27] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[26] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[25] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[24] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[23] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[22] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[21] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[20] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[19] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[18] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[17] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[16] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[15] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[14] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[13] skipped, because it has no valid location
Information: Pin sram_clk is on clock network. Skipping. (OPT-067)
Warning: Buffert-tree root sensor_out_1[12] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[11] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[10] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[9] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[8] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[7] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[6] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[5] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[4] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[3] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[2] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[1] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_1[0] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[31] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[30] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[29] skipped, because it has no valid location
Warning: Buffert-tree root pwm_clk skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[28] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[27] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[26] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[25] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[24] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[23] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[22] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[21] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[20] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[19] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[18] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[17] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[16] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[15] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[14] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[13] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[12] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[11] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[10] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[9] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[8] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[7] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[6] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[5] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[4] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[3] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[2] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[1] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_2[0] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[31] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[30] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[29] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[28] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[27] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[26] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[25] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[24] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[23] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[22] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[21] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[20] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[19] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[18] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[17] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[16] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[15] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[14] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[13] skipped, because it has no valid location
Warning: Buffert-tree root rom_rst skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[12] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[11] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[10] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[9] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[8] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[7] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[6] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[5] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[4] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[3] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[2] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[1] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_3[0] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[31] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[30] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[29] skipped, because it has no valid location
Warning: Buffert-tree root dram_rst skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[28] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[27] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[26] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[25] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[24] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[23] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[22] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[21] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[20] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[19] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[18] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[17] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[16] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[15] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[14] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[13] skipped, because it has no valid location
Warning: Buffert-tree root sram_rst skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[12] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[11] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[10] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[9] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[8] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[7] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[6] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[5] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[4] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[3] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[2] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[1] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_4[0] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[31] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[30] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[29] skipped, because it has no valid location
Warning: Buffert-tree root pwm_rst skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[28] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[27] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[26] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[25] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[24] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[23] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[22] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[21] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[20] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[19] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[18] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[17] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[16] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[15] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[14] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[13] skipped, because it has no valid location
Warning: Buffert-tree root sensor_ready skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[12] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[11] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[10] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[9] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[8] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[7] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[6] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[5] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[4] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[3] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[2] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[1] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_5[0] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[31] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[30] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[29] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[31] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[28] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[27] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[26] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[25] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[24] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[23] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[22] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[21] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[20] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[19] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[18] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[17] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[16] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[15] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[14] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[13] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[30] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[12] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[11] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[10] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[9] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[8] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[7] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[6] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[5] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[4] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[3] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[2] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[1] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_6[0] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[31] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[30] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[29] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_0[29] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[28] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[27] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[26] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[25] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[24] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[23] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[22] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[21] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[20] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[19] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[18] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[17] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[16] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[15] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[14] skipped, because it has no valid location
Warning: Buffert-tree root sensor_out_7[13] skipped, because it has no valid location
Found 613 buffer-tree drivers
Core Area = 50 X 50 ()
GRE layer bins: None-None, metal1-metal2, metal3-metal4, metal5-metal6

Bin                         Count      OptDist      MinLen
-------------------------------------------------------------
None-None                   36345          0.0         0.0
metal1-metal2                   0          0.0         0.0
metal3-metal4                   0          0.0         0.0
metal5-metal6                   0          0.0         0.0
-------------------------------------------------------------
Total                           0


Roi-HfsDrc SN: 1798569713 435980330 0 (3000.000000)

Processing Buffer Trees  (ROI) ... 

Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/ROM_curr_state_reg/Q skipped
Warning: Buffert-tree root axi_rst skipped, because it has no valid location
Warning: Buffert-tree root cpu_rst skipped, because it has no valid location
    [62]  10% ...
    [124]  20% ...
    [186]  30% ...
    [248]  40% ...
    [310]  50% ...
    [372]  60% ...
    [434]  70% ...
    [496]  80% ...
    [544] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:         1243          358
  Inverters:          377          489
------------ ------------ ------------
      Total:         1620          847
------------ ------------ ------------

Number of Drivers Sized: 269 [49.45%]
                      P: 96 [17.65%]
                      N: 173 [31.80%]


Bin                         Count      OptDist      MinLen
-------------------------------------------------------------
None-None                   35572          0.0         0.0
metal1-metal2                   0          0.0         0.0
metal3-metal4                   0          0.0         0.0
metal5-metal6                   0          0.0         0.0
-------------------------------------------------------------
Total                           0

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 28.18 sec ELAPSE 0 hr : 0 min : 3.38 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1023236 K / inuse 910268 K
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254885 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217671 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.198410 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 35572, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 35570, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario Mfunc:max  WNS = 92.013565, TNS = 311.533854, NVP = 304

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:02    92.014   311.534 6.959e+06 17984.783  1376.628      2032      4427         0     0.000       999 


    Scenario Mfunc:max  WNS = 92.013565, TNS = 311.533854, NVP = 304

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:02    92.014   311.534 6.959e+06 17984.783  1376.628      2032      4427         0     0.000       999 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2024-01-08 22:45:51 / Session: 0.08 hr / Command: 0.03 hr / Memory: 999 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2024-01-08 22:45:51 / Session: 0.08 hr / Command: 0.03 hr / Memory: 999 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2024-01-08 22:45:51 / Session: 0.08 hr / Command: 0.03 hr / Memory: 999 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2024-01-08 22:45:51 / Session: 0.08 hr / Command: 0.03 hr / Memory: 999 MB (FLW-8100)

Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254885 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217671 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.198410 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 35572, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 35570, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario Mfunc:max  WNS = 92.013741, TNS = 311.526781, NVP = 304
    Scenario Mfunc:min  WNS = invalid, TNS = invalid (DRC only), NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:03    92.014   311.527 6.959e+06 17986.186  1380.192      2032      4427         0     0.000       999 

Running initial optimization step.
Place-opt command begin                   CPU:   789 s (  0.22 hr )  ELAPSE:   303 s (  0.08 hr )  MEM-PEAK:   999 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Place-opt timing update complete          CPU:   789 s (  0.22 hr )  ELAPSE:   304 s (  0.08 hr )  MEM-PEAK:   999 MB

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: Mfunc:max
2: Mfunc:min

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: cpu_clk
8: axi_clk
9: rom_clk
10: dram_clk
11: pwm_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   1.9223   219.5130    303        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10  92.0137    92.0137      1        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *  92.0137   311.5268 311.5268    304        -          -      -       70 17984.7715       71 1325010816
    2   *        -          -        -      -        -          -      -       74  8925.5078       75          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *  92.0137   311.5268 311.5268    304   0.0000     0.0000      0       74 17986.1855       75 1325010816   6959146.50      33991       2032       4427
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary   92.0137   311.5268 311.5268    304   0.0000     0.0000      0       74       75 1325010816   6959146.50      33991
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 32 threads
Place-opt initialization complete         CPU:   815 s (  0.23 hr )  ELAPSE:   305 s (  0.08 hr )  MEM-PEAK:  1047 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
WARNING: Net cpu_clk is a high-fanout net with 3406 sinks; skipping this net during optimization. 
WARNING: Net axi_clk is a high-fanout net with 2072 sinks; skipping this net during optimization. 
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 13 Iter  1       311.53      311.53      0.00       149    6959146.50  1325010816.00       33991              0.08      1047

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Total 0.5300 seconds to load 33985 cell instances into cellmap, 33138 cells are off site row
Moveable cells: 33985; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.2549, cell height 5.0400, cell area 26.4848 for total 33985 placed and application fixed cells
Place-opt optimization Phase 14 Iter  1       311.53      311.53      0.00       148    6959146.50  1325010816.00       33991              0.08      1047

Place-opt optimization Phase 15 Iter  1       311.53      311.53      0.00       148    6959146.50  1325010816.00       33991              0.08      1047

Place-opt optimization Phase 16 Iter  1       311.53      311.53      0.00       148    6948619.00  1323824512.00       33991              0.09      1047

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5429 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.aggressive_blockage_via_modeling                 :        false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:      false               
common.allow_pg_as_shield                               :        true                
common.allow_tie_off_connect_to_shield                  :        true                
common.check_and_update_via_regions_by_design_tech_file :        false               
common.check_shield                                     :        true                
common.clock_net_max_layer_mode                         :        unknown             
common.clock_net_min_layer_mode                         :        unknown             
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_with_pin_width_on_macros                 :        false               
common.connect_within_pins_by_layer_name                :                            
common.continue_with_frozen_global_route                :        false               
common.create_floating_shields                          :        false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.crosstalk_effort_level                           :        low                 
common.dbin_enable_safe_via_array_reading               :        true                
common.debug_read_patterned_metal_shapes                :        true                
common.derive_connect_within_pin_via_region             :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_multi_thread                              :        true                
common.enable_non_zero_blockage_ek_block                :        false               
common.enable_pin_width_connection                      :        false               
common.enable_single_connection_for_var_width           :        true                
common.enable_via_extension_blocking_for_blockage       :        false               
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_custom_via_def_with_no_vias               :        false               
common.filter_redundant_via_mapping                     :        true                
common.floorplan_aware_hier_va_gr                       :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.forbid_odd_pitch_jog_by_layer_name               :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_soft_drc_at_final_eco_stage               :        false               
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:                        
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.optimize_big_via_for_pin_access                  :        false               
common.optimize_for_dense_pin_access                    :        false               
common.optimize_for_pin_access                          :        false               
common.pg_shield_distance_threshold                     :        0                   
common.pin_spacing_control_mode                         :        true                
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.process_pg_augmentation_shapes                   :        false               
common.rc_driven_setup_effort_level                     :        medium              
common.reconnect_pin_after_shield_modification          :        false               
common.reduce_shield_same_net_drcs                      :        false               
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.relax_soft_spacing_outside_min_max_layer         :        false               
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.secondary_pg_pin_effort_level                    :        hard                
common.separate_tie_off_from_secondary_pg               :        false               
common.shield_tie_off_max_detail_route_iteration        :        3                   
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.skip_pg_augmentation_rects                       :        false               
common.skip_pg_augmentation_wires_and_vias              :        false               
common.skip_pnet_ignore_shapes                          :        false               
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.track_use_area                                   :        false               
common.track_width_constraint_relaxed_mode              :        0                   
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :        true                
common.treat_rectangles_as_routes                       :        false               
common.treat_via_array_as_big_via                       :        false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:    false               
common.use_weighted_secondary_pg_pin_count              :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_ndr_mode                              :        full                
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.voltage_area_aware                               :        relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :        0                   
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.advance_node_timing_cost_enhancement             :        0                   
global.auto_gcell                                       :        true                
global.bail_out_for_high_congestion                     :        false               
global.cgr_runtime_improvement                          :        true                
global.clock_ndr_enhancement                            :        true                
global.coarse_grid_refinement                           :        true                
global.congestion_consistent_mode                       :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.disallow_routing_over_blocked_gcells             :        soft                
global.double_pattern_utilization_by_layer_name         :                            
global.effort_level                                     :        medium              
global.enable_clock_routing_wide_ndr_flow               :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.fast_congestion_estimation                       :        false               
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.improve_pg_connection_at_partition_boundary      :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_mode_insert_gr_via_ladders           :        false               
global.interactive_multithread_mode                     :        true                
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.ndr_dr_shape_as_blockage                         :        true                
global.pin_access_factor                                :        1                   
global.place_mode_search_area_bloat                     :        off                 
global.report_congestion_enable_cell_snapping           :        false               
global.report_congestion_ignore_buffers                 :        false               
global.river_routing_extra_effort                       :        false               
global.routing_corridor_fast_mode                       :        true                
global.span_pg_blk_nbr                                  :        false               
global.stats_silent_mode                                :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.tuned_rvi_demand                                 :        true                
global.use_partially_blocked_track_on_zero_cap_gcell    :        false               
global.via_cut_modeling                                 :        false               
global.via_density                                      :        0                   
global.via_optimization                                 :        true                
global.voltage_area_corner_track_utilization            :        100                 
global.wire_hugging_bias_enhancement                    :        true                

Begin global routing.
Successfully added cut lay contact
Successfully added cut lay via
Successfully added cut lay via2
Successfully added cut lay via3
Successfully added cut lay via4
Successfully added cut lay via5
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Turn off antenna since no rule is specified
Warning: Cannot find a default contact code for layer contact. (ZRT-022)
track auto-fill added 0 tracks on metal1
track auto-fill added 2 tracks on metal2
track auto-fill added 2 tracks on metal3
track auto-fill added 2 tracks on metal4
track auto-fill added 2 tracks on metal5
track auto-fill added 1 tracks on metal6
Found 0 pin access route guide groups.
Warning: Ignore 405 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (via) needs more than one tracks
Warning: Layer metal1 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.580. (ZRT-026)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 8.90 outside the layer range.
Warning: Standard cell pin DFCLRBN/LD has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HS/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUF1S/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin ND3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin MXL2HS/OB has no valid via regions. (ZRT-044)
Warning: Standard cell pin OR2B1/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XOR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XNR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3H/O has no valid via regions. (ZRT-044)
Total number of nets = 34309, of which 0 are not extracted
Total number of open nets = 33826, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:01 
[DBIn Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:24 total=0:00:26
[DBIn Done] Stage (MB): Used   51  Alloctr   54  Proc   32 
[DBIn Done] Total (MB): Used   62  Alloctr   65  Proc 5461 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:01 usr=0:00:24 total=0:00:26
[End of Read DB] Stage (MB): Used   53  Alloctr   56  Proc   32 
[End of Read DB] Total (MB): Used   60  Alloctr   63  Proc 5461 
Constructing data structure ...
Reducing number of threads in GR to 16
numPartCol 2 numPartRow 2 numCol 384 numRow 384
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Design statistics:
Design Bounding Box (0.00,0.00,3752.70,3750.00)
Number of routing layers = 6
layer metal1, dir Hor, min width = 0.24, min space = 0.24 pitch = 0.56
layer metal2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal5, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal6, dir Ver, min width = 1.2, min space = 1 pitch = 2.4
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   66  Alloctr   69  Proc 5461 
Net statistics:
Total number of nets     = 34309
Number of nets to route  = 33826
Number of single or zero port nets = 398
85 nets are fully connected,
 of which 85 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   18  Alloctr   19  Proc    0 
[End of Build All Nets] Total (MB): Used   85  Alloctr   89  Proc 5461 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Average gCell capacity  3.92     on layer (1)    metal1
Average gCell capacity  4.42     on layer (2)    metal2
Average gCell capacity  5.03     on layer (3)    metal3
Average gCell capacity  4.16     on layer (4)    metal4
Average gCell capacity  6.21     on layer (5)    metal5
Average gCell capacity  2.10     on layer (6)    metal6
Average number of tracks per gCell 8.99  on layer (1)    metal1
Average number of tracks per gCell 8.14  on layer (2)    metal2
Average number of tracks per gCell 8.99  on layer (3)    metal3
Average number of tracks per gCell 8.14  on layer (4)    metal4
Average number of tracks per gCell 8.99  on layer (5)    metal5
Average number of tracks per gCell 2.10  on layer (6)    metal6
Number of gCells = 3325680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   62  Alloctr   63  Proc   41 
[End of Build Congestion map] Total (MB): Used  148  Alloctr  153  Proc 5503 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Net Count 33826, Total HPWL 2545186 microns
HPWL   0 ~  100 microns: Net Count    28218     Total HPWL     721516 microns
HPWL 100 ~  200 microns: Net Count     2668     Total HPWL     385745 microns
HPWL 200 ~  300 microns: Net Count     1043     Total HPWL     251584 microns
HPWL 300 ~  400 microns: Net Count      559     Total HPWL     196609 microns
HPWL 400 ~  500 microns: Net Count      359     Total HPWL     159707 microns
HPWL 500 ~  600 microns: Net Count      224     Total HPWL     121821 microns
HPWL 600 ~  700 microns: Net Count      156     Total HPWL      99988 microns
HPWL 700 ~  800 microns: Net Count       88     Total HPWL      65802 microns
HPWL 800 ~  900 microns: Net Count      171     Total HPWL     146036 microns
HPWL 900 ~ 1000 microns: Net Count       85     Total HPWL      80214 microns
HPWL     > 1000 microns: Net Count      255     Total HPWL     316159 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   88  Alloctr   90  Proc   41 
[End of Build Data] Total (MB): Used  148  Alloctr  153  Proc 5503 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   96 
[End of Blocked Pin Detection] Total (MB): Used  252  Alloctr  258  Proc 5599 
Information: Using 16 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
numPartCol 2 numPartRow 2 numCol 384 numRow 384
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:03 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Initial Routing] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Initial Routing] Total (MB): Used  275  Alloctr  280  Proc 5600 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Initial. Routing result:
Initial. Both Dirs: Overflow =  2136 Max = 5 GRCs =  3685 (0.33%)
Initial. H routing: Overflow =   186 Max = 2 (GRCs =    8) GRCs =   212 (0.04%)
Initial. V routing: Overflow =  1950 Max = 5 (GRCs =    3) GRCs =  3473 (0.63%)
Initial. metal1     Overflow =    69 Max = 2 (GRCs =    1) GRCs =    99 (0.02%)
Initial. metal2     Overflow =  1422 Max = 5 (GRCs =    3) GRCs =  1772 (0.32%)
Initial. metal3     Overflow =   116 Max = 2 (GRCs =    7) GRCs =   111 (0.02%)
Initial. metal4     Overflow =   186 Max = 2 (GRCs =   33) GRCs =   191 (0.03%)
Initial. metal5     Overflow =     0 Max = 1 (GRCs =    2) GRCs =     2 (0.00%)
Initial. metal6     Overflow =   341 Max = 1 (GRCs = 1510) GRCs =  1510 (0.27%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   538 Max =  3 GRCs =  1739 (0.36%)
Initial. H routing: Overflow =     1 Max =  1 (GRCs =    3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   537 Max =  3 (GRCs =    9) GRCs =  1736 (0.72%)
Initial. metal1     Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =   106 Max =  3 (GRCs =    9) GRCs =   121 (0.05%)
Initial. metal3     Overflow =     0 Max =  1 (GRCs =    1) GRCs =     1 (0.00%)
Initial. metal4     Overflow =    92 Max =  2 (GRCs =   22) GRCs =   108 (0.04%)
Initial. metal5     Overflow =     0 Max =  1 (GRCs =    2) GRCs =     2 (0.00%)
Initial. metal6     Overflow =   338 Max =  1 (GRCs = 1507) GRCs =  1507 (0.62%)

Initial. Total Wire Length = 2630260.20
Initial. Layer metal1 wire length = 28646.14
Initial. Layer metal2 wire length = 688280.97
Initial. Layer metal3 wire length = 889801.24
Initial. Layer metal4 wire length = 560077.98
Initial. Layer metal5 wire length = 351426.48
Initial. Layer metal6 wire length = 112027.40
Initial. Total Number of Contacts = 235080
Initial. Via VIA12A count = 117038
Initial. Via VIA23 count = 103673
Initial. Via VIA34 count = 10449
Initial. Via VIA45 count = 3098
Initial. Via VIA56 count = 822
Initial. completed.

Start GR phase 1
Mon Jan  8 22:46:13 2024
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    4 
[End of Phase1 Routing] Total (MB): Used  274  Alloctr  281  Proc 5605 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
phase1. Routing result:
phase1. Both Dirs: Overflow =   181 Max = 3 GRCs =   267 (0.02%)
phase1. H routing: Overflow =    43 Max = 1 (GRCs = 71) GRCs =    71 (0.01%)
phase1. V routing: Overflow =   138 Max = 3 (GRCs =  2) GRCs =   196 (0.04%)
phase1. metal1     Overflow =    43 Max = 1 (GRCs = 71) GRCs =    71 (0.01%)
phase1. metal2     Overflow =   138 Max = 3 (GRCs =  2) GRCs =   196 (0.04%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2638012.09
phase1. Layer metal1 wire length = 28239.44
phase1. Layer metal2 wire length = 658655.62
phase1. Layer metal3 wire length = 884327.41
phase1. Layer metal4 wire length = 587157.75
phase1. Layer metal5 wire length = 364023.98
phase1. Layer metal6 wire length = 115607.89
phase1. Total Number of Contacts = 237529
phase1. Via VIA12A count = 117025
phase1. Via VIA23 count = 104267
phase1. Via VIA34 count = 11853
phase1. Via VIA45 count = 3432
phase1. Via VIA56 count = 952
phase1. completed.
Total number of nets with coarse-to-detailed routing failures: 0
Number of multi gcell level routed nets = 1
[End of Whole Chip Routing] Elapsed real time: 0:00:07 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:11 total=0:00:12
[End of Whole Chip Routing] Stage (MB): Used  214  Alloctr  217  Proc  143 
[End of Whole Chip Routing] Total (MB): Used  274  Alloctr  281  Proc 5605 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)

Congestion utilization per direction:
Average vertical track utilization   =  6.23 %
Peak    vertical track utilization   = 118.18 %
Average horizontal track utilization =  3.67 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -52  Alloctr  -52  Proc    0 
[GR: Done] Total (MB): Used  225  Alloctr  230  Proc 5605 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:09 
[GR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:37 total=0:00:39
[GR: Done] Stage (MB): Used  217  Alloctr  223  Proc  175 
[GR: Done] Total (MB): Used  225  Alloctr  230  Proc 5605 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:09 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:37 total=0:00:39
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  175 
[End of Global Routing] Total (MB): Used   36  Alloctr   36  Proc 5605 
INFO: Derive row count 186 from GR congestion map (745/4)
INFO: Derive col count 186 from GR congestion map (744/4)
Convert timing mode ...
Place-opt optimization Phase 17 Iter  1       311.53      311.53      0.00       142    6931470.00  1322242432.00       32723              0.09      1191
Place-opt optimization Phase 17 Iter  2       311.53      311.53      0.00       142    6932882.50  1322391680.00       32723              0.09      1191
Place-opt optimization Phase 17 Iter  3       311.53      311.53      0.00       142    6933432.50  1322444288.00       32723              0.09      1191
Place-opt optimization Phase 17 Iter  4       311.53      311.53      0.00       142    6933935.50  1322495744.00       32723              0.09      1191
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Place-opt optimization Phase 17 Iter  5       311.53      311.53      0.00       142    6939350.50  1323014528.00       32723              0.10      1191
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped

Place-opt optimization Phase 18 Iter  1        46.60       46.60      0.00       142    6942435.00  1323290368.00       32936              0.10      1191

Place-opt optimization Phase 19 Iter  1        46.60       46.60      0.00       143    6942435.00  1323290368.00       32936              0.10      1191

Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2024-01-08 22:46:44 / Session: 0.10 hr / Command: 0.04 hr / Memory: 1191 MB (FLW-8100)


Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2024-01-08 22:46:44 / Session: 0.10 hr / Command: 0.04 hr / Memory: 1191 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2024-01-08 22:46:44 / Session: 0.10 hr / Command: 0.04 hr / Memory: 1191 MB (FLW-8100)

Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2024-01-08 22:46:44 / Session: 0.10 hr / Command: 0.04 hr / Memory: 1191 MB (FLW-8100)
Place-opt optimization Phase 24 Iter  1        46.60       46.60      0.00       142    6942435.00  1323290368.00       32936              0.10      1191
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.fix_hard_macros                            :        false               

Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 32930 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5605 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Turn off antenna since no rule is specified
Warning: Cannot find a default contact code for layer contact. (ZRT-022)
Warning: Ignore 405 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (via) needs more than one tracks
Warning: Layer metal1 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.580. (ZRT-026)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 8.90 outside the layer range.
Warning: Standard cell pin DFCLRBN/LD has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUF1S/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HS/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin ND3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin MXL2HS/OB has no valid via regions. (ZRT-044)
Warning: Standard cell pin OR2B1/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XOR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XNR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HP/O has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:01 usr=0:00:24 total=0:00:25
[End of Read DB] Stage (MB): Used   53  Alloctr   56  Proc    0 
[End of Read DB] Total (MB): Used   61  Alloctr   64  Proc 5605 
Constructing data structure ...
Reducing number of threads in GR to 16
numPartCol 2 numPartRow 2 numCol 384 numRow 384
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Design statistics:
Design Bounding Box (0.00,0.00,3752.70,3750.00)
Number of routing layers = 6
layer metal1, dir Hor, min width = 0.24, min space = 0.24 pitch = 0.56
layer metal2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal5, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal6, dir Ver, min width = 1.2, min space = 1 pitch = 2.4
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   67  Alloctr   70  Proc 5605 
Net statistics:
Total number of nets     = 34522
Number of nets to route  = 34011
Number of single or zero port nets = 398
113 nets are fully connected,
 of which 113 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   17  Alloctr   19  Proc    0 
[End of Build All Nets] Total (MB): Used   85  Alloctr   89  Proc 5605 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Average gCell capacity  4.04     on layer (1)    metal1
Average gCell capacity  4.42     on layer (2)    metal2
Average gCell capacity  5.03     on layer (3)    metal3
Average gCell capacity  4.16     on layer (4)    metal4
Average gCell capacity  6.21     on layer (5)    metal5
Average gCell capacity  2.10     on layer (6)    metal6
Average number of tracks per gCell 8.99  on layer (1)    metal1
Average number of tracks per gCell 8.14  on layer (2)    metal2
Average number of tracks per gCell 8.99  on layer (3)    metal3
Average number of tracks per gCell 8.14  on layer (4)    metal4
Average number of tracks per gCell 8.99  on layer (5)    metal5
Average number of tracks per gCell 2.10  on layer (6)    metal6
Number of gCells = 3325680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   62  Alloctr   63  Proc   15 
[End of Build Congestion map] Total (MB): Used  148  Alloctr  153  Proc 5621 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Net Count 34011, Total HPWL 2553772 microns
HPWL   0 ~  100 microns: Net Count    28345     Total HPWL     728158 microns
HPWL 100 ~  200 microns: Net Count     2710     Total HPWL     390690 microns
HPWL 200 ~  300 microns: Net Count     1067     Total HPWL     256983 microns
HPWL 300 ~  400 microns: Net Count      555     Total HPWL     194738 microns
HPWL 400 ~  500 microns: Net Count      358     Total HPWL     159085 microns
HPWL 500 ~  600 microns: Net Count      230     Total HPWL     125189 microns
HPWL 600 ~  700 microns: Net Count      153     Total HPWL      98202 microns
HPWL 700 ~  800 microns: Net Count       87     Total HPWL      64896 microns
HPWL 800 ~  900 microns: Net Count      169     Total HPWL     144184 microns
HPWL 900 ~ 1000 microns: Net Count       87     Total HPWL      81996 microns
HPWL     > 1000 microns: Net Count      250     Total HPWL     309646 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Build Data] Stage (MB): Used   87  Alloctr   89  Proc   15 
[End of Build Data] Total (MB): Used  148  Alloctr  154  Proc 5621 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   98 
[End of Blocked Pin Detection] Total (MB): Used  252  Alloctr  258  Proc 5719 
Information: Using 16 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
numPartCol 2 numPartRow 2 numCol 384 numRow 384
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:03 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Initial Routing] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Initial Routing] Total (MB): Used  275  Alloctr  281  Proc 5720 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Initial. Routing result:
Initial. Both Dirs: Overflow =  2594 Max = 6 GRCs =  4107 (0.37%)
Initial. H routing: Overflow =   183 Max = 2 (GRCs =    6) GRCs =   205 (0.04%)
Initial. V routing: Overflow =  2410 Max = 6 (GRCs =    3) GRCs =  3902 (0.70%)
Initial. metal1     Overflow =    59 Max = 2 (GRCs =    1) GRCs =    83 (0.01%)
Initial. metal2     Overflow =  1865 Max = 6 (GRCs =    3) GRCs =  2078 (0.37%)
Initial. metal3     Overflow =   124 Max = 2 (GRCs =    5) GRCs =   122 (0.02%)
Initial. metal4     Overflow =   176 Max = 2 (GRCs =   21) GRCs =   187 (0.03%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =   367 Max = 1 (GRCs = 1637) GRCs =  1637 (0.30%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   551 Max =  3 GRCs =  1854 (0.38%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =   551 Max =  3 (GRCs =    9) GRCs =  1854 (0.76%)
Initial. metal1     Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =   113 Max =  3 (GRCs =    9) GRCs =   126 (0.05%)
Initial. metal3     Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =    71 Max =  2 (GRCs =   11) GRCs =    92 (0.04%)
Initial. metal5     Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =   366 Max =  1 (GRCs = 1636) GRCs =  1636 (0.67%)

Initial. Total Wire Length = 2665135.69
Initial. Layer metal1 wire length = 29656.44
Initial. Layer metal2 wire length = 697134.04
Initial. Layer metal3 wire length = 886706.33
Initial. Layer metal4 wire length = 571072.71
Initial. Layer metal5 wire length = 353892.08
Initial. Layer metal6 wire length = 126674.09
Initial. Total Number of Contacts = 235291
Initial. Via VIA12A count = 117000
Initial. Via VIA23 count = 102849
Initial. Via VIA34 count = 11455
Initial. Via VIA45 count = 3153
Initial. Via VIA56 count = 834
Initial. completed.

Start GR phase 1
Mon Jan  8 22:46:53 2024
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc   12 
[End of Phase1 Routing] Total (MB): Used  274  Alloctr  281  Proc 5732 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
phase1. Routing result:
phase1. Both Dirs: Overflow =   211 Max = 4 GRCs =   303 (0.03%)
phase1. H routing: Overflow =    41 Max = 2 (GRCs =  1) GRCs =    65 (0.01%)
phase1. V routing: Overflow =   170 Max = 4 (GRCs =  1) GRCs =   238 (0.04%)
phase1. metal1     Overflow =    41 Max = 2 (GRCs =  1) GRCs =    65 (0.01%)
phase1. metal2     Overflow =   169 Max = 4 (GRCs =  1) GRCs =   237 (0.04%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2673925.65
phase1. Layer metal1 wire length = 29815.73
phase1. Layer metal2 wire length = 668140.91
phase1. Layer metal3 wire length = 880946.18
phase1. Layer metal4 wire length = 601352.30
phase1. Layer metal5 wire length = 367068.72
phase1. Layer metal6 wire length = 126601.81
phase1. Total Number of Contacts = 237960
phase1. Via VIA12A count = 117030
phase1. Via VIA23 count = 103489
phase1. Via VIA34 count = 12987
phase1. Via VIA45 count = 3510
phase1. Via VIA56 count = 944
phase1. completed.
Total number of nets with coarse-to-detailed routing failures: 0
[End of Whole Chip Routing] Elapsed real time: 0:00:07 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:11 total=0:00:12
[End of Whole Chip Routing] Stage (MB): Used  213  Alloctr  217  Proc  126 
[End of Whole Chip Routing] Total (MB): Used  274  Alloctr  281  Proc 5732 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)

Congestion utilization per direction:
Average vertical track utilization   =  6.36 %
Peak    vertical track utilization   = 115.38 %
Average horizontal track utilization =  3.65 %
Peak    horizontal track utilization = 94.12 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -52  Alloctr  -52  Proc    0 
[GR: Done] Total (MB): Used  225  Alloctr  231  Proc 5732 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:08 
[GR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:36 total=0:00:38
[GR: Done] Stage (MB): Used  217  Alloctr  223  Proc  126 
[GR: Done] Total (MB): Used  225  Alloctr  231  Proc 5732 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:09 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:36 total=0:00:38
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  126 
[End of Global Routing] Total (MB): Used   36  Alloctr   36  Proc 5732 
Using per-layer congestion maps for congestion reduction.
Coarse placer is using floating point demand from GR.
Information: 37.97% of design has horizontal routing density above target_routing_density of 0.80.
Information: 43.39% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 32 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 31.6% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.27 to 0.28. (PLACE-030)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34515, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
Information: Doing activity propagation for mode 'Mfunc' and corner 'max' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario Mfunc:max (POW-052)
Scenario Mfunc:max, iteration 1: expecting at least 5
Scenario Mfunc:max, iteration 2: expecting at least 6
Scenario Mfunc:max, iteration 3: expecting at least 7
Scenario Mfunc:max, iteration 4: expecting at least 7
Scenario Mfunc:max, iteration 5: expecting at least 7
Scenario Mfunc:max, iteration 6: expecting at least 7
Scenario Mfunc:max, iteration 7: expecting at least 7

Warning: a large fraction of the nets have zero toggle rate (75.1717%)

****** eLpp weights (with caps)
Number of nets: 34517, of which 34512 non-clock nets
Number of nets with 0 toggle rate: 25947
Max toggle rate = 0.2, average toggle rate = 0.000254373
Max non-clock toggle rate = 0.0500436
eLpp weight range = (0, 171.777)
*** 5 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 34517
Amt power = 0.1
Non-default weight range: (0.9, 18.0777)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=Mfunc:max
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 32 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 45% done.
coarse place 50% done.
coarse place 55% done.
coarse place 59% done.
coarse place 64% done.
coarse place 68% done.
coarse place 73% done.
coarse place 77% done.
coarse place 82% done.
coarse place 86% done.
coarse place 91% done.
coarse place 95% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.53009e+10
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'Mfunc:max'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254885 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217588 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197734 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34515, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Total 0.5700 seconds to load 32930 cell instances into cellmap, 32924 cells are off site row
Moveable cells: 32930; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.3226, cell height 5.0400, cell area 26.8258 for total 32930 placed and application fixed cells
INFO: total number of constant pins: 62
Completed Timing-driven placement, Elapsed time =   0: 0:58 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer metal1: cached 71 shapes out of 2071 total shapes.
Layer metal2: cached 8 shapes out of 8 total shapes.
Cached 75224 vias out of 143300 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 208 ref cells (13 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
   9.931e+06        32940        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (3 sec)
Legalization complete (6 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32940
number of references:               208
number of site rows:                625
number of locations attempted:   807635
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       32940 (282728 total sites)
avg row height over cells:        5.040 um
rms cell displacement:            1.495 um ( 0.30 row height)
rms weighted cell displacement:   1.495 um ( 0.30 row height)
max cell displacement:            7.368 um ( 1.46 row height)
avg cell displacement:            1.313 um ( 0.26 row height)
avg weighted cell displacement:   1.313 um ( 0.26 row height)
number of cells moved:            32927
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: CPU_wrapper/CPU2/ALU0/mult_108/U3512 (AN2B1S)
  Input location: (2257.71,927.284)
  Legal location: (2257.96,919.92)
  Displacement:   7.368 um ( 1.46 row height)
Cell: CPU_wrapper/CPU2/ALU0/mult_108/U3212 (INV2)
  Input location: (2290.11,499.718)
  Legal location: (2290.2,506.64)
  Displacement:   6.922 um ( 1.37 row height)
Cell: axi_duv_bridge/U950 (NR2)
  Input location: (2494.06,2026.95)
  Legal location: (2494.18,2033.76)
  Displacement:   6.809 um ( 1.35 row height)
Cell: sensor_ctrl/U122 (ND3)
  Input location: (2375.16,1930.36)
  Legal location: (2369.56,1927.92)
  Displacement:   6.106 um ( 1.21 row height)
Cell: CPU_wrapper/CPU2/ALU0/mult_108/U2988 (INV1S)
  Input location: (2239.93,707.469)
  Legal location: (2239.98,713.28)
  Displacement:   5.811 um ( 1.15 row height)
Cell: axi_duv_bridge/U1485 (ND2)
  Input location: (2344.2,1965.9)
  Legal location: (2349.1,1963.2)
  Displacement:   5.593 um ( 1.11 row height)
Cell: CPU_wrapper/CPU2/ID_EXE/U295 (INV1S)
  Input location: (2551.19,1088.02)
  Legal location: (2555.56,1091.28)
  Displacement:   5.453 um ( 1.08 row height)
Cell: optlc_1465 (TIE0)
  Input location: (2590.9,1297.92)
  Legal location: (2590.9,1292.88)
  Displacement:   5.040 um ( 1.00 row height)
Cell: CPU_wrapper/CPU2/Reg_file0/U52 (BUF2)
  Input location: (2787.48,1678.48)
  Legal location: (2783.1,1680.96)
  Displacement:   5.031 um ( 1.00 row height)
Cell: CPU_wrapper/CPU2/Mux4_12/U110 (INV1S)
  Input location: (2521.61,1098.37)
  Legal location: (2517.12,1096.32)
  Displacement:   4.939 um ( 0.98 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 7 
Moved 32911 out of 32930 cells, ratio = 0.999423
Total displacement = 50816.632812(um)
Max displacement = 8.037300(um), sensor_ctrl/U122 (2377.637939, 1930.359375, 6) => (2372.040039, 1927.920044, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.46(um)
  0 ~  20% cells displacement <=      0.73(um)
  0 ~  30% cells displacement <=      1.00(um)
  0 ~  40% cells displacement <=      1.26(um)
  0 ~  50% cells displacement <=      1.52(um)
  0 ~  60% cells displacement <=      1.79(um)
  0 ~  70% cells displacement <=      2.05(um)
  0 ~  80% cells displacement <=      2.31(um)
  0 ~  90% cells displacement <=      2.58(um)
  0 ~ 100% cells displacement <=      8.04(um)
Information: The net parasitics of block top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254885 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217588 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197734 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34527, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34525, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2024-01-08 22:47:52 / Session: 0.12 hr / Command: 0.06 hr / Memory: 1318 MB (FLW-8100)

Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2024-01-08 22:47:52 / Session: 0.12 hr / Command: 0.06 hr / Memory: 1318 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2024-01-08 22:47:52 / Session: 0.12 hr / Command: 0.06 hr / Memory: 1318 MB (FLW-8100)

Place-opt optimization Phase 27 Iter  1        10.53       10.53      0.00       142    6942528.50  1322899456.00       32946              0.12      1317
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'Mfunc:max'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'Mfunc:min'. (OPT-909)
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254885 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217588 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197734 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34527, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34525, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-01-08 22:47:53 / Session: 0.12 hr / Command: 0.06 hr / Memory: 1318 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
WARNING: Net cpu_clk is a high-fanout net with 3406 sinks; skipping this net during optimization. 
WARNING: Net axi_clk is a high-fanout net with 2072 sinks; skipping this net during optimization. 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Total 0.5500 seconds to load 32940 cell instances into cellmap
Moveable cells: 32940; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.3215, cell height 5.0400, cell area 26.8205 for total 32940 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Total 0.5800 seconds to load 32940 cell instances into cellmap
Moveable cells: 32940; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.3215, cell height 5.0400, cell area 26.8205 for total 32940 placed and application fixed cells
Place-opt optimization Phase 30 Iter  1        10.53       10.53      0.00       186    6942528.50  1322899456.00       32946              0.12      1317
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 31 Iter  1        10.53       10.53      0.00       186    6942528.50  1322899456.00       32946              0.12      1317
Note - message 'OPT-067' limit (10) exceeded. Remainder will be suppressed.
Place-opt optimization Phase 31 Iter  2        10.53       10.53      0.00       186    6942528.50  1322899456.00       32946              0.12      1317
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Place-opt optimization Phase 31 Iter  3        10.53       10.53      0.00       138    6944247.00  1323071872.00       32946              0.12      1317
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped

CCL: Total Usage Adjustment : 1
INFO: Derive row count 186 from GR congestion map (745/4)
INFO: Derive col count 186 from GR congestion map (744/4)
Convert timing mode ...
Place-opt optimization Phase 32 Iter  1        10.53       10.53      0.00       137    6944247.00  1323071872.00       32949              0.12      1317
Information: Creating classic rule checker.
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer metal1: cached 71 shapes out of 2071 total shapes.
Layer metal2: cached 8 shapes out of 8 total shapes.
Cached 75224 vias out of 143300 total vias.
Number of Site types in the design = 1
Information: CCD will use corner max for honoring max prepone/postpone limits
Uskew Characterizer: corner: max, scalingFactor: 1.000
Uskew Characterizer: corner: min, scalingFactor: 0.499

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'Mfunc:max'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'Mfunc:min'. (OPT-909)
Number of Site types in the design = 1
Place-opt optimization Phase 32 Iter  2        10.53       10.53      0.00       137    6944247.00  1323071872.00       32949              0.12      1317
Place-opt optimization Phase 32 Iter  3        10.53       10.53      0.00       137    6944438.00  1323086720.00       32949              0.12      1317
Place-opt optimization Phase 32 Iter  4        10.53       10.53      0.00       137    6944459.50  1323085184.00       32949              0.12      1317
Place-opt optimization Phase 32 Iter  5        10.53       10.53      0.00       137    6944494.00  1323088768.00       32949              0.12      1317
Number of Site types in the design = 1
Information: CCD will use corner max for honoring max prepone/postpone limits
Uskew Characterizer: corner: max, scalingFactor: 1.000
Uskew Characterizer: corner: min, scalingFactor: 0.499

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'Mfunc:max'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'Mfunc:min'. (OPT-909)
Number of Site types in the design = 1
Place-opt optimization Phase 32 Iter  6        10.53       10.53      0.00       137    6944494.00  1323088768.00       32949              0.12      1317
Place-opt optimization Phase 32 Iter  7        10.53       10.53      0.00       137    6944741.00  1323099648.00       32949              0.12      1317
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Place-opt optimization Phase 32 Iter  8        10.53       10.53      0.00       137    6946253.50  1323220224.00       32949              0.13      1317
Place-opt optimization Phase 32 Iter  9        10.53       10.53      0.00       137    6946044.00  1323209856.00       32949              0.13      1317
Place-opt optimization Phase 32 Iter 10        10.53       10.53      0.00       137    6946044.00  1323209856.00       32949              0.13      1317
Number of Site types in the design = 1
Information: CCD will use corner max for honoring max prepone/postpone limits
Uskew Characterizer: corner: max, scalingFactor: 1.000
Uskew Characterizer: corner: min, scalingFactor: 0.499

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'Mfunc:max'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'Mfunc:min'. (OPT-909)
Number of Site types in the design = 1

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 33 Iter  1         0.69        0.69      0.00       137    6946044.00  1323209856.00       33069              0.13      1317

CCL: Total Usage Adjustment : 1
INFO: Derive row count 186 from GR congestion map (745/4)
INFO: Derive col count 186 from GR congestion map (744/4)
Convert timing mode ...
Place-opt optimization Phase 34 Iter  1         0.69        0.69      0.00       137    6934707.00  1322067968.00       33069              0.13      1317
Place-opt optimization Phase 34 Iter  2         0.69        0.69      0.00       137    6934891.50  1322085376.00       33069              0.13      1317
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped

Disable clock slack update for ideal clocks
Place-opt optimization Phase 35 Iter  1         0.63        0.63      0.00       137    6934891.50  1322085376.00       33069              0.13      1317
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 36 Iter  1         0.63        0.63      0.00       137    6934901.00  1322086144.00       33069              0.13      1317

Place-opt optimization Phase 37 Iter  1         0.63        0.63      0.00       137    6934901.00  1322086144.00       33069              0.13      1317

Place-opt optimization Phase 38 Iter  1         0.63        0.63      0.00       137    6927729.50  1321411712.00       32638              0.13      1317
Place-opt optimization Phase 38 Iter  2         0.63        0.63      0.00       137    6913215.00  1320094208.00       32638              0.14      1317

Disable clock slack update for ideal clocks
Place-opt optimization Phase 39 Iter  1         0.63        0.63      0.00       137    6912765.00  1320040320.00       32638              0.14      1317
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 40 Iter  1         0.63        0.63      0.00       137    6912755.50  1320039680.00       32638              0.14      1317
Place-opt optimization Phase 40 Iter  2         0.63        0.63      0.00       137    6912755.50  1320039680.00       32638              0.14      1317
Place-opt optimization Phase 40 Iter  3         0.63        0.63      0.00       137    6913636.50  1320144384.00       32638              0.14      1317

Place-opt optimization Phase 41 Iter  1         0.63        0.63      0.00       137    6913636.50  1320144384.00       32638              0.14      1317

Place-opt optimization Phase 42 Iter  1         0.63        0.63      0.00       137    6913724.00  1320157824.00       32638              0.14      1402

Place-opt optimization Phase 43 Iter  1         0.63        0.63      0.00       137    6912977.50  1320089472.00       32595              0.14      1402

Place-opt optimization Phase 44 Iter  1         0.63        0.63      0.00       137    6911868.00  1319981312.00       32595              0.14      1402
Place-opt optimization Phase 44 Iter  2         0.63        0.63      0.00       137    6911868.00  1319981312.00       32595              0.14      1402

Disable clock slack update for ideal clocks
Information: Doing activity propagation for mode 'Mfunc' and corner 'max' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario Mfunc:max (POW-052)
Scenario Mfunc:max, iteration 1: expecting at least 5
Scenario Mfunc:max, iteration 2: expecting at least 6
Scenario Mfunc:max, iteration 3: expecting at least 7
Scenario Mfunc:max, iteration 4: expecting at least 7
Scenario Mfunc:max, iteration 5: expecting at least 7
Scenario Mfunc:max, iteration 6: expecting at least 7
Scenario Mfunc:max, iteration 7: expecting at least 7
Place-opt optimization Phase 45 Iter  1         0.63        0.63      0.00       137    6911868.00  1319964544.00       32595              0.14      1402
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.63        0.63      0.00       137    6911868.00  1319845248.00       32595              0.14      1402
        No internal power records found for libcell TIE0
        No internal power records found for libcell TIE1
Place-opt optimization Phase 46 Iter  2         0.63        0.63      0.00       137    6911733.50  1319387904.00       32595              0.14      1402

Place-opt optimization Phase 47 Iter  1         0.63        0.63      0.00       137    6911515.00  1318908928.00       32595              0.14      1402
INFO: total number of constant pins: 0

Place-opt optimization Phase 48 Iter  1         0.63        0.63      0.00       137    6911515.00  1318908928.00       32595              0.14      1402

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-01-08 22:49:26 / Session: 0.14 hr / Command: 0.09 hr / Memory: 1403 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2024-01-08 22:49:26 / Session: 0.14 hr / Command: 0.09 hr / Memory: 1403 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   2968 s ( 0.82 hr) ELAPSE :    517 s ( 0.14 hr) MEM-PEAK :  1402 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   2968 s ( 0.82 hr) ELAPSE :    517 s ( 0.14 hr) MEM-PEAK :  1402 Mb
Place-opt optimization Phase 51 Iter  1         0.63        0.63      0.00       137    6911515.00  1318908928.00       32595              0.14      1402
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer metal1: cached 71 shapes out of 2071 total shapes.
Layer metal2: cached 8 shapes out of 8 total shapes.
Cached 75224 vias out of 143300 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 194 ref cells (13 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
   9.931e+06        32589        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (5 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32589
number of references:               194
number of site rows:                625
number of locations attempted:   739410
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       32589 (272803 total sites)
avg row height over cells:        5.040 um
rms cell displacement:            0.315 um ( 0.06 row height)
rms weighted cell displacement:   0.315 um ( 0.06 row height)
max cell displacement:            8.480 um ( 1.68 row height)
avg cell displacement:            0.038 um ( 0.01 row height)
avg weighted cell displacement:   0.038 um ( 0.01 row height)
number of cells moved:              771
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: CPU_wrapper/CPU2/ALU0/mult_108/U4603 (ND2P)
  Input location: (2485.5,672.96)
  Legal location: (2478.68,667.92)
  Displacement:   8.480 um ( 1.68 row height)
Cell: CPU_wrapper/CPU2/ALU0/mult_108/ZBUF_2_inst_1309 (BUF6CK)
  Input location: (2489.84,667.92)
  Legal location: (2483.64,672.96)
  Displacement:   7.990 um ( 1.59 row height)
Cell: ROM/U81 (AOI22S)
  Input location: (2243.7,1464.24)
  Legal location: (2241.22,1469.28)
  Displacement:   5.617 um ( 1.11 row height)
Cell: CPU_wrapper/CPU2/CSR0/U1236 (AN2S)
  Input location: (2367.7,1015.68)
  Legal location: (2365.22,1020.72)
  Displacement:   5.617 um ( 1.11 row height)
Cell: CPU_wrapper/CPU2/ALU0/mult_108/U2829 (INV2)
  Input location: (2458.22,567.12)
  Legal location: (2455.74,572.16)
  Displacement:   5.617 um ( 1.11 row height)
Cell: DRAM/U107 (MOAI1S)
  Input location: (2471.86,2190)
  Legal location: (2470,2184.96)
  Displacement:   5.372 um ( 1.07 row height)
Cell: CPU_wrapper/CPU2/ALU0/ZINV_4_inst_1332 (INV8)
  Input location: (2470.62,546.96)
  Legal location: (2468.76,541.92)
  Displacement:   5.372 um ( 1.07 row height)
Cell: DRAM/U146 (MOAI1S)
  Input location: (2532.62,2169.84)
  Legal location: (2530.76,2164.8)
  Displacement:   5.372 um ( 1.07 row height)
Cell: DRAM/U271 (NR2F)
  Input location: (2477.44,2179.92)
  Legal location: (2479.3,2174.88)
  Displacement:   5.372 um ( 1.07 row height)
Cell: ROM/U83 (AOI22S)
  Input location: (2243.7,1474.32)
  Legal location: (2241.84,1479.36)
  Displacement:   5.372 um ( 1.07 row height)

Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254905 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217581 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197728 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34174, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34172, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2024-01-08 22:49:34 / Session: 0.15 hr / Command: 0.09 hr / Memory: 1403 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-01-08 22:49:34 / Session: 0.15 hr / Command: 0.09 hr / Memory: 1403 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Total 0.5500 seconds to load 32589 cell instances into cellmap
Moveable cells: 32589; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.1900, cell height 5.0400, cell area 26.1577 for total 32589 placed and application fixed cells
Place-opt optimization Phase 54 Iter  1         1.75        1.75      0.00       138    6911515.00  1318908928.00       32595              0.15      1402

CCL: Total Usage Adjustment : 1
INFO: Derive row count 186 from GR congestion map (745/4)
INFO: Derive col count 186 from GR congestion map (744/4)
Convert timing mode ...
Place-opt optimization Phase 55 Iter  1         1.75        1.75      0.00       137    6911515.00  1318908928.00       32595              0.15      1402
Place-opt optimization Phase 55 Iter  2         1.75        1.75      0.00       137    6911555.50  1318909312.00       32595              0.15      1402
Place-opt optimization Phase 55 Iter  3         1.75        1.75      0.00       137    6911618.00  1318915072.00       32595              0.15      1402
Place-opt optimization Phase 55 Iter  4         1.75        1.75      0.00       137    6911727.50  1318925568.00       32595              0.15      1402
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Place-opt optimization Phase 55 Iter  5         1.75        1.75      0.00       137    6912143.00  1318967808.00       32595              0.15      1402
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 56 Iter  1         1.75        1.75      0.00       137    6912143.00  1318967808.00       32605              0.15      1402
Place-opt optimization Phase 56 Iter  2         1.75        1.75      0.00       137    6912143.00  1318967808.00       32605              0.15      1402

Place-opt optimization Phase 57 Iter  1         1.75        1.75      0.00       137    6912143.00  1318967808.00       32605              0.15      1402
Place-opt optimization Phase 57 Iter  2         1.75        1.75      0.00       137    6912143.00  1318967808.00       32605              0.15      1402
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Place-opt optimization Phase 57 Iter  3         1.75        1.75      0.00       137    6912155.50  1318968704.00       32605              0.15      1402
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-01-08 22:49:40 / Session: 0.15 hr / Command: 0.09 hr / Memory: 1403 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2024-01-08 22:49:41 / Session: 0.15 hr / Command: 0.09 hr / Memory: 1403 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   3033 s ( 0.84 hr) ELAPSE :    531 s ( 0.15 hr) MEM-PEAK :  1402 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   3033 s ( 0.84 hr) ELAPSE :    531 s ( 0.15 hr) MEM-PEAK :  1402 Mb
Place-opt optimization Phase 60 Iter  1         0.80        0.80      0.00       137    6912155.50  1318968704.00       32606              0.15      1402
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer metal1: cached 71 shapes out of 2071 total shapes.
Layer metal2: cached 8 shapes out of 8 total shapes.
Cached 75224 vias out of 143300 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 195 ref cells (13 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
   9.931e+06        32600        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (5 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32600
number of references:               195
number of site rows:                625
number of locations attempted:   733911
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       32600 (273008 total sites)
avg row height over cells:        5.040 um
rms cell displacement:            0.086 um ( 0.02 row height)
rms weighted cell displacement:   0.086 um ( 0.02 row height)
max cell displacement:            5.617 um ( 1.11 row height)
avg cell displacement:            0.003 um ( 0.00 row height)
avg weighted cell displacement:   0.003 um ( 0.00 row height)
number of cells moved:               65
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: CPU_wrapper/CPU2/ALU0/mult_108/U4838 (OAI22S)
  Input location: (2266.64,572.16)
  Legal location: (2269.12,577.2)
  Displacement:   5.617 um ( 1.11 row height)
Cell: CPU_wrapper/CPU2/ALU0/mult_108/U4575 (INV2)
  Input location: (2481.16,405.84)
  Legal location: (2480.54,410.88)
  Displacement:   5.078 um ( 1.01 row height)
Cell: CPU_wrapper/CPU2/ALU0/mult_108/ZBUF_385_inst_2024 (BUF1S)
  Input location: (2386.3,506.64)
  Legal location: (2386.3,501.6)
  Displacement:   5.040 um ( 1.00 row height)
Cell: CPU_wrapper/CPU2/CSR0/U254 (AOI22S)
  Input location: (2342.28,1257.6)
  Legal location: (2342.28,1252.56)
  Displacement:   5.040 um ( 1.00 row height)
Cell: CPU_wrapper/CPU2/ALU0/mult_108/U4759 (OAI22S)
  Input location: (2250.52,572.16)
  Legal location: (2246.18,572.16)
  Displacement:   4.340 um ( 0.86 row height)
Cell: CPU_wrapper/CPU2/ALU0/mult_108/U4861 (OAI22H)
  Input location: (2259.2,572.16)
  Legal location: (2262.92,572.16)
  Displacement:   3.720 um ( 0.74 row height)
Cell: CPU_wrapper/CPU2/ALU0/mult_108/U5019 (XNR2HS)
  Input location: (2262.3,627.6)
  Legal location: (2266.02,627.6)
  Displacement:   3.720 um ( 0.74 row height)
Cell: CPU_wrapper/L1C_data1/U35 (OAI22HP)
  Input location: (2693.2,763.68)
  Legal location: (2690.1,763.68)
  Displacement:   3.100 um ( 0.62 row height)
Cell: CPU_wrapper/L1C_data1/ZINV_110_inst_2489 (INV4CK)
  Input location: (2706.22,839.28)
  Legal location: (2709.32,839.28)
  Displacement:   3.100 um ( 0.62 row height)
Cell: CPU_wrapper/L1C_inst1/DA/ZBUF_13_inst_2483 (BUF2)
  Input location: (2744.66,894.72)
  Legal location: (2741.56,894.72)
  Displacement:   3.100 um ( 0.62 row height)

Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254905 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217581 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197728 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34185, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 34183, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2024-01-08 22:49:49 / Session: 0.15 hr / Command: 0.09 hr / Memory: 1403 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Total 0.5600 seconds to load 32600 cell instances into cellmap
Moveable cells: 32600; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.1922, cell height 5.0400, cell area 26.1686 for total 32600 placed and application fixed cells
Place-opt optimization Phase 62 Iter  1         0.82        0.82      0.00       138    6912155.50  1318968704.00       32606              0.15      1402

Place-opt optimization Phase 63 Iter  1         0.82        0.82      0.00       138    6912155.50  1318968704.00       32606              0.15      1402

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2024-01-08 22:49:51 / Session: 0.15 hr / Command: 0.09 hr / Memory: 1403 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.82        0.82      0.00       137    6912155.50  1318968704.00       32606              0.15      1402
Co-efficient Ratio Summary:
4.193420806429  6.578069225309  2.479660339846  7.744117940401  0.485050000353  3.179565833784  5.567214754587  2.894451787461  6.566619825318  9.017934005874  442.968061693398  6.938864535160  7.815685508527  4.420037312383  1.811902190796
9.922501809698  6.462326158082  8.237053274262  8.718432361931  4.242940666909  6.875278996466  1.318072329441  4.657876722478  7.636589429776  9.113517869609  769.842491542700  1.079342463840  4.503933503750  2.060734897663  4.588864696212
2.011678708023  6.784760729431  2.430598222071  3.879701900032  8.450958970596  1.115123714701  2.873968927205  1.355128098278  3.514670299638  7.251906473334  568.909225186760  9.326536367389  4.388653066981  9.999964959148  7.347429463210
6.393265968271  8.063357035795  4.288661239444  5.817958723007  2.343539122627  0.037326705045  0.494780240392  8.173638013985  2.545742027794  0.066117627471  980.247996907466  5.990117148788  0.885367368572  5.367040791334  1.826796790279
2.637725299500  5.283423958790  3.867480503031  5.291915574740  2.249505136567  9.662150275706  1.856261198134  4.610368914723  1.211401495901  6.577671060418  353.293727762469  7.155188727387  1.196193460867  3.380628488682  3.459813558902
4.093368950483  9.944891771530  0.206864709235  4.522010204051  6.919095345907  6.892197041709  5.120915900067  4.435463192308  4.269822490736  8.834604393265  356.143472179456  7.944620570545  1.161464201288  8.717332871851  0.993396170837
3.361785743357  3.894671823756  2.116990513261  7.452904765626  2.309097940979  5.558072613699  3.113139776351  0.072177062525  4.752274541440  0.064939420937  242.499346235135  8.709339162695  8.260591433424  3.493821424350  2.162509083179
6.121424791366  3.111561481031  8.235195076271  3.561622966938  0.220195692842  6.031325858445  0.248025513631  3.593592313535  4.076314312793  8.041231975181  397.629088000041  7.354556033183  3.875658681644  8.557726688484  8.373552448293
6.801055509956  1.494128885412  2.305310270991  7.627280212330  8.107178452560  7.471109985851  4.743640423276  4.676976534932  4.217618570836  1.199986197230  182.149298307546  8.197250419614  2.144352227813  0.334130333553  7.515905994379
0.989360767456  0.264258150293  0.920840059775  7.149521874674  5.773404731712  7.472142198159  2.074004443314  1.463710904135  2.499116933770  1.019868174527  014.380067702827  9.839438123407  2.598660869363  0.086952867403  1.037287993641
5.157027987425  1.564760504237  9.766509899556  9.210884902189  6.473823894401  4.638324531610  4.193421605155  6.578035273730  2.470319087958  7.744184740401  170.824036835331  7.540726878455  6.724668058728  9.445427246165  6.592561686390
1.793750039489  0.467081046398  6.343951938160  7.812392808527  4.420834112383  1.811560490796  9.922502608324  6.462392906413  8.238790618687  8.718409661931  556.473901290968  7.111041496613  1.800426544146  5.787921747876  3.589521022191
1.351036412911  7.341411995700  1.484439866840  4.500640803750  2.060531697663  4.588422996212  2.011679507759  6.784736577862  2.431235666496  3.879778200032  977.274732659611  1.106523220128  7.399086320513  5.512158327835  1.398608018372
5.190997885491  6.408245539760  9.731623760389  4.385360366981  9.999761759148  7.347087763210  6.393266767907  8.063323883131  4.289308673874  5.817925023007  366.532857862700  3.326822354504  9.471218639281  7.363150898525  4.405881902100
6.611012299133  8.965546750466  5.306357291788  0.882074668572  5.367847591334  1.826354090279  2.637726098236  5.283404161425  3.868131513579  5.291990574740  356.139458256796  6.809279320618  5.629303413446  1.036170972312  1.071921575365
7.767486593870  1.079585515469  7.562042770387  1.193927560867  3.380650488682  3.459472458902  4.093368484394  9.944895011549  0.207538846057  4.522009804051  723.188479190768  9.803956920951  2.094784606744  3.546698730842  6.814609905588
3.460719705270  4.824446269192  7.350487960281  1.168277001288  8.717343371851  0.993956270837  3.361785277268  3.894673063765  2.116328874557  7.452991665626  362.206871297955  5.491685069931  1.316161535100  7.217085052547  5.159814076900
6.493222051555  0.170310493979  8.115196620439  8.267308933424  3.493832924350  2.162169183179  6.121424225277  3.111563721040  8.235523246405  3.561619866938  154.339444884260  3.726189244502  4.805857263135  9.359628953540  7.563893501280
4.123477576960  5.300052327751  7.760313650893  3.872467981644  8.557737188484  8.373112548293  6.801055033867  1.494120125421  2.305136805603  7.627277112330  942.913531056074  7.703368285147  4.367348227646  7.697040093242  1.693219315511
9.998999786422  0.820262560963  8.503017972031  2.141169727813  0.334141833553  7.515565094379  0.989360291367  0.264250490202  0.920666680995  7.149518774674  609.548900771274  7.807698965920  7.403740231414  6.371487013524  9.843055609910
1.986197415771  2.061031965800  9.245295686480  2.595477369363  0.086963367403  1.037847093641  5.157027411336  1.564762844246  9.766325420776  9.210871802189  779.580993840146  3.425843261041  9.345466415565  7.803914973024  7.963360027777
4.418754003187  8.505000098314  7.956583331438  6.721475558728  9.445438746165  6.592121786390  1.793750587431  0.467086993398  6.343770176371  7.812393408527  574.281025638318  1.749439179699  2.253566732464  6.239607241382  3.702654569387
1.840296156129  4.294066653957  7.527899609602  1.807232144146  5.787932247876  3.589181122191  1.351036960963  7.341416842700  1.484258866965  4.500641403750  338.194230966345  8.434961571220  1.160113575967  8.473922486224  3.056158140238
7.977150066261  5.095897034004  1.512371455511  7.396892420513  5.512169827835  1.398268118372  5.190997333443  6.408240486760  9.731442760404  4.385361966981  021.970107914873  4.399942821063  9.329839590780  6.332653013142  8.863459888058
1.792832363700  4.353912247193  3.732670589997  9.478024739281  7.363161398525  4.405441002100  6.611012747185  8.965541607466  5.306176291803  0.882075268572  668.787617133418  2.226674577926  3.775862623652  8.340681842538  6.746722776652
9.199187437009  4.950513631189  6.215027555001  5.626119513446  1.036181472312  1.071581675365  7.767486041822  1.079580362469  7.562459570893  1.193928160867  460.079476268234  5.538508440240  9.339001239499  4.489776854902  0.686455024445
2.200010468106  1.909534574262  9.219704154455  2.091590506744  3.546609230842  6.814269005588  3.460719326522  4.824442179456  7.350895823051  1.168278601288  903.749019585109  9.986999483733  6.171780526838  9.467781076521  1.699036427074
5.299466525660  0.909794071474  5.807261343450  1.313977135100  7.217096252547  5.159474176900  6.493222093711  0.170316235135  8.115504415101  8.267305833424  471.381139635021  6.807105067961  2.145671027731  1.156743904082  3.519581328035
6.161286656849  2.019569260668  3.132585820900  4.802551963135  9.359521353540  7.563451201280  4.123477518126  5.300058000041  7.760721386699  3.872462081644  986.661849048483  7.902330629368  0.108752886714  9.412483342123  0.531001790076
2.727011296028  0.717845232472  7.110998561545  4.364042927646  7.697943493242  1.693877015511  9.998999723005  0.820268307546  8.503425762120  2.141166627813  164.302214555375  1.147685237909  8.939278636702  6.425410820209  2.084089678471
4.951177420494  7.340473157672  7.214219891328  7.400444931414  6.371380413524  9.843613309910  1.986197452798  2.061037702827  9.245603624018  2.595474269363  139.570850540310  3.375885164151  5.705990633615  6.476655224697  6.650963656592
1.087480270796  7.382389425967  3.832453146862  9.342161515565  7.803817373024  7.963928727777  4.418754040104  8.505006835331  7.956990237377  6.721472458728  075.333666416565  9.803229139017  9.378207243104  6.708060139863  4.395438216078
1.239640814576  2.083411213139  1.156049054410  2.250261832464  6.239500641382  3.702212269387  1.840296193142  4.294062490968  7.527206505535  1.807239944146  609.583016587635  8.509263719113  5.106845596373  4.141055070014  8.443221084045
0.064440337852  6.053169741166  8.842299606041  1.167951775967  8.473967786224  3.056717040238  7.977150003284  5.095893859611  1.512788339040  7.396899720513  682.006774583513  9.417962337251  9.092982844364  0.824419476097  3.162611438943
8.536496650921  9.976175999694  4.708776306884  9.326677790780  6.332698313142  8.863018788058  1.792832300723  4.353918062700  3.732087463426  9.478021039281  867.106921652544  0.135251710066  1.104423218589  6.554531546653  0.635064578808
8.207826819085  6.784759118239  2.635409002747  3.772600823652  8.340626142538  6.746381676652  9.199187474022  4.950519456796  6.215434439530  5.626116813446  234.408939031210  7.749218036577  6.741853682210  7.958417046975  6.204512438711
9.392116064000  8.065048932724  5.947245964730  9.336844539499  4.489711154902  0.686014924445  2.200010405169  1.909530390768  9.219111032644  2.091597006744  485.450715884268  1.017051058834  6.074181152248  2.444698745673  5.048147754511
6.827160106154  1.734337259699  9.395627157223  6.178523826838  9.467726376521  1.699695327074  5.299466562623  0.909790897955  5.807678221624  1.313974635100  852.599417054751  5.538568190064  9.325458871101  7.031004313581  1.519006969582
6.730883320701  9.383292509511  6.216918481451  2.142428627731  1.156782104082  3.519141628035  6.161286693802  2.019565084260  3.132992706295  4.802558363135  066.742927154075  6.936271628041  2.340900312653  0.005281804177  6.031793018338
7.246508142752  5.773718912973  7.311254993858  0.105509486714  9.412422542123  0.531661090076  2.727011233081  0.717841056074  7.110305447830  4.364049327646  890.584131124216  9.978852051199  9.892121800508  2.026211554685  0.301131661421
4.116962769508  3.414183333570  1.556509415104  8.936029236702  6.425459020209  2.084649978471  4.951177467457  7.340479971274  7.214626777613  7.400441331414  768.924721152498  4.952544291019  8.612905779820  6.103152082792  4.529902040725
9.547726914505  8.696336728515  3.784709342356  5.702741233615  6.476694424697  6.650523956592  1.087480218964  7.382385240146  3.832860023734  9.342167515565  811.177417102479  6.983086077744  1.878664510485  0.500065333179  5.658777545567
2.147545841534  4.543874685205  9.212178608757  9.375058843104  6.708009339863  4.395098516078  1.239640852744  2.083417038318  1.156456908140  2.250267832464  754.746834538237  0.812431488718  4.022879914242  9.406621996875  2.789304361318
0.723294483397  8.793224756375  8.918112288853  5.103696196373  4.141094270014  8.443881384045  0.064440375020  6.053165566345  8.842606550771  1.167957775967  978.182548022430  5.262919573879  7.718260928450  9.589767861115  1.237587712873
9.689272020095  1.216982752253  9.826811806991  9.099733444364  0.824458676097  3.162271738943  8.536496698199  9.976171714873  4.708183250514  9.326673790780  764.055601714288  6.992083355817  9.286490672343  5.391288170037  3.267490150494
7.802403909981  6.316139834542  0.544100292064  1.101274118589  6.554570746653  0.635624878808  8.207826857253  6.784755933418  2.635816968980  3.772606823652  965.858484653867  4.229372115291  9.911907002249  5.051327579662  1.502197761856
2.611981325428  3.618147213218  7.158167518575  6.748604582210  7.958456246975  6.204172738711  9.392116086733  8.065044668234  5.947652731204  9.336845439499  579.767985890206  8.292607994522  0.004200116919  0.953411976892  1.970857795120
9.159000655243  4.660923066266  1.426900530832  6.071932052248  2.444637945673  5.048707054511  6.827160128887  1.734333985109  9.395034924797  6.178524726838  077.568407052116  9.550747257452  9.949816862309  0.979461695558  0.726576693113
1.397763591880  1.709625236759  5.947417672062  9.322209771101  7.031043513581  1.519666269582  6.730883342434  9.383298235021  6.216325258925  2.142429527731  246.464080808235  1.505377353561  6.121829980220  1.956980326031  3.258924150248
0.255136394301  5.952135336073  6.345120100049  2.347751212653  0.005220004177  6.031353318338  7.246508164485  5.773714648483  7.311661760322  0.105500386714  072.038024612305  3.757314557627  2.704383908107  1.784587507471  1.099298214743

Place-opt final QoR
___________________
Scenario Mapping Table
1: Mfunc:max
2: Mfunc:min

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: cpu_clk
8: axi_clk
9: rom_clk
10: dram_clk
11: pwm_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0015     0.0019      3   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.8182     0.8182      1   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.8182     0.8201   0.8201      4   0.0000     0.0000      0       68  4179.4106       69 1318968704
    2   *        -          -        -      -   0.0000     0.0000      0       68  2086.2256       70          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.8182     0.8201   0.8201      4   0.0000     0.0000      0       68  4179.4106       70 1318968704   6912155.50      32606        629       4407
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.8182     0.8201   0.8201      4   0.0000     0.0000      0       68       70 1318968704   6912155.50      32606

Place-opt command complete                CPU:  3056 s (  0.85 hr )  ELAPSE:   543 s (  0.15 hr )  MEM-PEAK:  1402 MB
Place-opt command statistics  CPU=2267 sec (0.63 hr) ELAPSED=239 sec (0.07 hr) MEM-PEAK=1.369 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2024-01-08 22:49:52 / Session: 0.15 hr / Command: 0.09 hr / Memory: 1403 MB (FLW-8100)
report_timing
Warning: Scenario Mfunc:min is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:49:52 2024
****************************************

  Startpoint: DRAM/DRAM_curr_state_reg_0_ (rising edge-triggered flip-flop clocked by dram_clk)
  Endpoint: DRAM/CASn_set_reg (rising edge-triggered flip-flop clocked by dram_clk)
  Mode: Mfunc
  Corner: max
  Scenario: Mfunc:max
  Path Group: dram_clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock dram_clk (rise edge)                       0.00      0.00
  clock network delay (ideal)                      2.02      2.02

  DRAM/DRAM_curr_state_reg_0_/CK (DFCRBN)          0.00      2.02 r
  DRAM/DRAM_curr_state_reg_0_/QB (DFCRBN)          0.48      2.50 f
  DRAM/ctmTdsLR_1_2250/O (ND3)                     0.18      2.68 r
  DRAM/U55/O (INV2)                                0.08      2.76 f
  DRAM/ctmTdsLR_1_2252/O (NR2T)                    0.12      2.88 r
  DRAM/ctmTdsLR_1_2251/O (ND3HT)                   0.10      2.97 f
  DRAM/U191/O (NR2T)                               0.12      3.10 r
  DRAM/U190/O (ND3HT)                             25.58     28.67 f
  DRAM/ctmTdsLR_3_2248/O (INV1S)                   3.74     32.41 r
  DRAM/ZBUF_12_inst_2495/O (BUF1S)                -0.05     32.37 r
  DRAM/ctmTdsLR_1_2246/O (OR2B1)                   0.29     32.66 f
  DRAM/ctmTdsLR_1_2249/O (OAI12H)                  0.07     32.73 r
  DRAM/CASn_set_reg/D (DFCRBN)                     0.00     32.73 r
  data arrival time                                         32.73

  clock dram_clk (rise edge)                      30.40     30.40
  clock network delay (ideal)                      2.22     32.62
  DRAM/CASn_set_reg/CK (DFCRBN)                    0.00     32.62 r
  clock uncertainty                               -0.50     32.12
  library setup time                              -0.21     31.91
  data required time                                        31.91
  ------------------------------------------------------------------------
  data required time                                        31.91
  data arrival time                                        -32.73
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.82


report_power
****************************************
Report : power
        -significant_digits 2
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:49:52 2024
****************************************
Information: Doing activity propagation for mode 'Mfunc' and corner 'max' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario Mfunc:max (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Scenario Mfunc:max, iteration 1: expecting at least 5
Scenario Mfunc:max, iteration 2: expecting at least 6
Scenario Mfunc:max, iteration 3: expecting at least 7
Scenario Mfunc:max, iteration 4: expecting at least 7
Scenario Mfunc:max, iteration 5: expecting at least 7
Scenario Mfunc:max, iteration 6: expecting at least 7
Scenario Mfunc:max, iteration 7: expecting at least 7
Mode: Mfunc
Corner: max
Scenario: Mfunc:max
Voltage: 1.62
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port O on cell U17 for parameter Tinp. Lowest table value = 0.038600, highest table value = 2.967691, value = 0.004692 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell axi_duv_bridge/len_reg_reg_3_ for parameter Tinp. Lowest table value = 0.038608, highest table value = 2.967380, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell WDT/write_address_reg_reg_31_ for parameter Tinp. Lowest table value = 0.038608, highest table value = 2.967380, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell sensor_ctrl/read_address_reg_reg_31_ for parameter Tinp. Lowest table value = 0.038608, highest table value = 2.967380, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell axi_duv_bridge/len_reg_reg_2_ for parameter Tinp. Lowest table value = 0.038608, highest table value = 2.967380, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell WDT/write_address_reg_reg_31_ for parameter Tinp. Lowest table value = 0.041957, highest table value = 2.859214, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell sensor_ctrl/read_address_reg_reg_31_ for parameter Tinp. Lowest table value = 0.041957, highest table value = 2.859214, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell axi_duv_bridge/len_reg_reg_1_ for parameter Tinp. Lowest table value = 0.038608, highest table value = 2.967380, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell sensor_ctrl/read_address_reg_reg_31_ for parameter Cout. Lowest table value = 0.002000, highest table value = 0.528000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell WDT/write_address_reg_reg_30_ for parameter Tinp. Lowest table value = 0.038608, highest table value = 2.967380, value = 0.000000 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.
Warning: Fall toggles on pin axi_duv_bridge/r_s0/rempty_reg/Q are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin axi_duv_bridge/r_s1/rempty_reg/Q are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin CPU_wrapper/CPU2/ID_EXE/M_out_reg_3_/Q are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin CPU_wrapper/CPU2/ID_EXE/M_out_reg_2_/Q are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin CPU_wrapper/CPU2/ID_EXE/M_out_reg_1_/Q are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin CPU_wrapper/CPU2/ID_EXE/M_out_reg_0_/Q are impossible given input states; converted to rise toggles. (POW-069)

  Cell Internal Power    = 1.80e+11 pW ( 99.6%)
  Net Switching Power    = 7.52e+08 pW (  0.4%)
Total Dynamic Power      = 1.81e+11 pW (100.0%)

Cell Leakage Power       = 1.32e+09 pW


  Attributes
  ----------
      u  -  User defined power group

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    1.62e+11               3.85e+08               1.27e+09               1.64e+11    ( 89.9%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             1.79e+10               0.00e+00               0.00e+00               1.79e+10    (  9.8%)         
register                  4.13e+07               1.18e+07               2.52e+07               7.83e+07    (  0.0%)         
sequential                7.97e+06               7.24e+07               4.43e+05               8.08e+07    (  0.0%)         
combinational             7.10e+07               2.83e+08               2.54e+07               3.79e+08    (  0.2%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.80e+11 pW            7.52e+08 pW            1.32e+09 pW            1.82e+11 pW
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:49:59 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 32606/32606
Ground net VSS                32606/32606
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
report_timing -sign 4 > placement_setup.log
report_timing -sign 4 -delay_type min > placement_hold.log
# check drc again after placement. If have any error, something setup wrong
# but it doesn't indicate that fault will cause the timing violation
check_pg_drc
Command check_pg_drc started  at Mon Jan  8 22:50:00 2024
Command check_pg_drc finished at Mon Jan  8 22:50:01 2024
CPU usage for check_pg_drc: 14.84 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 1.13 seconds ( 0.00 hours)
Total number of errors found: 5
   5 insufficient spacings on metal1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_missing_vias
Information: The command 'check_pg_missing_vias' cleared the undo history. (UNDO-016)
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 1 seconds.
Overall runtime: 1 seconds.
check_pg_connectivity
Loading cell instances...
Number of Standard Cells: 32600
Number of Macro Cells: 6
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 2149
Number of VDD Vias: 72012
Number of VDD Terminals: 0
Number of VSS Wires: 2057
Number of VSS Vias: 71288
Number of VSS Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 98
  Number of floating vias: 22
  Number of floating std cells: 1
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 102
  Number of floating vias: 42
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
save_block
Information: Saving block 'CHIP:top.design'
save_block -as CHIP:placement.design
Information: Saving 'CHIP:top.design' to 'CHIP:placement.design'. (DES-028)
save_lib
Saving library 'CHIP'
###############################
#     stage 3:    CTS         #
###############################
report_clocks
****************************************
Report : clock
Design : top
Mode   : Mfunc
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:50:06 2024
****************************************


Attributes:
    p - Propagated clock
    G - Generated  clock
    U - Unexpanded generated clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
axi_clk         25.00   {0 12.5}                      {axi_clk}
cpu_clk         10.00   {0 5}                         {cpu_clk}
dram_clk        30.40   {0 15.2}                      {dram_clk}
pwm_clk         39.00   {0 19.5}                      {sram_clk}
rom_clk         50.20   {0 25.1}                      {rom_clk}

report_clocks -skew
****************************************
Report : clock_skew
Design : top
Mode   : Mfunc
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:50:06 2024
****************************************

              Min Rise  Min Fall  Max Rise  Max Fall     Hold          Setup        Related
Object          Delay     Delay     Delay     Delay   Uncertainty   Uncertainty      Clock          Scenario      Origin
-----------------------------------------------------------------------------------------------------------------------------
axi_clk          2.00      2.00      2.00      2.00          0.02          0.50         --          Mfunc:max       user
axi_clk          2.00      2.00      2.00      2.00          0.02          0.50         --          Mfunc:min       user
cpu_clk          2.00      2.00      2.00      2.00          0.02          0.50         --          Mfunc:max       user
cpu_clk          2.00      2.00      2.00      2.00          0.02          0.50         --          Mfunc:min       user
dram_clk         2.00      2.00      2.00      2.00          0.02          0.50         --          Mfunc:max       user
dram_clk         2.00      2.00      2.00      2.00          0.02          0.50         --          Mfunc:min       user
pwm_clk             -         -         -         -          0.02          0.50         --          Mfunc:min       user
rom_clk          2.00      2.00      2.00      2.00          0.02          0.50         --          Mfunc:max       user
rom_clk          2.00      2.00      2.00      2.00          0.02          0.50         --          Mfunc:min       user

report_clocks -groups
****************************************
Report : clock_group
Module : top
Mode   : Mfunc
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:50:06 2024
****************************************
Total logically exclusive groups: 0
Total asynchronous groups: 2
NAME(0) : cpu_clk_1
    -group {cpu_clk}
    -group {axi_clk}
    -group {rom_clk}
    -group {dram_clk}

NAME(0) : cpu_clk_2
    -group {cpu_clk}
    -group {axi_clk}
    -group {rom_clk}
    -group {dram_clk}
    -group {pwm_clk}

Total physically exclusive groups: 0
report_clock_qor
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type summary
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:50:06 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

==========================================
==== Summary Reporting for Corner max ====
==========================================

=================================================== Summary Table for Corner max ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: Mfunc, Scenario: Mfunc:max
cpu_clk                                 M,D      3406      1        0      0.00      0.00      2.02      0.02         0         0
axi_clk                                 M,D      2072      1        0      0.00      0.00      2.00      0.00         0         0
pwm_clk                                 M,D       528      1        0      0.00      0.00      0.00      0.00         0         0
dram_clk                                M,D       299      1        0      0.00      0.00      2.22      0.22         0         0
rom_clk                                 M,D       209      1        0      0.00      0.00      2.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       6514      1        0      0.00      0.00      2.22      0.22         0         0


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
==========================================
==== Summary Reporting for Corner min ====
==========================================

=================================================== Summary Table for Corner min ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: Mfunc, Scenario: Mfunc:min
cpu_clk                                 M,D      3406      1        0      0.00      0.00      2.01      0.01         0         0
axi_clk                                 M,D      2072      1        0      0.00      0.00      2.00      0.00         0         0
pwm_clk                                 M,D       528      1        0      0.00      0.00      0.00      0.00         0         0
dram_clk                                M,D       299      1        0      0.00      0.00      2.11      0.11         0         0
rom_clk                                 M,D       209      1        0      0.00      0.00      2.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       6514      1        0      0.00      0.00      2.11      0.11         0         0


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
report_ports [get_ports {cpu_clk axi_clk rom_clk dram_clk sram_clk}]
****************************************
Report : port
Module : top
Mode   : Mfunc
Corner : max
Scenario: Mfunc:max
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:50:06 2024
****************************************
Attributes:
   I - ideal network
   H - HyperScale context override
                      Pin Cap                    Wire Cap
                   Min          Max           Min          Max
Port      Dir    rise/fall    rise/fall     rise/fall    rise/fall    Attributes
--------------------------------------------------------------------------------
axi_clk   in     0.00/0.00    0.00/0.00     0.00/0.00    0.00/0.00    
cpu_clk   in     0.00/0.00    0.00/0.00     0.00/0.00    0.00/0.00    
dram_clk  in     0.00/0.00    0.00/0.00     0.00/0.00    0.00/0.00    
rom_clk   in     0.00/0.00    0.00/0.00     0.00/0.00    0.00/0.00    
sram_clk  in     0.00/0.00    0.00/0.00     0.00/0.00    0.00/0.00    
check_design -checks pre_clock_tree_stage
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : top
 Version: R-2020.09-SP3
 Date   : Mon Jan  8 22:50:06 2024
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-904      Warn   5          Clock reference cell %libcell(cell %cell) have no LEQ cell speci...
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   1125       The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-002      Warn   107        The register clock pin '%pin' has no fanin clocks. Mode:'%mode'.
  TCK-012      Warn   328        The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 1566 EMS messages : 0 errors, 1565 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101             1          %s will work on the following scenarios.
  CTS-107             1          %s will work on all clocks in active scenarios, including %d mas...
  PDC-003             2          Routing direction of metal layer %s is neither "horizontal" nor ...
  ----------------------------------------------------------------------------------------------------
  Total 4 non-EMS messages : 0 errors, 2 warnings, 2 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2024Jan08225006.log'.
#source -echo ../scripts/cts_setup.tcl
clock_opt
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2024-01-08 22:50:09 / Session: 0.16 hr / Command: 0.00 hr / Memory: 1403 MB (FLW-8100)
Info: Running clockopt GRE flow.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Dynamic Scenario ASR Mode:  2
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: CCD will use corner max for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2024-01-08 22:50:10 / Session: 0.16 hr / Command: 0.00 hr / Memory: 1403 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2024-01-08 22:50:10 / Session: 0.16 hr / Command: 0.00 hr / Memory: 1403 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Analyzing timing for OCV-aware CTS
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   Mfunc:max    (Mode: Mfunc; Corner: max)
   Mfunc:min    (Mode: Mfunc; Corner: min)
Information: CTS will work on all clocks in active scenarios, including 5 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   fsa0m_a_generic_core_c/BUF1
   fsa0m_a_generic_core_c/BUF12CK
   fsa0m_a_generic_core_c/BUF1CK
   fsa0m_a_generic_core_c/BUF1S
   fsa0m_a_generic_core_c/BUF2
   fsa0m_a_generic_core_c/BUF2CK
   fsa0m_a_generic_core_c/BUF3
   fsa0m_a_generic_core_c/BUF3CK
   fsa0m_a_generic_core_c/BUF4
   fsa0m_a_generic_core_c/BUF4CK
   fsa0m_a_generic_core_c/BUF6
   fsa0m_a_generic_core_c/BUF6CK
   fsa0m_a_generic_core_c/BUF8
   fsa0m_a_generic_core_c/BUF8CK
   fsa0m_a_generic_core_c/DELA
   fsa0m_a_generic_core_c/DELB
   fsa0m_a_generic_core_c/DELC
   fsa0m_a_generic_core_c/INV1
   fsa0m_a_generic_core_c/INV12
   fsa0m_a_generic_core_c/INV12CK
   fsa0m_a_generic_core_c/INV1CK
   fsa0m_a_generic_core_c/INV1S
   fsa0m_a_generic_core_c/INV2
   fsa0m_a_generic_core_c/INV2CK
   fsa0m_a_generic_core_c/INV3
   fsa0m_a_generic_core_c/INV3CK
   fsa0m_a_generic_core_c/INV4
   fsa0m_a_generic_core_c/INV4CK
   fsa0m_a_generic_core_c/INV6
   fsa0m_a_generic_core_c/INV6CK
   fsa0m_a_generic_core_c/INV8
   fsa0m_a_generic_core_c/INV8CK

ICG reference list:
   fsa0m_a_generic_core_c/GCKETF
   fsa0m_a_generic_core_c/GCKETN
   fsa0m_a_generic_core_c/GCKETP
   fsa0m_a_generic_core_c/GCKETT

Information: 'max' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 1.05 sec, cpu time is 0 hr : 0 min : 9.30 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer metal1: cached 71 shapes out of 2071 total shapes.
Layer metal2: cached 8 shapes out of 8 total shapes.
Cached 75224 vias out of 143300 total vias.
Total 0.4200 seconds to build cellmap data
Total 0.5400 seconds to load 32600 cell instances into cellmap
Moveable cells: 32600; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.1922, cell height 5.0400, cell area 26.1686 for total 32600 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34185, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 1.17 sec, cpu time is 0 hr : 0 min : 1.70 sec. (CTS-104)
Setting target skew for clock: axi_clk (mode Mfunc corner max) as 2.500000
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN1
Setting target skew for clock: cpu_clk (mode Mfunc corner max) as 1.000000
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN1
Setting target skew for clock: dram_clk (mode Mfunc corner max) as 3.040000
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN1
Setting target skew for clock: pwm_clk (mode Mfunc corner max) as 3.900000
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN1
Setting target skew for clock: rom_clk (mode Mfunc corner max) as 5.020000
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN1
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 32
Mark clock trees...
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = axi_clk
 Clocks:
     axi_clk (Mfunc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 2072
 Number of ignore points = 0
 Added 24 Repeaters. Built 2 Repeater Levels
 Phase delay: axi_clk : (0.522 0.411) : skew = 0.111
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = cpu_clk
 Clocks:
     cpu_clk (Mfunc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3406
 Number of ignore points = 0
 Number of gates with existing phase delay = 128
    1. Phase delay = (max r/f: -0.020000/-0.020000 min r/f: -0.020000/-0.020000) : skew = 0.000000 : CPU_wrapper/L1C_data1/TA/i_tag_array/CK
    2. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_27_/CK
    3. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_26_/CK
    4. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_35_/CK
    5. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_38_/CK
    6. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_43_/CK
    7. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_30_/CK
    8. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_34_/CK
    9. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_63_/CK
   10. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_46_/CK
   11. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_39_/CK
   12. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_31_/CK
   13. Phase delay = (max r/f: -0.020000/-0.020000 min r/f: -0.020000/-0.020000) : skew = 0.000000 : CPU_wrapper/L1C_data1/DA/i_data_array/CK
   14. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_23_/CK
   15. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_62_/CK
   16. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_47_/CK
   17. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_57_/CK
   18. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_61_/CK
   19. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_55_/CK
   20. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_63_/CK
   21. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_43_/CK
   22. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_22_/CK
   23. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_45_/CK
   24. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_14_/CK
   25. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_47_/CK
   26. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_42_/CK
   27. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_59_/CK
   28. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_61_/CK
   29. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_62_/CK
   30. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_40_/CK
   31. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_58_/CK
   32. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_15_/CK
   33. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_54_/CK
   34. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_36_/CK
   35. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_60_/CK
   36. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_10_/CK
   37. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_42_/CK
   38. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_38_/CK
   39. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_41_/CK
   40. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_51_/CK
   41. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_20_/CK
   42. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_58_/CK
   43. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_56_/CK
   44. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_39_/CK
   45. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_18_/CK
   46. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_30_/CK
   47. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_44_/CK
   48. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_46_/CK
   49. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_48_/CK
   50. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_49_/CK
   51. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_37_/CK
   52. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_7_/CK
   53. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_11_/CK
   54. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_31_/CK
   55. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_50_/CK
   56. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_12_/CK
   57. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_59_/CK
   58. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_28_/CK
   59. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_52_/CK
   60. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_19_/CK
   61. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_23_/CK
   62. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_21_/CK
   63. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_50_/CK
   64. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_28_/CK
   65. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_29_/CK
   66. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_6_/CK
   67. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_31_/CK
   68. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_27_/CK
   69. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_8_/CK
   70. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_51_/CK
   71. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_34_/CK
   72. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_54_/CK
   73. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_2_/CK
   74. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_55_/CK
   75. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_24_/CK
   76. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/valid_reg_3_/CK
   77. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_13_/CK
   78. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_26_/CK
   79. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_30_/CK
   80. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_24_/CK
   81. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_16_/CK
   82. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_11_/CK
   83. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_23_/CK
   84. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_32_/CK
   85. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_15_/CK
   86. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_53_/CK
   87. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_9_/CK
   88. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_33_/CK
   89. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_14_/CK
   90. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_35_/CK
   91. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_20_/CK
   92. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_17_/CK
   93. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_25_/CK
   94. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_29_/CK
   95. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_25_/CK
   96. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_19_/CK
   97. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_27_/CK
   98. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_16_/CK
   99. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_22_/CK
  100. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_19_/CK
  101. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_21_/CK
  102. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/read_counter_reg_0_/CK
  103. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/L1D_curr_state_reg_0_/CK
  104. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_18_/CK
  105. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/L1D_curr_state_reg_2_/CK
  106. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_1_/CK
  107. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/valid_reg_5_/CK
  108. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_17_/CK
  109. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_9_/CK
  110. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/read_counter_reg_1_/CK
  111. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/L1D_curr_state_reg_3_/CK
  112. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/read_counter_reg_2_/CK
  113. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/addr_reg_reg_4_/CK
  114. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/addr_reg_reg_5_/CK
  115. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/addr_reg_reg_6_/CK
  116. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/strb_reg_reg_2_/CK
  117. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/counter_reg/CK
  118. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/addr_reg_reg_7_/CK
  119. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_10_/CK
  120. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_2_/CK
  121. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_12_/CK
  122. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_3_/CK
  123. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_14_/CK
  124. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_11_/CK
  125. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/addr_reg_reg_13_/CK
  126. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/write_data_reg_reg_31_/CK
  127. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_data1/write_data_reg_reg_30_/CK
  128. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : CPU_wrapper/L1C_inst1/addr_reg_reg_2_/CK
Creating OCV partitions
 Added 41 Repeaters. Built 3 Repeater Levels
 Phase delay: cpu_clk : (0.911 0.682) : skew = 0.229
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = dram_clk
 Clocks:
     dram_clk (Mfunc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 299
 Number of ignore points = 0
 Number of gates with existing phase delay = 128
    1. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : DRAM/DRAM_curr_state_reg_0_/CK
    2. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : DRAM/DRAM_curr_state_reg_1_/CK
    3. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__4_/CK
    4. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__2_/CK
    5. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__20_/CK
    6. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__8_/CK
    7. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__4_/CK
    8. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__20_/CK
    9. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__27_/CK
   10. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__19_/CK
   11. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__14_/CK
   12. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__16_/CK
   13. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__16_/CK
   14. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__25_/CK
   15. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__8_/CK
   16. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__19_/CK
   17. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__11_/CK
   18. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__11_/CK
   19. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__23_/CK
   20. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__14_/CK
   21. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__21_/CK
   22. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_14_/CK
   23. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__12_/CK
   24. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__10_/CK
   25. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_17_/CK
   26. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__15_/CK
   27. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__27_/CK
   28. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__15_/CK
   29. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_15_/CK
   30. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__12_/CK
   31. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_16_/CK
   32. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__3_/CK
   33. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__10_/CK
   34. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__25_/CK
   35. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__13_/CK
   36. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_10_/CK
   37. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__22_/CK
   38. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__6_/CK
   39. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_18_/CK
   40. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__17_/CK
   41. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_20_/CK
   42. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_13_/CK
   43. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__21_/CK
   44. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_11_/CK
   45. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__13_/CK
   46. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_12_/CK
   47. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_19_/CK
   48. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__24_/CK
   49. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_22_/CK
   50. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__17_/CK
   51. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__26_/CK
   52. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__23_/CK
   53. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__24_/CK
   54. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__9_/CK
   55. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_21_/CK
   56. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__6_/CK
   57. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__33_/CK
   58. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_24_/CK
   59. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__18_/CK
   60. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_8_/CK
   61. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__1_/CK
   62. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__22_/CK
   63. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__7_/CK
   64. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_23_/CK
   65. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_25_/CK
   66. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_31_/CK
   67. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__0_/CK
   68. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__26_/CK
   69. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__9_/CK
   70. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_27_/CK
   71. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_28_/CK
   72. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__31_/CK
   73. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__33_/CK
   74. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__32_/CK
   75. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__7_/CK
   76. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__35_/CK
   77. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_9_/CK
   78. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__18_/CK
   79. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__38_/CK
   80. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__31_/CK
   81. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__5_/CK
   82. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__35_/CK
   83. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__5_/CK
   84. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__32_/CK
   85. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__0_/CK
   86. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_29_/CK
   87. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_30_/CK
   88. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__39_/CK
   89. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/waddr_reg_0_/CK
   90. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__36_/CK
   91. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/wdata_reg_reg_26_/CK
   92. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__40_/CK
   93. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__28_/CK
   94. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__41_/CK
   95. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__36_/CK
   96. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/waddr_reg_1_/CK
   97. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__34_/CK
   98. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__30_/CK
   99. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__30_/CK
  100. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__41_/CK
  101. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__37_/CK
  102. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__29_/CK
  103. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__28_/CK
  104. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__40_/CK
  105. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_2__37_/CK
  106. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__39_/CK
  107. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__38_/CK
  108. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/wptr_reg_1_/CK
  109. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__34_/CK
  110. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/mem_reg_0__29_/CK
  111. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/write_ID_reg_3_/CK
  112. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : axi_duv_bridge/r_m5/wptr_reg_0_/CK
  113. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/write_ID_reg_1_/CK
  114. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/write_ID_reg_0_/CK
  115. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/write_ID_reg_7_/CK
  116. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/write_ID_reg_2_/CK
  117. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/write_ID_reg_6_/CK
  118. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/read_ID_reg_2_/CK
  119. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/write_ID_reg_5_/CK
  120. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/read_ID_reg_1_/CK
  121. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/read_ID_reg_4_/CK
  122. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/read_ID_reg_6_/CK
  123. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/read_ID_reg_0_/CK
  124. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/write_ID_reg_4_/CK
  125. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/read_ID_reg_3_/CK
  126. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/read_ID_reg_7_/CK
  127. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : DRAM/read_ID_reg_5_/CK
  128. Phase delay = (max r/f: -0.220000/__ min r/f: -0.220000/__) : skew = 0.000000 : DRAM/CASn_set_reg/CK
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = sram_clk
 Clocks:
     pwm_clk (Mfunc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 528
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = rom_clk
 Clocks:
     rom_clk (Mfunc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 209
 Number of ignore points = 0
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 28.46 sec, cpu time is 0 hr : 5 min : 40.08 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
* PD jump Gates (sorted by PD jump): Largest latency jumps (> 0.500000)

Clock         Phase     PD Jump   Buf/inv   Sinks     Gates     From Pin  To Pin
Root          Delay
----------------------------------------------------------------------------------------------------
axi_clk       0.5223    0.5223    24        2072      0         axi_clk   axi_duv_bridge/ar_m2/mem_reg_1__8_/CK
cpu_clk       0.9113    0.9113    41        3278      128       cpu_clk   CPU_wrapper/CPU2/ID_EXE/PC_out_reg_10_/CK
--------------------------------------------------------------------------------
Information: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 2 buffers and 63 inverters added (total area 2490.47) by Clock Tree Synthesis.
Information: 0 out of 65 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Turn off antenna since no rule is specified
Warning: Cannot find a default contact code for layer contact. (ZRT-022)
Warning: Ignore 405 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (via) needs more than one tracks
Warning: Layer metal1 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.580. (ZRT-026)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 8.90 outside the layer range.
Warning: Standard cell pin DFCLRBN/LD has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HS/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUF1S/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin MXL2HS/OB has no valid via regions. (ZRT-044)
Warning: Standard cell pin ND3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XOR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XNR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin OR2B1/O has no valid via regions. (ZRT-044)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
Information: The net parasitics of block top are cleared. (TIM-123)
Total number of global routed clock nets: 70
Information: The run time for clock net global routing is 0 hr : 0 min : 1.73 sec, cpu time is 0 hr : 0 min : 4.03 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design top has 34252 nets, 70 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34250, routed nets = 70, across physical hierarchy nets = 0, parasitics cached nets = 70, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.39 sec, cpu time is 0 hr : 0 min : 3.79 sec. (CTS-104)
 Clock cells info: buffer count: 65, buffer area: 2490.47, cell count: 0, cell area: 0.00
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Mon Jan  8 22:50:46 2024
Scenario Mfunc:max
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
cpu_clk                    0.8797       0.1841            0       0.0000       0.0000           41    1599.8976    1599.8976   52194.6600
                                                                                                                                         
axi_clk                    0.5180       0.1134            0       0.0000       0.0000           24     890.5680     890.5680   28729.8300
                                                                                                                                         
dram_clk                   0.3290       0.5095            0       0.0000       0.0000            0       0.0000       0.0000    3235.1500
                                                                                                                                         
pwm_clk                    0.5451       0.5277            0       0.0000       0.0000            0       0.0000       0.0000    6594.1700
                                                                                                                                         
rom_clk                    0.1514       0.1321            0       0.0000       0.0000            0       0.0000       0.0000    2337.5000
                                                                                                                                         
Scenario Mfunc:min
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
cpu_clk                    0.4980       0.0910            0       0.0000       0.0000           41    1599.8976    1599.8976   52194.6600
                                                                                                                                         
axi_clk                    0.3242       0.0719            0       0.0000       0.0000           24     890.5680     890.5680   28729.8300
                                                                                                                                         
dram_clk                   0.3006       0.3544            0       0.0000       0.0000            0       0.0000       0.0000    3235.1500
                                                                                                                                         
pwm_clk                    0.5294       0.4937            0       0.0000       0.0000            0       0.0000       0.0000    6594.1700
                                                                                                                                         
rom_clk                    0.1526       0.1182            0       0.0000       0.0000            0       0.0000       0.0000    2337.5000
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: cpu_clk mode: Mfunc root: cpu_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: cpu_clk, Mode: Mfunc, Root: cpu_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1841; ID = 0.8797; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1599.8976; ClockCellArea = 1599.8976; ClockWireLen = 52194.6600; Clock = cpu_clk; Mode = Mfunc; Corner = max; ClockRoot = cpu_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0910; ID = 0.4980; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1599.8976; ClockCellArea = 1599.8976; ClockWireLen = 52194.6600; Clock = cpu_clk; Mode = Mfunc; Corner = min; ClockRoot = cpu_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: cpu_clk, Mode: Mfunc, Root: cpu_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1841; ID = 0.8797; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1599.8976; ClockCellArea = 1599.8976; ClockWireLen = 52194.6600; Clock = cpu_clk; Mode = Mfunc; Corner = max; ClockRoot = cpu_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0910; ID = 0.4980; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1599.8976; ClockCellArea = 1599.8976; ClockWireLen = 52194.6600; Clock = cpu_clk; Mode = Mfunc; Corner = min; ClockRoot = cpu_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.22 sec.
-------------------------------------------------------------
Fixing clock: axi_clk mode: Mfunc root: axi_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: axi_clk, Mode: Mfunc, Root: axi_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1134; ID = 0.5180; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 890.5680; ClockCellArea = 890.5680; ClockWireLen = 28729.8300; Clock = axi_clk; Mode = Mfunc; Corner = max; ClockRoot = axi_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0719; ID = 0.3242; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 890.5680; ClockCellArea = 890.5680; ClockWireLen = 28729.8300; Clock = axi_clk; Mode = Mfunc; Corner = min; ClockRoot = axi_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: axi_clk, Mode: Mfunc, Root: axi_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1134; ID = 0.5180; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 890.5680; ClockCellArea = 890.5680; ClockWireLen = 28729.8300; Clock = axi_clk; Mode = Mfunc; Corner = max; ClockRoot = axi_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0719; ID = 0.3242; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 890.5680; ClockCellArea = 890.5680; ClockWireLen = 28729.8300; Clock = axi_clk; Mode = Mfunc; Corner = min; ClockRoot = axi_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.19 sec.
-------------------------------------------------------------
Fixing clock: dram_clk mode: Mfunc root: dram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: dram_clk, Mode: Mfunc, Root: dram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.5095; ID = 0.3290; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = max; ClockRoot = dram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.3544; ID = 0.3006; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = min; ClockRoot = dram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: dram_clk, Mode: Mfunc, Root: dram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.5095; ID = 0.3290; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = max; ClockRoot = dram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.3544; ID = 0.3006; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = min; ClockRoot = dram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.08 sec.
-------------------------------------------------------------
Fixing clock: pwm_clk mode: Mfunc root: sram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: pwm_clk, Mode: Mfunc, Root: sram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.5277; ID = 0.5451; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = max; ClockRoot = sram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.4937; ID = 0.5294; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = min; ClockRoot = sram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: pwm_clk, Mode: Mfunc, Root: sram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.5277; ID = 0.5451; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = max; ClockRoot = sram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.4937; ID = 0.5294; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = min; ClockRoot = sram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.15 sec.
-------------------------------------------------------------
Fixing clock: rom_clk mode: Mfunc root: rom_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: rom_clk, Mode: Mfunc, Root: rom_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1321; ID = 0.1514; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = max; ClockRoot = rom_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1182; ID = 0.1526; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = min; ClockRoot = rom_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: rom_clk, Mode: Mfunc, Root: rom_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1321; ID = 0.1514; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = max; ClockRoot = rom_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1182; ID = 0.1526; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = min; ClockRoot = rom_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Finished Initial DRC Fixing at Mon Jan  8 22:50:46 2024 (elapsed: 0:00:00)
Scenario Mfunc:max
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
cpu_clk                    0.8797       0.1841            0       0.0000       0.0000           41    1599.8976    1599.8976   52194.6600
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
axi_clk                    0.5180       0.1134            0       0.0000       0.0000           24     890.5680     890.5680   28729.8300
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
dram_clk                   0.3290       0.5095            0       0.0000       0.0000            0       0.0000       0.0000    3235.1500
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
pwm_clk                    0.5451       0.5277            0       0.0000       0.0000            0       0.0000       0.0000    6594.1700
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
rom_clk                    0.1514       0.1321            0       0.0000       0.0000            0       0.0000       0.0000    2337.5000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Scenario Mfunc:min
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
cpu_clk                    0.4980       0.0910            0       0.0000       0.0000           41    1599.8976    1599.8976   52194.6600
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
axi_clk                    0.3242       0.0719            0       0.0000       0.0000           24     890.5680     890.5680   28729.8300
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
dram_clk                   0.3006       0.3544            0       0.0000       0.0000            0       0.0000       0.0000    3235.1500
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
pwm_clk                    0.5294       0.4937            0       0.0000       0.0000            0       0.0000       0.0000    6594.1700
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
rom_clk                    0.1526       0.1182            0       0.0000       0.0000            0       0.0000       0.0000    2337.5000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.93 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Mon Jan  8 22:50:46 2024
Scenario Mfunc:max
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
cpu_clk                    0.8797       0.1841            0       0.0000       0.0000           41    1599.8976    1599.8976   52194.6600
                                                                                                                                         
axi_clk                    0.5180       0.1134            0       0.0000       0.0000           24     890.5680     890.5680   28729.8300
                                                                                                                                         
dram_clk                   0.3290       0.5095            0       0.0000       0.0000            0       0.0000       0.0000    3235.1500
                                                                                                                                         
pwm_clk                    0.5451       0.5277            0       0.0000       0.0000            0       0.0000       0.0000    6594.1700
                                                                                                                                         
rom_clk                    0.1514       0.1321            0       0.0000       0.0000            0       0.0000       0.0000    2337.5000
                                                                                                                                         
Scenario Mfunc:min
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
cpu_clk                    0.4980       0.0910            0       0.0000       0.0000           41    1599.8976    1599.8976   52194.6600
                                                                                                                                         
axi_clk                    0.3242       0.0719            0       0.0000       0.0000           24     890.5680     890.5680   28729.8300
                                                                                                                                         
dram_clk                   0.3006       0.3544            0       0.0000       0.0000            0       0.0000       0.0000    3235.1500
                                                                                                                                         
pwm_clk                    0.5294       0.4937            0       0.0000       0.0000            0       0.0000       0.0000    6594.1700
                                                                                                                                         
rom_clk                    0.1526       0.1182            0       0.0000       0.0000            0       0.0000       0.0000    2337.5000
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree
clock: cpu_clk mode: Mfunc root: cpu_clk
Clock QoR Before Optimization:
Clock: cpu_clk, Mode: Mfunc, Root: cpu_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1841; ID = 0.8797; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1599.8976; ClockCellArea = 1599.8976; ClockWireLen = 52194.6600; Clock = cpu_clk; Mode = Mfunc; Corner = max; ClockRoot = cpu_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0910; ID = 0.4980; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1599.8976; ClockCellArea = 1599.8976; ClockWireLen = 52194.6600; Clock = cpu_clk; Mode = Mfunc; Corner = min; ClockRoot = cpu_clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.29 sec, cpu time is 0 hr : 0 min : 0.35 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: cpu_clk, Mode: Mfunc, Root: cpu_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1841; ID = 0.8797; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1599.8976; ClockCellArea = 1599.8976; ClockWireLen = 52194.6600; Clock = cpu_clk; Mode = Mfunc; Corner = max; ClockRoot = cpu_clk. (CTS-037)
Longest path:
  (0) 0.0344            0.0000          cts_buf_46747169/I
  (1) 0.2776            0.2433          cts_buf_46747169/O
  (2) 0.3339            0.0563          cts_inv_46627157/I
  (3) 0.5515            0.2176          cts_inv_46627157/O
  (4) 0.5741            0.0226          cts_inv_46087103/I
  (5) 0.8634            0.2892          cts_inv_46087103/O
  (6) 0.8797            0.0163          CPU_wrapper/CPU2/CSR0/cycle_reg_56_/CK
Shortest path:
  (0) 0.0046            0.0000          cts_buf_46757170/I
  (1) 0.2252            0.2206          cts_buf_46757170/O
  (2) 0.2645            0.0393          cts_inv_46657160/I
  (3) 0.4764            0.2119          cts_inv_46657160/O
  (4) 0.4864            0.0100          cts_inv_46307125/I
  (5) 0.6900            0.2036          cts_inv_46307125/O
  (6) 0.6956            0.0056          axi_duv_bridge/b_m3/mem_reg_1__1_/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0910; ID = 0.4980; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1599.8976; ClockCellArea = 1599.8976; ClockWireLen = 52194.6600; Clock = cpu_clk; Mode = Mfunc; Corner = min; ClockRoot = cpu_clk. (CTS-037)
Longest path:
  (0) 0.0308            0.0000          cts_buf_46747169/I
  (1) 0.1639            0.1331          cts_buf_46747169/O
  (2) 0.1993            0.0353          cts_inv_46627157/I
  (3) 0.3012            0.1019          cts_inv_46627157/O
  (4) 0.3171            0.0159          cts_inv_46087103/I
  (5) 0.4810            0.1640          cts_inv_46087103/O
  (6) 0.4980            0.0170          CPU_wrapper/CPU2/CSR0/cycle_reg_56_/CK
Shortest path:
  (0) 0.0128            0.0000          cts_buf_46757170/I
  (1) 0.1461            0.1333          cts_buf_46757170/O
  (2) 0.1696            0.0235          cts_inv_46657160/I
  (3) 0.2727            0.1031          cts_inv_46657160/O
  (4) 0.2825            0.0098          cts_inv_46307125/I
  (5) 0.4004            0.1179          cts_inv_46307125/O
  (6) 0.4070            0.0067          axi_duv_bridge/b_m3/mem_reg_1__1_/CK

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 6 time(s) for 6 net(s) and restored ZGR 6 time(s) for 45 net(s)
Clock QoR After Area Recovery Removal:
Clock: cpu_clk, Mode: Mfunc, Root: cpu_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1841; ID = 0.8797; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1599.8976; ClockCellArea = 1599.8976; ClockWireLen = 52194.6600; Clock = cpu_clk; Mode = Mfunc; Corner = max; ClockRoot = cpu_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0910; ID = 0.4980; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1599.8976; ClockCellArea = 1599.8976; ClockWireLen = 52194.6600; Clock = cpu_clk; Mode = Mfunc; Corner = min; ClockRoot = cpu_clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 28 out of 41 cell(s)
Ran incremental ZGR 8 time(s) for 36 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: cpu_clk, Mode: Mfunc, Root: cpu_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1617; ID = 0.8606; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = max; ClockRoot = cpu_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0882; ID = 0.4943; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = min; ClockRoot = cpu_clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 2.55 sec, cpu time is 0 hr : 0 min : 14.09 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 2.91 sec, cpu time is 0 hr : 0 min : 14.98 sec.
-------------------------------------------------------------
Optimizing clock tree
clock: axi_clk mode: Mfunc root: axi_clk
Clock QoR Before Optimization:
Clock: axi_clk, Mode: Mfunc, Root: axi_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1134; ID = 0.5180; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 890.5680; ClockCellArea = 890.5680; ClockWireLen = 28729.8300; Clock = axi_clk; Mode = Mfunc; Corner = max; ClockRoot = axi_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0719; ID = 0.3242; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 890.5680; ClockCellArea = 890.5680; ClockWireLen = 28729.8300; Clock = axi_clk; Mode = Mfunc; Corner = min; ClockRoot = axi_clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.05 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: axi_clk, Mode: Mfunc, Root: axi_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1134; ID = 0.5180; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 890.5680; ClockCellArea = 890.5680; ClockWireLen = 28729.8300; Clock = axi_clk; Mode = Mfunc; Corner = max; ClockRoot = axi_clk. (CTS-037)
Longest path:
  (0) 0.0568            0.0000          cts_inv_44596954/I
  (1) 0.1735            0.1168          cts_inv_44596954/O
  (2) 0.2222            0.0486          cts_inv_44236918/I
  (3) 0.5032            0.2810          cts_inv_44236918/O
  (4) 0.5180            0.0147          axi_duv_bridge/r_s0/mem_reg_1__37_/CK
Shortest path:
  (0) 0.0596            0.0000          cts_inv_44586953/I
  (1) 0.1975            0.1379          cts_inv_44586953/O
  (2) 0.2024            0.0049          cts_inv_44296924/I
  (3) 0.3971            0.1947          cts_inv_44296924/O
  (4) 0.4046            0.0075          axi_duv_bridge/aw_m3/mem_reg_1__33_/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0719; ID = 0.3242; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 890.5680; ClockCellArea = 890.5680; ClockWireLen = 28729.8300; Clock = axi_clk; Mode = Mfunc; Corner = min; ClockRoot = axi_clk. (CTS-037)
Longest path:
  (0) 0.0491            0.0000          cts_inv_44596954/I
  (1) 0.1097            0.0607          cts_inv_44596954/O
  (2) 0.1407            0.0310          cts_inv_44236918/I
  (3) 0.3083            0.1675          cts_inv_44236918/O
  (4) 0.3242            0.0159          axi_duv_bridge/r_s0/mem_reg_1__37_/CK
Shortest path:
  (0) 0.0505            0.0000          cts_inv_44586953/I
  (1) 0.1228            0.0723          cts_inv_44586953/O
  (2) 0.1277            0.0049          cts_inv_44296924/I
  (3) 0.2427            0.1150          cts_inv_44296924/O
  (4) 0.2523            0.0096          axi_duv_bridge/aw_m3/mem_reg_1__33_/CK

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: axi_clk, Mode: Mfunc, Root: axi_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1134; ID = 0.5180; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 890.5680; ClockCellArea = 890.5680; ClockWireLen = 28729.8300; Clock = axi_clk; Mode = Mfunc; Corner = max; ClockRoot = axi_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0719; ID = 0.3242; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 890.5680; ClockCellArea = 890.5680; ClockWireLen = 28729.8300; Clock = axi_clk; Mode = Mfunc; Corner = min; ClockRoot = axi_clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 19 out of 24 cell(s)
Ran incremental ZGR 4 time(s) for 23 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: axi_clk, Mode: Mfunc, Root: axi_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1005; ID = 0.5118; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = max; ClockRoot = axi_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0677; ID = 0.3231; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = min; ClockRoot = axi_clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.46 sec, cpu time is 0 hr : 0 min : 3.99 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.52 sec, cpu time is 0 hr : 0 min : 4.47 sec.
-------------------------------------------------------------
Optimizing clock tree
clock: dram_clk mode: Mfunc root: dram_clk
Clock QoR Before Optimization:
Clock: dram_clk, Mode: Mfunc, Root: dram_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.5095; ID = 0.3290; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = max; ClockRoot = dram_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.3544; ID = 0.3006; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = min; ClockRoot = dram_clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.13 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: dram_clk, Mode: Mfunc, Root: dram_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.5095; ID = 0.3290; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = max; ClockRoot = dram_clk. (CTS-037)
Longest path:
  (0) 0.3290            0.0000          axi_duv_bridge/r_m5/mem_reg_1__12_/CK
Shortest path:
  (0) 0.0395            0.0000          DRAM/CASn_set_reg/CK
  (1) -0.1805           -0.2200         DRAM/CASn_set_reg/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.3544; ID = 0.3006; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = min; ClockRoot = dram_clk. (CTS-037)
Longest path:
  (0) 0.3006            0.0000          axi_duv_bridge/r_m5/mem_reg_1__12_/CK
Shortest path:
  (0) 0.0560            0.0000          DRAM/CASn_set_reg/CK
  (1) -0.0538           -0.1097         DRAM/CASn_set_reg/CK

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: dram_clk, Mode: Mfunc, Root: dram_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.5095; ID = 0.3290; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = max; ClockRoot = dram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.3544; ID = 0.3006; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = min; ClockRoot = dram_clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: dram_clk, Mode: Mfunc, Root: dram_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.5095; ID = 0.3290; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = max; ClockRoot = dram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.3544; ID = 0.3006; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = min; ClockRoot = dram_clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.14 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.53 sec.
-------------------------------------------------------------
Optimizing clock tree
clock: pwm_clk mode: Mfunc root: sram_clk
Clock QoR Before Optimization:
Clock: pwm_clk, Mode: Mfunc, Root: sram_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.5277; ID = 0.5451; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = max; ClockRoot = sram_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.4937; ID = 0.5294; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = min; ClockRoot = sram_clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.15 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: pwm_clk, Mode: Mfunc, Root: sram_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.5277; ID = 0.5451; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = max; ClockRoot = sram_clk. (CTS-037)
Longest path:
  (0) 0.5451            0.0000          axi_duv_bridge/r_m2/waddr_reg_2_/CK
Shortest path:
  (0) 0.0173            0.0000          axi_duv_bridge/b_m1/mem_reg_1__4_/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.4937; ID = 0.5294; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = min; ClockRoot = sram_clk. (CTS-037)
Longest path:
  (0) 0.5294            0.0000          axi_duv_bridge/r_m2/waddr_reg_2_/CK
Shortest path:
  (0) 0.0357            0.0000          axi_duv_bridge/b_m1/mem_reg_1__4_/CK

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: pwm_clk, Mode: Mfunc, Root: sram_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.5277; ID = 0.5451; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = max; ClockRoot = sram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.4937; ID = 0.5294; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = min; ClockRoot = sram_clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: pwm_clk, Mode: Mfunc, Root: sram_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.5277; ID = 0.5451; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = max; ClockRoot = sram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.4937; ID = 0.5294; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = min; ClockRoot = sram_clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.15 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.67 sec.
-------------------------------------------------------------
Optimizing clock tree
clock: rom_clk mode: Mfunc root: rom_clk
Clock QoR Before Optimization:
Clock: rom_clk, Mode: Mfunc, Root: rom_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1321; ID = 0.1514; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = max; ClockRoot = rom_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1182; ID = 0.1526; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = min; ClockRoot = rom_clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.10 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: rom_clk, Mode: Mfunc, Root: rom_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1321; ID = 0.1514; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = max; ClockRoot = rom_clk. (CTS-037)
Longest path:
  (0) 0.1514            0.0000          axi_duv_bridge/r_m0/mem_reg_3__33_/CK
Shortest path:
  (0) 0.0193            0.0000          ROM/len_reg_reg_1_/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1182; ID = 0.1526; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = min; ClockRoot = rom_clk. (CTS-037)
Longest path:
  (0) 0.1526            0.0000          axi_duv_bridge/r_m0/mem_reg_3__33_/CK
Shortest path:
  (0) 0.0344            0.0000          ROM/len_reg_reg_1_/CK

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: rom_clk, Mode: Mfunc, Root: rom_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1321; ID = 0.1514; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = max; ClockRoot = rom_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1182; ID = 0.1526; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = min; ClockRoot = rom_clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: rom_clk, Mode: Mfunc, Root: rom_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1321; ID = 0.1514; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = max; ClockRoot = rom_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1182; ID = 0.1526; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = min; ClockRoot = rom_clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.09 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.47 sec.
Finished Optimization at Mon Jan  8 22:50:50 2024 (elapsed: 0:00:03)
Scenario Mfunc:max
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
cpu_clk                    0.8606       0.1617            0       0.0000       0.0000           41    1412.4095    1412.4095   52272.3600
                          -0.0191      -0.0224           +0      +0.0000      +0.0000           +0    -187.4880    -187.4880     +77.7000
axi_clk                    0.5118       0.1005            0       0.0000       0.0000           24     787.4496     787.4496   28771.5700
                          -0.0061      -0.0128           +0      +0.0000      +0.0000           +0    -103.1184    -103.1184     +41.7400
dram_clk                   0.3290       0.5095            0       0.0000       0.0000            0       0.0000       0.0000    3235.1500
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
pwm_clk                    0.5451       0.5277            0       0.0000       0.0000            0       0.0000       0.0000    6594.1700
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
rom_clk                    0.1514       0.1321            0       0.0000       0.0000            0       0.0000       0.0000    2337.5000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Scenario Mfunc:min
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
cpu_clk                    0.4943       0.0882            0       0.0000       0.0000           41    1412.4095    1412.4095   52272.3600
                          -0.0037      -0.0028           +0      +0.0000      +0.0000           +0    -187.4880    -187.4880     +77.7000
axi_clk                    0.3231       0.0677            0       0.0000       0.0000           24     787.4496     787.4496   28771.5700
                          -0.0011      -0.0042           +0      +0.0000      +0.0000           +0    -103.1184    -103.1184     +41.7400
dram_clk                   0.3006       0.3544            0       0.0000       0.0000            0       0.0000       0.0000    3235.1500
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
pwm_clk                    0.5294       0.4937            0       0.0000       0.0000            0       0.0000       0.0000    6594.1700
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
rom_clk                    0.1526       0.1182            0       0.0000       0.0000            0       0.0000       0.0000    2337.5000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 3.64 sec, cpu time is 0 hr : 0 min : 22.15 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Mon Jan  8 22:50:50 2024
Scenario Mfunc:max
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
cpu_clk                    0.8606       0.1617            0       0.0000       0.0000           41    1412.4095    1412.4095   52272.3600
                                                                                                                                         
axi_clk                    0.5118       0.1005            0       0.0000       0.0000           24     787.4496     787.4496   28771.5700
                                                                                                                                         
dram_clk                   0.3290       0.5095            0       0.0000       0.0000            0       0.0000       0.0000    3235.1500
                                                                                                                                         
pwm_clk                    0.5451       0.5277            0       0.0000       0.0000            0       0.0000       0.0000    6594.1700
                                                                                                                                         
rom_clk                    0.1514       0.1321            0       0.0000       0.0000            0       0.0000       0.0000    2337.5000
                                                                                                                                         
Scenario Mfunc:min
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
cpu_clk                    0.4943       0.0882            0       0.0000       0.0000           41    1412.4095    1412.4095   52272.3600
                                                                                                                                         
axi_clk                    0.3231       0.0677            0       0.0000       0.0000           24     787.4496     787.4496   28771.5700
                                                                                                                                         
dram_clk                   0.3006       0.3544            0       0.0000       0.0000            0       0.0000       0.0000    3235.1500
                                                                                                                                         
pwm_clk                    0.5294       0.4937            0       0.0000       0.0000            0       0.0000       0.0000    6594.1700
                                                                                                                                         
rom_clk                    0.1526       0.1182            0       0.0000       0.0000            0       0.0000       0.0000    2337.5000
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: cpu_clk mode: Mfunc root: cpu_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: cpu_clk, Mode: Mfunc, Root: cpu_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1617; ID = 0.8606; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = max; ClockRoot = cpu_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0882; ID = 0.4943; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = min; ClockRoot = cpu_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.13 sec.
-------------------------------------------------------------
Fixing clock: axi_clk mode: Mfunc root: axi_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: axi_clk, Mode: Mfunc, Root: axi_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1005; ID = 0.5118; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = max; ClockRoot = axi_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0677; ID = 0.3231; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = min; ClockRoot = axi_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.11 sec.
-------------------------------------------------------------
Fixing clock: dram_clk mode: Mfunc root: dram_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: dram_clk, Mode: Mfunc, Root: dram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.5095; ID = 0.3290; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = max; ClockRoot = dram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.3544; ID = 0.3006; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = min; ClockRoot = dram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.05 sec.
-------------------------------------------------------------
Fixing clock: pwm_clk mode: Mfunc root: sram_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: pwm_clk, Mode: Mfunc, Root: sram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.5277; ID = 0.5451; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = max; ClockRoot = sram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.4937; ID = 0.5294; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = min; ClockRoot = sram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.08 sec.
-------------------------------------------------------------
Fixing clock: rom_clk mode: Mfunc root: rom_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: rom_clk, Mode: Mfunc, Root: rom_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1321; ID = 0.1514; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = max; ClockRoot = rom_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1182; ID = 0.1526; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = min; ClockRoot = rom_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Finished Final DRC Fixing at Mon Jan  8 22:50:50 2024 (elapsed: 0:00:00)
Scenario Mfunc:max
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
cpu_clk                    0.8606       0.1617            0       0.0000       0.0000           41    1412.4095    1412.4095   52272.3600
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
axi_clk                    0.5118       0.1005            0       0.0000       0.0000           24     787.4496     787.4496   28771.5700
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
dram_clk                   0.3290       0.5095            0       0.0000       0.0000            0       0.0000       0.0000    3235.1500
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
pwm_clk                    0.5451       0.5277            0       0.0000       0.0000            0       0.0000       0.0000    6594.1700
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
rom_clk                    0.1514       0.1321            0       0.0000       0.0000            0       0.0000       0.0000    2337.5000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Scenario Mfunc:min
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
cpu_clk                    0.4943       0.0882            0       0.0000       0.0000           41    1412.4095    1412.4095   52272.3600
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
axi_clk                    0.3231       0.0677            0       0.0000       0.0000           24     787.4496     787.4496   28771.5700
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
dram_clk                   0.3006       0.3544            0       0.0000       0.0000            0       0.0000       0.0000    3235.1500
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
pwm_clk                    0.5294       0.4937            0       0.0000       0.0000            0       0.0000       0.0000    6594.1700
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
rom_clk                    0.1526       0.1182            0       0.0000       0.0000            0       0.0000       0.0000    2337.5000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.64 sec. (CTS-104)
All together, ran incremental ZGR 18 time(s) for 65 net(s) and restoring ZGR invoked 6 time(s) for 45 net(s)
Setting target skew for clock: axi_clk (mode Mfunc corner max) as 2.500000
Setting target skew for clock: axi_clk (mode Mfunc corner min) as 2.500000
Setting target skew for clock: cpu_clk (mode Mfunc corner max) as 1.000000
Setting target skew for clock: cpu_clk (mode Mfunc corner min) as 1.000000
Setting target skew for clock: dram_clk (mode Mfunc corner max) as 3.040000
Setting target skew for clock: dram_clk (mode Mfunc corner min) as 3.040000
Setting target skew for clock: pwm_clk (mode Mfunc corner max) as 3.900000
Setting target skew for clock: pwm_clk (mode Mfunc corner min) as 3.900000
Setting target skew for clock: rom_clk (mode Mfunc corner max) as 5.020000
Setting target skew for clock: rom_clk (mode Mfunc corner min) as 5.020000
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.20 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 70 flat clock tree nets.
There are 65 non-sink instances (total area 2199.86) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 63 inverters (total area 2199.86).

Skew Bottleneck Analysis:

Largest skew jumps (> 0.1 or 50 percent of the global skew) of the terms for clock dram_clk:
  Skewgroup: default_dram_clk, Corner: max
    Skew jumped by 0.509 at term dram_clk 
  Skewgroup: default_dram_clk, Corner: min
    Skew jumped by 0.354 at term dram_clk 

Largest skew jumps (> 0.1 or 50 percent of the global skew) of the terms for clock pwm_clk:
  Skewgroup: default_pwm_clk, Corner: max
    Skew jumped by 0.528 at term sram_clk 
  Skewgroup: default_pwm_clk, Corner: min
    Skew jumped by 0.494 at term sram_clk 

Largest skew jumps (> 0.1 or 50 percent of the global skew) of the terms for clock rom_clk:
  Skewgroup: default_rom_clk, Corner: max
    Skew jumped by 0.132 at term rom_clk 
  Skewgroup: default_rom_clk, Corner: min
    Skew jumped by 0.118 at term rom_clk 
 Compilation of clock trees finished successfully
 Run time for cts 00:06:52.40u 00:00:04.74s 00:00:39.80e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34250, routed nets = 70, across physical hierarchy nets = 0, parasitics cached nets = 70, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:Mfunc            Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
cpu_clk      Yes     0.7703  0.7703  0.8109  0.8109   max
cpu_clk      Yes     0.4453  0.4453  0.4675  0.4675   min
axi_clk      Yes     0.4587  0.4587  0.4828  0.4828   max
axi_clk      Yes     0.2896  0.2896  0.3041  0.3041   min
rom_clk      Yes     0.0826  0.0826  0.0870  0.0870   max
rom_clk      Yes     0.0905  0.0905  0.0950  0.0950   min
dram_clk     Yes     0.2300  0.2300  0.2421  0.2421   max
dram_clk     Yes     0.2252  0.2252  0.2365  0.2365   min
pwm_clk      Yes     0.3501  0.3501  0.3685  0.3685   max
pwm_clk      Yes     0.3578  0.3578  0.3757  0.3757   min

Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2024-01-08 22:50:51 / Session: 0.17 hr / Command: 0.01 hr / Memory: 1481 MB (FLW-8100)

Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design top has 34252 nets, 70 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254885 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217588 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197734 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34250, routed nets = 70, across physical hierarchy nets = 0, parasitics cached nets = 34250, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:  3545 s (  0.98 hr )  ELAPSE:   604 s (  0.17 hr )  MEM-PEAK:  1480 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Clock-opt timing update complete          CPU:  3545 s (  0.98 hr )  ELAPSE:   604 s (  0.17 hr )  MEM-PEAK:  1480 MB
INFO: Propagating Switching Activities
Information: Doing activity propagation for mode 'Mfunc' and corner 'max' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario Mfunc:max (POW-052)
Scenario Mfunc:max, iteration 1: expecting at least 5
Scenario Mfunc:max, iteration 2: expecting at least 6
Scenario Mfunc:max, iteration 3: expecting at least 7
Scenario Mfunc:max, iteration 4: expecting at least 7
Scenario Mfunc:max, iteration 5: expecting at least 7
Scenario Mfunc:max, iteration 6: expecting at least 7
Scenario Mfunc:max, iteration 7: expecting at least 7
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: Mfunc:max
2: Mfunc:min

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: cpu_clk
8: axi_clk
9: rom_clk
10: dram_clk
11: pwm_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1731    18.3347    167   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   1.3183     1.3183      1   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.1228     0.2739      3
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.3183    19.6530  19.6530    168   0.0000     0.0000      0       68  4179.2734       69 1319195520
    2   *        -          -        -      -   0.1228     0.2739      3       68  2084.6660       70          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   1.3183    19.6530  19.6530    168   0.1228     0.2739      3       68  4179.2734       70 1319195520   6914355.50      32671
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    1.3183    19.6530  19.6530    168   0.1228     0.2739      3       68       70 1319195520   6914355.50      32671
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 32 threads
Clock-opt initialization complete         CPU:  3581 s (  0.99 hr )  ELAPSE:   612 s (  0.17 hr )  MEM-PEAK:  1496 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario Mfunc:max  WNS = 1.318285, TNS = 19.653019, NVP = 168
    Scenario Mfunc:min  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario Mfunc:max  WNHS = invalid, TNHS = 0.000000, NHVP = 0
    Scenario Mfunc:min  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:10:12     1.318    19.653 6.914e+06  4179.273  1314.479       631      4470         0     0.000      1496 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Total 0.7400 seconds to load 32665 cell instances into cellmap
Moveable cells: 32665; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.1952, cell height 5.0400, cell area 26.1838 for total 32665 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Total 0.5600 seconds to load 32665 cell instances into cellmap
Moveable cells: 32665; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.1952, cell height 5.0400, cell area 26.1838 for total 32665 placed and application fixed cells
Clock-opt optimization Phase 4 Iter  1         19.65       19.65      0.27       137    6914355.50  1319195520.00       32671              0.17      1496


Clock-opt optimization Phase 6 Iter  1         19.65       19.65      0.27       137    6913458.50  1319089664.00       32671              0.17      1496
Core Area = 50 X 50 ()
Clock-opt optimization Phase 6 Iter  2         19.65       19.65      0.27       137    6913458.50  1319089664.00       32671              0.17      1496
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Clock-opt optimization Phase 6 Iter  3         19.65       19.65      0.27       137    6913458.50  1319089664.00       32671              0.17      1496
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Clock-opt optimization Phase 6 Iter  4         19.65       19.65      0.27       137    6913458.50  1319089664.00       32671              0.17      1496
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Clock-opt optimization Phase 6 Iter  5         19.65       19.65      0.27       137    6913458.50  1319089664.00       32671              0.17      1496
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped

Layer name: metal1, Mask name: metal1, Layer number: 46
Layer name: metal2, Mask name: metal2, Layer number: 48
Layer name: metal3, Mask name: metal3, Layer number: 50
Layer name: metal4, Mask name: metal4, Layer number: 52
Layer name: metal5, Mask name: metal5, Layer number: 54
Layer name: metal6, Mask name: metal6, Layer number: 56
CCL: Total Usage Adjustment : 1
INFO: Derive row count 186 from GR congestion map (745/4)
INFO: Derive col count 186 from GR congestion map (744/4)
Convert timing mode ...
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 7 Iter  1         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.17      1496
Clock-opt optimization Phase 7 Iter  2         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.17      1496
Clock-opt optimization Phase 7 Iter  3         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.17      1496
Clock-opt optimization Phase 7 Iter  4         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.17      1496
Core Area = 50 X 50 ()
Layer name: metal1, Mask name: metal1, Layer number: 46
Layer name: metal2, Mask name: metal2, Layer number: 48
Layer name: metal3, Mask name: metal3, Layer number: 50
Layer name: metal4, Mask name: metal4, Layer number: 52
Layer name: metal5, Mask name: metal5, Layer number: 54
Layer name: metal6, Mask name: metal6, Layer number: 56
Clock-opt optimization Phase 7 Iter  5         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.17      1496
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Clock-opt optimization Phase 7 Iter  6         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.18      1496
Layer name: metal1, Mask name: metal1, Layer number: 46
Layer name: metal2, Mask name: metal2, Layer number: 48
Layer name: metal3, Mask name: metal3, Layer number: 50
Layer name: metal4, Mask name: metal4, Layer number: 52
Layer name: metal5, Mask name: metal5, Layer number: 54
Layer name: metal6, Mask name: metal6, Layer number: 56
Clock-opt optimization Phase 7 Iter  7         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.18      1496
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Clock-opt optimization Phase 7 Iter  8         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.18      1552
Clock-opt optimization Phase 7 Iter  9         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.18      1552
Clock-opt optimization Phase 7 Iter 10         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.18      1552
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 11         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.18      1552
Clock-opt optimization Phase 7 Iter 12         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.18      1552
Clock-opt optimization Phase 7 Iter 13         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.18      1552
Clock-opt optimization Phase 7 Iter 14         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.18      1552
Clock-opt optimization Phase 7 Iter 15         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.18      1552
Clock-opt optimization Phase 7 Iter 16         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.18      1552
Clock-opt optimization Phase 7 Iter 17         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.18      1552
Layer name: metal1, Mask name: metal1, Layer number: 46
Layer name: metal2, Mask name: metal2, Layer number: 48
Layer name: metal3, Mask name: metal3, Layer number: 50
Layer name: metal4, Mask name: metal4, Layer number: 52
Layer name: metal5, Mask name: metal5, Layer number: 54
Layer name: metal6, Mask name: metal6, Layer number: 56
Clock-opt optimization Phase 7 Iter 18         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.18      1552
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Clock-opt optimization Phase 7 Iter 19         19.65       19.65      0.27       136    6914311.50  1319193600.00       32673              0.18      1552


Clock-opt optimization Phase 9 Iter  1          0.82        0.82      0.27       136    6921030.00  1319766272.00       32887              0.18      1552

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2024-01-08 22:51:36 / Session: 0.18 hr / Command: 0.02 hr / Memory: 1553 MB (FLW-8100)
Clock-opt optimization Phase 10 Iter  1         0.82        0.82      0.27       136    6921030.00  1319766272.00       32887              0.18      1552
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
Analyzing timing for OCV-aware CTS
Final CTS reduces 0 scenarios for late condition, and 1 scenarios for early condition
Information: CCD will use corner max for honoring max prepone/postpone limits
Uskew Characterizer: corner: max, scalingFactor: 1.000
Uskew Characterizer: corner: min, scalingFactor: 0.499
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34466, routed nets = 70, across physical hierarchy nets = 0, parasitics cached nets = 70, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for compute useful skew is 0 hr : 0 min : 7.54 sec, cpu time is 0 hr : 1 min : 50.65 sec. (CTS-104)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Buffer/Inverter reference list for clock tree synthesis:
   fsa0m_a_generic_core_c/BUF1
   fsa0m_a_generic_core_c/BUF12CK
   fsa0m_a_generic_core_c/BUF1CK
   fsa0m_a_generic_core_c/BUF1S
   fsa0m_a_generic_core_c/BUF2
   fsa0m_a_generic_core_c/BUF2CK
   fsa0m_a_generic_core_c/BUF3
   fsa0m_a_generic_core_c/BUF3CK
   fsa0m_a_generic_core_c/BUF4
   fsa0m_a_generic_core_c/BUF4CK
   fsa0m_a_generic_core_c/BUF6
   fsa0m_a_generic_core_c/BUF6CK
   fsa0m_a_generic_core_c/BUF8
   fsa0m_a_generic_core_c/BUF8CK
   fsa0m_a_generic_core_c/DELA
   fsa0m_a_generic_core_c/DELB
   fsa0m_a_generic_core_c/DELC
   fsa0m_a_generic_core_c/INV1
   fsa0m_a_generic_core_c/INV12
   fsa0m_a_generic_core_c/INV12CK
   fsa0m_a_generic_core_c/INV1CK
   fsa0m_a_generic_core_c/INV1S
   fsa0m_a_generic_core_c/INV2
   fsa0m_a_generic_core_c/INV2CK
   fsa0m_a_generic_core_c/INV3
   fsa0m_a_generic_core_c/INV3CK
   fsa0m_a_generic_core_c/INV4
   fsa0m_a_generic_core_c/INV4CK
   fsa0m_a_generic_core_c/INV6
   fsa0m_a_generic_core_c/INV6CK
   fsa0m_a_generic_core_c/INV8
   fsa0m_a_generic_core_c/INV8CK

ICG reference list:
   fsa0m_a_generic_core_c/GCKETF
   fsa0m_a_generic_core_c/GCKETN
   fsa0m_a_generic_core_c/GCKETP
   fsa0m_a_generic_core_c/GCKETT

Information: 'max' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.16 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer metal1: cached 71 shapes out of 4350 total shapes.
Layer metal2: cached 8 shapes out of 14 total shapes.
Cached 75224 vias out of 164046 total vias.
Total 0.4300 seconds to build cellmap data
Total 0.5500 seconds to load 32881 cell instances into cellmap
Moveable cells: 32881; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 5.2014, cell height 5.0400, cell area 26.2148 for total 32881 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 1.10 sec, cpu time is 0 hr : 0 min : 1.14 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 32
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Turn off antenna since no rule is specified
Warning: Cannot find a default contact code for layer contact. (ZRT-022)
Warning: Ignore 405 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Number of fixed cells marked as buffer blockage: 6
Via on layer (via) needs more than one tracks
Warning: Layer metal1 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.580. (ZRT-026)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 8.90 outside the layer range.
Warning: Standard cell pin DFCLRBN/LD has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HS/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUF1S/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin MXL2HS/OB has no valid via regions. (ZRT-044)
Warning: Standard cell pin ND3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XOR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin OR2B1/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XNR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HP/O has no valid via regions. (ZRT-044)
Global route buffer aware mode is ON.
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34466, routed nets = 70, across physical hierarchy nets = 0, parasitics cached nets = 34466, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
After IO commit scenario Mfunc:max TNS -0.817310 -> -0.852226; WNS: -0.223562 -> -0.246698
Final best QoR
    Scenario Mfunc:max WNS = 0.223562 TNS = 0.655991
    Scenario Mfunc:min WNHS = 0.122836 TNHS = 0.273935
Considering all sinks for restricted CUS
Data: PreCusTNS/WNS: -0.817310/-0.223562 PostCusTNS/WNS: -0.655991/-0.223562 tnsRedution: 0.161319, wnsReduction: 0.000000
Data: Prepone-only CUS does not help much.
Keeping the buffered net axi_clk as-is because trial-cts buffering already meets the requirements. Driver: axi_clk
Keeping the buffered net cpu_clk as-is because trial-cts buffering already meets the requirements. Driver: cpu_clk
Keeping the buffered net dram_clk as-is because trial-cts buffering already meets the requirements. Driver: dram_clk
Keeping the buffered net sram_clk as-is because trial-cts buffering already meets the requirements. Driver: sram_clk
Keeping the buffered net rom_clk as-is because trial-cts buffering already meets the requirements. Driver: rom_clk
Final best QoR
    Scenario Mfunc:max WNS = 0.223562 TNS = 0.817310
    Scenario Mfunc:min WNHS = 0.122836 TNHS = 0.273935
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34466, routed nets = 70, across physical hierarchy nets = 0, parasitics cached nets = 70, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for final CTS preprocess is 0 hr : 0 min : 1.92 sec, cpu time is 0 hr : 0 min : 32.66 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Turn off antenna since no rule is specified
Warning: Cannot find a default contact code for layer contact. (ZRT-022)
Warning: Ignore 405 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Number of fixed cells marked as buffer blockage: 6
Via on layer (via) needs more than one tracks
Warning: Layer metal1 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.580. (ZRT-026)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 8.90 outside the layer range.
Warning: Standard cell pin AOI13HS/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUF1S/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin DFCLRBN/LD has no valid via regions. (ZRT-044)
Warning: Standard cell pin MXL2HS/OB has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin ND3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XOR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XNR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin OR2B1/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HP/O has no valid via regions. (ZRT-044)
Global route buffer aware mode is ON.
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 1.71 sec, cpu time is 0 hr : 0 min : 28.58 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 2 buffers and 63 inverters added (total area 2199.86) by Clock Tree Synthesis.
Turning off global route buffer aware mode.
Information: 0 out of 65 clock cells have been moved due to NDR or via ladder related legalization rules.
Information: The run time for balance point scaling is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: cpu_clk mode: Mfunc root: cpu_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: cpu_clk, Mode: Mfunc, Root: cpu_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1677; ID = 0.8666; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = max; ClockRoot = cpu_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0947; ID = 0.4953; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = min; ClockRoot = cpu_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: cpu_clk, Mode: Mfunc, Root: cpu_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1677; ID = 0.8666; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = max; ClockRoot = cpu_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0947; ID = 0.4953; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = min; ClockRoot = cpu_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.21 sec.
-------------------------------------------------------------
Fixing clock: axi_clk mode: Mfunc root: axi_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: axi_clk, Mode: Mfunc, Root: axi_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1006; ID = 0.5118; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = max; ClockRoot = axi_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0677; ID = 0.3230; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = min; ClockRoot = axi_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: axi_clk, Mode: Mfunc, Root: axi_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1006; ID = 0.5118; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = max; ClockRoot = axi_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0677; ID = 0.3230; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = min; ClockRoot = axi_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.19 sec.
-------------------------------------------------------------
Fixing clock: dram_clk mode: Mfunc root: dram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: dram_clk, Mode: Mfunc, Root: dram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.6884; ID = 0.3289; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = max; ClockRoot = dram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.4436; ID = 0.3006; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = min; ClockRoot = dram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: dram_clk, Mode: Mfunc, Root: dram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.6884; ID = 0.3289; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = max; ClockRoot = dram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.4436; ID = 0.3006; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = min; ClockRoot = dram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.09 sec.
-------------------------------------------------------------
Fixing clock: pwm_clk mode: Mfunc root: sram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: pwm_clk, Mode: Mfunc, Root: sram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.5277; ID = 0.5451; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = max; ClockRoot = sram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.4937; ID = 0.5294; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = min; ClockRoot = sram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: pwm_clk, Mode: Mfunc, Root: sram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.5277; ID = 0.5451; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = max; ClockRoot = sram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.4937; ID = 0.5294; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = min; ClockRoot = sram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.15 sec.
-------------------------------------------------------------
Fixing clock: rom_clk mode: Mfunc root: rom_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: rom_clk, Mode: Mfunc, Root: rom_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1321; ID = 0.1514; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = max; ClockRoot = rom_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1182; ID = 0.1526; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = min; ClockRoot = rom_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: rom_clk, Mode: Mfunc, Root: rom_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1321; ID = 0.1514; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = max; ClockRoot = rom_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1182; ID = 0.1526; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = min; ClockRoot = rom_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.06 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.70 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: cpu_clk mode: Mfunc root: cpu_clk
Clock QoR Before Optimization:
Clock: cpu_clk, Mode: Mfunc, Root: cpu_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1677; ID = 0.8666; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = max; ClockRoot = cpu_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0947; ID = 0.4953; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = min; ClockRoot = cpu_clk. (CTS-037)

Begin Pre-Opt preprocessing:
Pre-Opt preprocessing cpu time 00:00:00.30u 00:00:00.00s 00:00:00.30e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Pre-Opt preprocessing:
Clock: cpu_clk, Mode: Mfunc, Root: cpu_clk
Information: CTS QoR Post Optimization Preprocessing: GlobalSkew = 0.1677; ID = 0.8666; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = max; ClockRoot = cpu_clk. (CTS-037)
Information: CTS QoR Post Optimization Preprocessing: GlobalSkew = 0.0947; ID = 0.4953; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = min; ClockRoot = cpu_clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.07 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: cpu_clk, Mode: Mfunc, Root: cpu_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1677; ID = 0.8666; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = max; ClockRoot = cpu_clk. (CTS-037)
Longest path:
  (0) 0.0344            0.0000          cts_buf_46747169/I
  (1) 0.2784            0.2440          cts_buf_46747169/O
  (2) 0.3350            0.0566          cts_inv_46627157/I
  (3) 0.5219            0.1869          cts_inv_46627157/O
  (4) 0.5308            0.0089          cts_inv_46117106/I
  (5) 0.8276            0.2968          cts_inv_46117106/O
  (6) 0.8509            0.0234          CPU_wrapper/CPU2/CSR0/cycle_reg_48_/CK
  (7) 0.8666            0.0156          CPU_wrapper/CPU2/CSR0/cycle_reg_48_/CK
Shortest path:
  (0) 0.0344            0.0000          cts_buf_46747169/I
  (1) 0.2784            0.2440          cts_buf_46747169/O
  (2) 0.2994            0.0210          cts_inv_46647159/I
  (3) 0.4304            0.1311          cts_inv_46647159/O
  (4) 0.4419            0.0115          cts_inv_46237118/I
  (5) 0.6926            0.2507          cts_inv_46237118/O
  (6) 0.6989            0.0063          axi_duv_bridge/r_m3/mem_reg_3__6_/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0947; ID = 0.4953; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = min; ClockRoot = cpu_clk. (CTS-037)
Longest path:
  (0) 0.0308            0.0000          cts_buf_46747169/I
  (1) 0.1643            0.1335          cts_buf_46747169/O
  (2) 0.1998            0.0355          cts_inv_46627157/I
  (3) 0.2875            0.0877          cts_inv_46627157/O
  (4) 0.2956            0.0081          cts_inv_46117106/I
  (5) 0.4676            0.1720          cts_inv_46117106/O
  (6) 0.4875            0.0199          CPU_wrapper/CPU2/CSR0/cycle_reg_48_/CK
  (7) 0.4953            0.0078          CPU_wrapper/CPU2/CSR0/cycle_reg_48_/CK
Shortest path:
  (0) 0.0308            0.0000          cts_buf_46747169/I
  (1) 0.1463            0.1155          cts_buf_46747169/O
  (2) 0.1589            0.0125          cts_inv_46617156/I
  (3) 0.2681            0.1093          cts_inv_46617156/O
  (4) 0.3078            0.0397          cts_inv_46017096/I
  (5) 0.3945            0.0867          cts_inv_46017096/O
  (6) 0.4245            0.0300          CPU_wrapper/L1C_data1/DA/i_data_array/CK
  (7) 0.4006            -0.0239         CPU_wrapper/L1C_data1/DA/i_data_array/CK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.40 sec, cpu time is 0 hr : 0 min : 0.98 sec.
-------------------------------------------------------------
Optimizing clock tree
clock: axi_clk mode: Mfunc root: axi_clk
Clock QoR Before Optimization:
Clock: axi_clk, Mode: Mfunc, Root: axi_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1006; ID = 0.5118; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = max; ClockRoot = axi_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0677; ID = 0.3230; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = min; ClockRoot = axi_clk. (CTS-037)

Begin Pre-Opt preprocessing:
Pre-Opt preprocessing cpu time 00:00:00.02u 00:00:00.00s 00:00:00.02e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Pre-Opt preprocessing:
Clock: axi_clk, Mode: Mfunc, Root: axi_clk
Information: CTS QoR Post Optimization Preprocessing: GlobalSkew = 0.1006; ID = 0.5118; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = max; ClockRoot = axi_clk. (CTS-037)
Information: CTS QoR Post Optimization Preprocessing: GlobalSkew = 0.0677; ID = 0.3230; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = min; ClockRoot = axi_clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.10 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: axi_clk, Mode: Mfunc, Root: axi_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1006; ID = 0.5118; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = max; ClockRoot = axi_clk. (CTS-037)
Longest path:
  (0) 0.0323            0.0000          cts_inv_44606955/I
  (1) 0.1643            0.1320          cts_inv_44606955/O
  (2) 0.1798            0.0154          cts_inv_44316926/I
  (3) 0.4932            0.3134          cts_inv_44316926/O
  (4) 0.5118            0.0187          axi_duv_bridge/ar_m1/mem_reg_0__22_/CK
Shortest path:
  (0) 0.0085            0.0000          cts_inv_44616956/I
  (1) 0.1323            0.1238          cts_inv_44616956/O
  (2) 0.1411            0.0088          cts_inv_44346929/I
  (3) 0.4039            0.2628          cts_inv_44346929/O
  (4) 0.4113            0.0074          axi_duv_bridge/ar_m2/mem_reg_0__18_/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0677; ID = 0.3230; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = min; ClockRoot = axi_clk. (CTS-037)
Longest path:
  (0) 0.0373            0.0000          cts_inv_44606955/I
  (1) 0.1061            0.0688          cts_inv_44606955/O
  (2) 0.1177            0.0116          cts_inv_44316926/I
  (3) 0.3050            0.1873          cts_inv_44316926/O
  (4) 0.3230            0.0181          axi_duv_bridge/ar_m1/mem_reg_0__22_/CK
Shortest path:
  (0) 0.0183            0.0000          cts_inv_44616956/I
  (1) 0.0859            0.0676          cts_inv_44616956/O
  (2) 0.0931            0.0072          cts_inv_44346929/I
  (3) 0.2475            0.1544          cts_inv_44346929/O
  (4) 0.2553            0.0078          axi_duv_bridge/ar_m2/mem_reg_0__18_/CK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.59 sec.
-------------------------------------------------------------
Optimizing clock tree
clock: dram_clk mode: Mfunc root: dram_clk
Clock QoR Before Optimization:
Clock: dram_clk, Mode: Mfunc, Root: dram_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.6884; ID = 0.3289; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = max; ClockRoot = dram_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.4436; ID = 0.3006; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = min; ClockRoot = dram_clk. (CTS-037)

Begin Pre-Opt preprocessing:
Pre-Opt preprocessing cpu time 00:00:00.04u 00:00:00.00s 00:00:00.04e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Pre-Opt preprocessing:
Clock: dram_clk, Mode: Mfunc, Root: dram_clk
Information: CTS QoR Post Optimization Preprocessing: GlobalSkew = 0.6884; ID = 0.3289; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = max; ClockRoot = dram_clk. (CTS-037)
Information: CTS QoR Post Optimization Preprocessing: GlobalSkew = 0.4436; ID = 0.3006; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = min; ClockRoot = dram_clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.11 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: dram_clk, Mode: Mfunc, Root: dram_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.6884; ID = 0.3289; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = max; ClockRoot = dram_clk. (CTS-037)
Longest path:
  (0) 0.3290            0.0000          axi_duv_bridge/r_m5/mem_reg_1__12_/CK
  (1) 0.3289            -0.0000         axi_duv_bridge/r_m5/mem_reg_1__12_/CK
Shortest path:
  (0) 0.0395            0.0000          DRAM/CASn_set_reg/CK
  (1) -0.3595           -0.3990         DRAM/CASn_set_reg/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.4436; ID = 0.3006; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = min; ClockRoot = dram_clk. (CTS-037)
Longest path:
  (0) 0.3006            0.0000          axi_duv_bridge/r_m5/mem_reg_1__12_/CK
  (1) 0.3006            -0.0000         axi_duv_bridge/r_m5/mem_reg_1__12_/CK
Shortest path:
  (0) 0.0560            0.0000          DRAM/CASn_set_reg/CK
  (1) -0.1430           -0.1990         DRAM/CASn_set_reg/CK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.42 sec.
-------------------------------------------------------------
Optimizing clock tree
clock: pwm_clk mode: Mfunc root: sram_clk
Clock QoR Before Optimization:
Clock: pwm_clk, Mode: Mfunc, Root: sram_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.5277; ID = 0.5451; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = max; ClockRoot = sram_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.4937; ID = 0.5294; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = min; ClockRoot = sram_clk. (CTS-037)

Begin Pre-Opt preprocessing:
Pre-Opt preprocessing cpu time 00:00:00.05u 00:00:00.00s 00:00:00.05e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Pre-Opt preprocessing:
Clock: pwm_clk, Mode: Mfunc, Root: sram_clk
Information: CTS QoR Post Optimization Preprocessing: GlobalSkew = 0.5277; ID = 0.5451; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = max; ClockRoot = sram_clk. (CTS-037)
Information: CTS QoR Post Optimization Preprocessing: GlobalSkew = 0.4937; ID = 0.5294; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = min; ClockRoot = sram_clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.16 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: pwm_clk, Mode: Mfunc, Root: sram_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.5277; ID = 0.5451; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = max; ClockRoot = sram_clk. (CTS-037)
Longest path:
  (0) 0.5451            0.0000          axi_duv_bridge/r_m2/waddr_reg_2_/CK
Shortest path:
  (0) 0.0173            0.0000          axi_duv_bridge/b_m1/mem_reg_1__4_/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.4937; ID = 0.5294; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = min; ClockRoot = sram_clk. (CTS-037)
Longest path:
  (0) 0.5294            0.0000          axi_duv_bridge/r_m2/waddr_reg_2_/CK
Shortest path:
  (0) 0.0357            0.0000          axi_duv_bridge/b_m1/mem_reg_1__4_/CK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.66 sec.
-------------------------------------------------------------
Optimizing clock tree
clock: rom_clk mode: Mfunc root: rom_clk
Clock QoR Before Optimization:
Clock: rom_clk, Mode: Mfunc, Root: rom_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1321; ID = 0.1514; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = max; ClockRoot = rom_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1182; ID = 0.1526; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = min; ClockRoot = rom_clk. (CTS-037)

Begin Pre-Opt preprocessing:
Pre-Opt preprocessing cpu time 00:00:00.03u 00:00:00.00s 00:00:00.03e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Pre-Opt preprocessing:
Clock: rom_clk, Mode: Mfunc, Root: rom_clk
Information: CTS QoR Post Optimization Preprocessing: GlobalSkew = 0.1321; ID = 0.1514; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = max; ClockRoot = rom_clk. (CTS-037)
Information: CTS QoR Post Optimization Preprocessing: GlobalSkew = 0.1182; ID = 0.1526; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = min; ClockRoot = rom_clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.11 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: rom_clk, Mode: Mfunc, Root: rom_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1321; ID = 0.1514; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = max; ClockRoot = rom_clk. (CTS-037)
Longest path:
  (0) 0.1514            0.0000          axi_duv_bridge/r_m0/mem_reg_3__33_/CK
Shortest path:
  (0) 0.0193            0.0000          ROM/len_reg_reg_1_/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1182; ID = 0.1526; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = min; ClockRoot = rom_clk. (CTS-037)
Longest path:
  (0) 0.1526            0.0000          axi_duv_bridge/r_m0/mem_reg_3__33_/CK
Shortest path:
  (0) 0.0344            0.0000          ROM/len_reg_reg_1_/CK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.40 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 0.70 sec, cpu time is 0 hr : 0 min : 3.05 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34466, routed nets = 70, across physical hierarchy nets = 0, parasitics cached nets = 34466, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34466, routed nets = 70, across physical hierarchy nets = 0, parasitics cached nets = 70, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
-------------------------------------------------------------
Optimizing clock tree local skew
clock: cpu_clk mode: Mfunc root: cpu_clk
Clock QoR Before Optimization:
Clock: cpu_clk, Mode: Mfunc, Root: cpu_clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.1677; ID = 0.8666; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = max; ClockRoot = cpu_clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.0947; ID = 0.4953; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = min; ClockRoot = cpu_clk. (CTS-037)

Begin Network Flow Based Optimization:
AR: local skew for area recovery by removal and sizing
Loading parastics information to the router ...
parastics information loaded to the router.
AR: deleted 0 cell(s)
Network Flow Optimization cpu time 00:00:12.33u 00:00:00.40s 00:00:03.74e: 
Ran incremental ZGR 6 time(s) for 6 net(s) and restored ZGR 6 time(s) for 45 net(s)
Clock Qor After Optimization:
Clock: cpu_clk, Mode: Mfunc, Root: cpu_clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.1676; ID = 0.8665; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = max; ClockRoot = cpu_clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.0947; ID = 0.4953; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 41; ClockBufArea = 1412.4095; ClockCellArea = 1412.4095; ClockWireLen = 52272.3600; Clock = cpu_clk; Mode = Mfunc; Corner = min; ClockRoot = cpu_clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 3.81 sec, cpu time is 0 hr : 0 min : 13.26 sec.
-------------------------------------------------------------
Optimizing clock tree local skew
clock: axi_clk mode: Mfunc root: axi_clk
Clock QoR Before Optimization:
Clock: axi_clk, Mode: Mfunc, Root: axi_clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.1006; ID = 0.5118; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = max; ClockRoot = axi_clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.0677; ID = 0.3230; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = min; ClockRoot = axi_clk. (CTS-037)

Begin Network Flow Based Optimization:
AR: local skew for area recovery by removal and sizing
AR: deleted 0 cell(s)
Network Flow Optimization cpu time 00:00:00.25u 00:00:00.00s 00:00:00.09e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Optimization:
Clock: axi_clk, Mode: Mfunc, Root: axi_clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.1006; ID = 0.5118; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = max; ClockRoot = axi_clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.0677; ID = 0.3230; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 787.4496; ClockCellArea = 787.4496; ClockWireLen = 28771.5700; Clock = axi_clk; Mode = Mfunc; Corner = min; ClockRoot = axi_clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.66 sec.
-------------------------------------------------------------
Optimizing clock tree local skew
clock: dram_clk mode: Mfunc root: dram_clk
Clock QoR Before Optimization:
Clock: dram_clk, Mode: Mfunc, Root: dram_clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.6884; ID = 0.3289; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = max; ClockRoot = dram_clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.4436; ID = 0.3006; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = min; ClockRoot = dram_clk. (CTS-037)

Begin Network Flow Based Optimization:
AR: local skew for area recovery by removal and sizing
AR: deleted 0 cell(s)
Network Flow Optimization cpu time 00:00:00.09u 00:00:00.00s 00:00:00.02e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Optimization:
Clock: dram_clk, Mode: Mfunc, Root: dram_clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.6884; ID = 0.3289; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = max; ClockRoot = dram_clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.4436; ID = 0.3006; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 3235.1500; Clock = dram_clk; Mode = Mfunc; Corner = min; ClockRoot = dram_clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.33 sec.
-------------------------------------------------------------
Optimizing clock tree local skew
clock: pwm_clk mode: Mfunc root: sram_clk
Clock QoR Before Optimization:
Clock: pwm_clk, Mode: Mfunc, Root: sram_clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.5277; ID = 0.5451; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = max; ClockRoot = sram_clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.4937; ID = 0.5294; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = min; ClockRoot = sram_clk. (CTS-037)

Begin Network Flow Based Optimization:
AR: local skew for area recovery by removal and sizing
AR: deleted 0 cell(s)
Network Flow Optimization cpu time 00:00:00.12u 00:00:00.00s 00:00:00.02e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Optimization:
Clock: pwm_clk, Mode: Mfunc, Root: sram_clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.5277; ID = 0.5451; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = max; ClockRoot = sram_clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.4937; ID = 0.5294; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 6594.1700; Clock = pwm_clk; Mode = Mfunc; Corner = min; ClockRoot = sram_clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.45 sec.
-------------------------------------------------------------
Optimizing clock tree local skew
clock: rom_clk mode: Mfunc root: rom_clk
Clock QoR Before Optimization:
Clock: rom_clk, Mode: Mfunc, Root: rom_clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.1321; ID = 0.1514; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = max; ClockRoot = rom_clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.1182; ID = 0.1526; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = min; ClockRoot = rom_clk. (CTS-037)

Begin Network Flow Based Optimization:
AR: local skew for area recovery by removal and sizing
AR: deleted 0 cell(s)
Network Flow Optimization cpu time 00:00:00.09u 00:00:00.00s 00:00:00.01e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Optimization:
Clock: rom_clk, Mode: Mfunc, Root: rom_clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.1321; ID = 0.1514; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = max; ClockRoot = rom_clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.1182; ID = 0.1526; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 2337.5000; Clock = rom_clk; Mode = Mfunc; Corner = min; ClockRoot = rom_clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.32 sec.
Information: The run time for local skew optimization is 0 hr : 0 min : 4.96 sec, cpu time is 0 hr : 0 min : 34.80 sec. (CTS-104)
All together, ran incremental ZGR 6 time(s) for 6 net(s) and restoring ZGR invoked 6 time(s) for 45 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34466, routed nets = 70, across physical hierarchy nets = 0, parasitics cached nets = 34466, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CCD will use corner max for honoring max prepone/postpone limits
Uskew Characterizer: corner: max, scalingFactor: 1.000
Uskew Characterizer: corner: min, scalingFactor: 0.499
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 12759, DR 0), data (VR 34399, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Doing activity propagation for mode 'Mfunc' and corner 'max' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario Mfunc:max (POW-052)
Scenario Mfunc:max, iteration 1: expecting at least 4
Scenario Mfunc:max, iteration 2: expecting at least 4
Scenario Mfunc:max, iteration 3: expecting at least 4
Scenario Mfunc:max, iteration 4: expecting at least 4
Total power = 189.273834, Leakage = 1.319767, Internal = 181.307907, Switching = 6.646159
BGT_HEART_BEAT: Budget implemented Initial qor: icg (under 0.000000, over 0.000000);  register (under 0.532174, over 0.000572), cmpoTns=-0.852074, wns=-0.246698, cmpoWns=-0.246698, cmpoHold -0.273935
 Top undershoots
1: shoot 0.024842 (arr 0.837718, bgt 0.862560), CPU_wrapper/L1C_data1/TA/i_tag_array/CK, max, cpu_clk
 Top overshoots
Final best QoR
    Scenario Mfunc:max WNS = 0.246698 TNS = 0.742979
    Scenario Mfunc:min WNHS = 0.122836 TNHS = 0.273935
Final best QoR
    Scenario Mfunc:max WNS = 0.246698 TNS = 0.540086
    Scenario Mfunc:min WNHS = 0.122836 TNHS = 0.273935
BGT_HEART_BEAT: Budget implemented before commit: icg (under 0.000000, over 0.000000);  register (under 1.382020, over 0.325128), cmpoTns=-0.852074, wns=-0.246698, cmpoWns=-0.246698, cmpoHold -0.273935
 Top undershoots
1: shoot 0.114591 (arr 0.782767, bgt 0.897358), CPU_wrapper/L1C_inst1/DA/i_data_array/CK, max, cpu_clk
 Top overshoots
1: shoot 0.016687 (arr 0.821048, bgt 0.804361), CPU_wrapper/CPU2/ID_EXE/imm_out_reg_23_/CK, max, cpu_clk
BGT_HEART_BEAT: Accepted 2 out of 3 problems
BGT_HEART_BEAT: Budget implemented after commit: icg (under 0.000000, over 0.000000);  register (under 0.928553, over 1.216570), cmpoTns=-1.391913, wns=-0.246698, cmpoWns=-0.246698, cmpoHold -0.273935
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
1: shoot 0.097294 (arr 0.826617, bgt 0.923912), CPU_wrapper/L1C_data1/L1D_curr_state_reg_0_/CK, max, cpu_clk
 Top overshoots
1: shoot 0.044267 (arr 0.852786, bgt 0.808519), CPU_wrapper/CPU2/ID_EXE/imm_out_reg_28_/CK, max, cpu_clk
BGT_HEART_BEAT: Accepted 2 out of 3 problems
BGT_HEART_BEAT: Budget implemented after revert all: icg (under 0.000000, over 0.000000);  register (under 1.382020, over 0.325128), cmpoTns=-0.852074, wns=-0.246698, cmpoWns=-0.246698, cmpoHold -0.273935
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
1: shoot 0.114591 (arr 0.782767, bgt 0.897358), CPU_wrapper/L1C_inst1/DA/i_data_array/CK, max, cpu_clk
 Top overshoots
1: shoot 0.016687 (arr 0.821048, bgt 0.804361), CPU_wrapper/CPU2/ID_EXE/imm_out_reg_23_/CK, max, cpu_clk
Final best QoR
    Scenario Mfunc:max WNS = 0.246698 TNS = 0.697470
    Scenario Mfunc:min WNHS = 0.122836 TNHS = 0.273935
Final best QoR
    Scenario Mfunc:max WNS = 0.246698 TNS = 0.791685
    Scenario Mfunc:min WNHS = 0.122836 TNHS = 0.273935
Final best QoR
    Scenario Mfunc:max WNS = 0.246698 TNS = 0.674535
    Scenario Mfunc:min WNHS = 0.122836 TNHS = 0.273935

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         10
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          3
        # Failed main graph committ          =          1
        # Successful main graph commit      =          6
        # Subgraph evaluation success rate in percent =     0.7000
        # Sg2Main acceptance ratio in percent      =     0.8571
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:01m:04s
        # Total elapsed time              = 00h:00m:05s
        # Flow total speed up             =    11.8320
        # Commit CPU time                 = 00h:00m:14s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =    21.8045
        # Sg CPU time                     = 00h:00m:42s
        # Sg elapsed time                 = 00h:00m:03s
        # Sg speed up                     =    11.1225
        # The rest of flow speed up       =    10.4360

-------------------------------------------------

Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Turn off antenna since no rule is specified
Warning: Cannot find a default contact code for layer contact. (ZRT-022)
Warning: Ignore 405 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (via) needs more than one tracks
Warning: Layer metal1 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.580. (ZRT-026)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 8.90 outside the layer range.
Warning: Standard cell pin DFCLRBN/LD has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HS/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUF1S/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin MXL2HS/OB has no valid via regions. (ZRT-044)
Warning: Standard cell pin ND3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin OR2B1/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XOR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XNR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HP/O has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   59  Alloctr   63  Proc 7792 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Reducing number of threads in GR to 16
Design statistics:
Design Bounding Box (0.00,0.00,3752.70,3750.00)
Number of routing layers = 6
layer metal1, dir Hor, min width = 0.24, min space = 0.24 pitch = 0.56
layer metal2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal5, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal6, dir Ver, min width = 1.2, min space = 1 pitch = 2.4
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   69  Alloctr   72  Proc 7792 
Net statistics:
Total number of nets     = 34471
Number of nets to route  = 70
Number of single or zero port nets = 398
Number of nets with min-layer-mode soft = 168
Number of nets with min-layer-mode soft-cost-low = 168
80 nets are fully connected,
 of which 10 are detail routed and 70 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   17  Alloctr   19  Proc    0 
[End of Build All Nets] Total (MB): Used   87  Alloctr   92  Proc 7792 
Average gCell capacity  4.05     on layer (1)    metal1
Average gCell capacity  4.42     on layer (2)    metal2
Average gCell capacity  5.03     on layer (3)    metal3
Average gCell capacity  4.16     on layer (4)    metal4
Average gCell capacity  6.21     on layer (5)    metal5
Average gCell capacity  2.10     on layer (6)    metal6
Average number of tracks per gCell 8.99  on layer (1)    metal1
Average number of tracks per gCell 8.14  on layer (2)    metal2
Average number of tracks per gCell 8.99  on layer (3)    metal3
Average number of tracks per gCell 8.14  on layer (4)    metal4
Average number of tracks per gCell 8.99  on layer (5)    metal5
Average number of tracks per gCell 2.10  on layer (6)    metal6
Number of gCells = 3325680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   62  Alloctr   63  Proc    0 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  156  Proc 7792 
Net Count 70, Total HPWL 30584 microns
HPWL   0 ~  100 microns: Net Count        0     Total HPWL          0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        6     Total HPWL       1645 microns
HPWL 300 ~  400 microns: Net Count       29     Total HPWL      10082 microns
HPWL 400 ~  500 microns: Net Count       19     Total HPWL       8220 microns
HPWL 500 ~  600 microns: Net Count        6     Total HPWL       3192 microns
HPWL 600 ~  700 microns: Net Count        6     Total HPWL       3961 microns
HPWL 700 ~  800 microns: Net Count        1     Total HPWL        742 microns
HPWL 800 ~  900 microns: Net Count        1     Total HPWL        893 microns
HPWL 900 ~ 1000 microns: Net Count        2     Total HPWL       1846 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Build Data] Stage (MB): Used   87  Alloctr   89  Proc    0 
[End of Build Data] Total (MB): Used  150  Alloctr  156  Proc 7792 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  150  Alloctr  156  Proc 7792 
Information: Using 16 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  326  Alloctr  332  Proc 7792 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal1     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 89477.19
Initial. Layer metal1 wire length = 0.00
Initial. Layer metal2 wire length = 30.00
Initial. Layer metal3 wire length = 44119.66
Initial. Layer metal4 wire length = 43622.46
Initial. Layer metal5 wire length = 1451.11
Initial. Layer metal6 wire length = 253.96
Initial. Total Number of Contacts = 20746
Initial. Via VIA12A count = 6639
Initial. Via VIA23 count = 6642
Initial. Via VIA34 count = 7359
Initial. Via VIA45 count = 103
Initial. Via VIA56 count = 3
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  326  Alloctr  332  Proc 7792 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 89477.19
phase1. Layer metal1 wire length = 0.00
phase1. Layer metal2 wire length = 30.00
phase1. Layer metal3 wire length = 44119.66
phase1. Layer metal4 wire length = 43622.46
phase1. Layer metal5 wire length = 1451.11
phase1. Layer metal6 wire length = 253.96
phase1. Total Number of Contacts = 20746
phase1. Via VIA12A count = 6639
phase1. Via VIA23 count = 6642
phase1. Via VIA34 count = 7359
phase1. Via VIA45 count = 103
phase1. Via VIA56 count = 3
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of Phase2 Routing] Total (MB): Used  324  Alloctr  330  Proc 7792 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 89477.19
phase2. Layer metal1 wire length = 0.00
phase2. Layer metal2 wire length = 30.00
phase2. Layer metal3 wire length = 44119.66
phase2. Layer metal4 wire length = 43622.46
phase2. Layer metal5 wire length = 1451.11
phase2. Layer metal6 wire length = 253.96
phase2. Total Number of Contacts = 20746
phase2. Via VIA12A count = 6639
phase2. Via VIA23 count = 6642
phase2. Via VIA34 count = 7359
phase2. Via VIA45 count = 103
phase2. Via VIA56 count = 3
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  261  Alloctr  264  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  324  Alloctr  330  Proc 7792 

Congestion utilization per direction:
Average vertical track utilization   =  0.30 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.17 %
Peak    horizontal track utilization = 41.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -51  Alloctr  -51  Proc    0 
[GR: Done] Total (MB): Used  276  Alloctr  281  Proc 7792 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used  216  Alloctr  217  Proc    0 
[GR: Done] Total (MB): Used  276  Alloctr  281  Proc 7792 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Global Routing] Total (MB): Used   93  Alloctr   97  Proc 7792 
Skip track assign
Skip detail route
Updating the database ...
Information: The net parasitics of block top are cleared. (TIM-123)
CUS Based Optimization cpu time 00:03:42.23u 00:00:18.22s 00:00:21.72e: 
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer metal1: cached 71 shapes out of 4350 total shapes.
Layer metal2: cached 8 shapes out of 14 total shapes.
Cached 75224 vias out of 164046 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 201 ref cells (13 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
   9.931e+06        32881        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (5 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32881
number of references:               201
number of site rows:                625
number of locations attempted:   688638
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       32816 (275144 total sites)
avg row height over cells:        5.040 um
rms cell displacement:            0.295 um ( 0.06 row height)
rms weighted cell displacement:   0.295 um ( 0.06 row height)
max cell displacement:            5.917 um ( 1.17 row height)
avg cell displacement:            0.039 um ( 0.01 row height)
avg weighted cell displacement:   0.039 um ( 0.01 row height)
number of cells moved:             1108
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: CPU_wrapper/CPU2/ALU0/mult_108/U3858 (OAI22S)
  Input location: (2428.46,582.24)
  Legal location: (2431.56,577.2)
  Displacement:   5.917 um ( 1.17 row height)
Cell: CPU_wrapper/L1C_data1/ZINV_191_inst_7316 (INV6CK)
  Input location: (2672.74,824.16)
  Legal location: (2675.22,829.2)
  Displacement:   5.617 um ( 1.11 row height)
Cell: axi_duv_bridge/ar_m5/U58 (INV1S)
  Input location: (2246.18,1983.36)
  Legal location: (2248.66,1978.32)
  Displacement:   5.617 um ( 1.11 row height)
Cell: CPU_wrapper/CPU2/ALU0/U672 (MUX2S)
  Input location: (2522.7,819.12)
  Legal location: (2525.18,814.08)
  Displacement:   5.617 um ( 1.11 row height)
Cell: CPU_wrapper/CPU2/Reg_file0/U1869 (NR4S)
  Input location: (2572.92,1363.44)
  Legal location: (2575.4,1358.4)
  Displacement:   5.617 um ( 1.11 row height)
Cell: CPU_wrapper/CPU2/ALU0/ZINV_1460_inst_7449 (INV1)
  Input location: (2598.96,763.68)
  Legal location: (2600.82,758.64)
  Displacement:   5.372 um ( 1.07 row height)
Cell: CPU_wrapper/CPU2/ALU0/mult_108/ZBUF_28_inst_7353 (BUF2)
  Input location: (2263.54,526.8)
  Legal location: (2261.68,521.76)
  Displacement:   5.372 um ( 1.07 row height)
Cell: CPU_wrapper/CPU2/Reg_file0/ZBUF_2_inst_7534 (BUF1S)
  Input location: (2722.96,1035.84)
  Legal location: (2724.82,1030.8)
  Displacement:   5.372 um ( 1.07 row height)
Cell: CPU_wrapper/L1C_data1/ZINV_132_inst_7371 (INV6CK)
  Input location: (2704.98,839.28)
  Legal location: (2706.84,844.32)
  Displacement:   5.372 um ( 1.07 row height)
Cell: CPU_wrapper/L1C_data1/ZBUF_5_inst_7458 (BUF1CK)
  Input location: (2706.84,763.68)
  Legal location: (2704.98,758.64)
  Displacement:   5.372 um ( 1.07 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 6.49 sec, cpu time is 0 hr : 0 min : 6.48 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 70 flat clock tree nets.
There are 65 non-sink instances (total area 2199.86) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 63 inverters (total area 2199.86).
 Compilation of clock trees finished successfully
 Run time for cts 00:07:38.11u 00:00:34.11s 00:00:48.66e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design top has 34468 nets, 70 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Total 0.5500 seconds to load 32881 cell instances into cellmap
Moveable cells: 32816; Application fixed cells: 65; Macro cells: 0; User fixed cells: 0
Average cell width 5.2014, cell height 5.0400, cell area 26.2148 for total 32881 placed and application fixed cells
Information: Current block utilization is '0.22720', effective utilization is '0.22722'. (OPT-055)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Warning: Net 'sram_clk' is not fully connected and will be estimated. (NEX-021)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254885 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217588 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197734 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34466, routed nets = 69, across physical hierarchy nets = 0, parasitics cached nets = 34466, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario Mfunc:max  WNS = 0.247463, TNS = 0.955684, NVP = 27

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:38     0.247     0.956 6.921e+06  4179.323  1311.329       843      4474         0     0.000      2065 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2024-01-08 22:52:28 / Session: 0.19 hr / Command: 0.04 hr / Memory: 2065 MB (FLW-8100)


Clock-opt optimization Phase 12 Iter  1         0.96        0.96      0.27       136    6921030.00  1319767424.00       32887              0.19      2065

Enable dominated scenarios

Clock-opt optimization complete                 0.96        0.96      0.27       136    6921030.00  1319767424.00       32887              0.19      2065
Co-efficient Ratio Summary:
4.193421686963  6.578038155738  2.479639269275  7.744187940401  0.485050000353  3.179565833784  5.567214754587  2.894450187461  6.565338158827  9.017934505874  441.253850493398  6.934165435160  7.815556008527  4.420896012383  1.811900190796
9.922502739142  6.462396961715  8.237023087995  8.718418761931  4.242940678183  6.875278913750  1.318072629441  4.657875122478  7.635208738565  9.113517369609  768.250962942700  1.075863363840  4.503801503750
2.060531728481  4.588423851514  2.011670462051  6.784745477862  2.430567170402  3.879771500032  8.450958970596  1.115120714701  2.873767369164  1.355128698278  482.296124518372  5.781232183443  6.401401686760
9.731622848107  4.385365821283  9.999762614440  7.347093563210  6.393266767907  8.063326983131  4.288630187880  5.817925323007  2.343338564586  0.037322605045  170.376980439281  7.954406148525  4.408608102100
6.611012878903  8.965546662768  5.306357103080  0.882084068572  5.367847591334  1.826354090279  2.637726098236  5.283402061425  3.867870733000  5.291997774740  355.869873656796  6.806458620618  5.629376113446
1.036181494668  1.071581656095  7.767486022552  1.079585162469  7.562041727387  1.193921160867  3.380650488682  3.459478258902  4.093775303274  9.944893011549  151.552631124445  2.892113405169  1.902712290768
9.219704192207  2.091590087474  3.546609211572  6.814260605588  3.460719326522  4.824446379456  7.350487070545  1.168277401288  8.717750290731  0.993952170837  467.044144926838  9.059829376521  1.692873027074
5.299466584979  0.909794078685  5.807261340661  1.313978235100  7.217096252547  5.159474176900  6.493222093711  0.170316235135  8.115503581575  8.267304733424  470.259819635021  6.808011317961  2.145600227731
1.156782128728  3.519141613593  6.161286688360  2.019561984260  3.132585844502  4.802551363135  9.359521353540  7.563457001280  4.123884440440  5.300058100041  807.907095718338  7.838601164485  5.776996548483
7.311254843004  0.105503371272  9.412422537681  0.531663790076  2.727011233081  0.717845256074  7.110998585147  4.364048127646  7.697350325566  1.693873915511  020.765614700508  2.618353754685  0.304979661421
4.116962705049  3.414183340833  1.556509422467  8.936021836702  6.425459020209  2.084649978471  4.951177467457  7.340479971274  7.214626747244  7.400440231414  768.004783752498  4.953433991019  8.612923979820
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design top has 34468 nets, 70 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Warning: Net 'sram_clk' is not fully connected and will be estimated. (NEX-021)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254885 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217588 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197734 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34466, routed nets = 69, across physical hierarchy nets = 0, parasitics cached nets = 34466, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: Mfunc:max
2: Mfunc:min

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: cpu_clk
8: axi_clk
9: rom_clk
10: dram_clk
11: pwm_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1073     0.7082     26   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.2475     0.2475      1   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2475     0.9557   0.9557     27   0.0000     0.0000      0       68  4179.3232       69 1319767424
    2   *        -          -        -      -   0.0000     0.0000      0       68  2084.8083       69          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.2475     0.9557   0.9557     27   0.0000     0.0000      0       68  4179.3232       69 1319767424   6921030.00      32887
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.2475     0.9557   0.9557     27   0.0000     0.0000      0       68       69 1319767424   6921030.00      32887

Clock-opt command complete                CPU:  4599 s (  1.28 hr )  ELAPSE:   701 s (  0.19 hr )  MEM-PEAK:  2065 MB
Clock-opt command statistics  CPU=1054 sec (0.29 hr) ELAPSED=97 sec (0.03 hr) MEM-PEAK=2.017 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2024-01-08 22:52:30 / Session: 0.19 hr / Command: 0.04 hr / Memory: 2065 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2024-01-08 22:52:30 / Session: 0.19 hr / Command: 0.04 hr / Memory: 2065 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2024-01-08 22:52:30 / Session: 0.19 hr / Command: 0.04 hr / Memory: 2065 MB (FLW-8100)
Clock-opt optimization Phase 16 Iter  1         0.96        0.96      0.27       136    6921030.00  1319767424.00       32887              0.19      2065
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route_group -all_clock_nets -reuse_existing_global_route true
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Turn off antenna since no rule is specified
Warning: Cannot find a default contact code for layer contact. (ZRT-022)
Warning: Ignore 405 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (via) needs more than one tracks
Warning: Layer metal1 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.580. (ZRT-026)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 8.90 outside the layer range.
Warning: Standard cell pin DFCLRBN/LD has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HS/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUF1S/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin MXL2HS/OB has no valid via regions. (ZRT-044)
Warning: Standard cell pin ND3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin OR2B1/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XOR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XNR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HP/O has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   59  Alloctr   63  Proc 7280 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Reducing number of threads in GR to 16
Design statistics:
Design Bounding Box (0.00,0.00,3752.70,3750.00)
Number of routing layers = 6
layer metal1, dir Hor, min width = 0.24, min space = 0.24 pitch = 0.56
layer metal2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal5, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal6, dir Ver, min width = 1.2, min space = 1 pitch = 2.4
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   69  Alloctr   72  Proc 7280 
Net statistics:
Total number of nets     = 34471
Number of nets to route  = 70
Number of single or zero port nets = 398
Number of nets with min-layer-mode soft = 168
Number of nets with min-layer-mode soft-cost-low = 168
20 nets are partially connected,
 of which 0 are detail routed and 20 are global routed.
52 nets are fully connected,
 of which 2 are detail routed and 50 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   17  Alloctr   19  Proc    0 
[End of Build All Nets] Total (MB): Used   87  Alloctr   92  Proc 7280 
Average gCell capacity  4.05     on layer (1)    metal1
Average gCell capacity  4.42     on layer (2)    metal2
Average gCell capacity  5.03     on layer (3)    metal3
Average gCell capacity  4.16     on layer (4)    metal4
Average gCell capacity  6.21     on layer (5)    metal5
Average gCell capacity  2.10     on layer (6)    metal6
Average number of tracks per gCell 8.99  on layer (1)    metal1
Average number of tracks per gCell 8.14  on layer (2)    metal2
Average number of tracks per gCell 8.99  on layer (3)    metal3
Average number of tracks per gCell 8.14  on layer (4)    metal4
Average number of tracks per gCell 8.99  on layer (5)    metal5
Average number of tracks per gCell 2.10  on layer (6)    metal6
Number of gCells = 3325680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   62  Alloctr   63  Proc    0 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  155  Proc 7280 
Net Count 70, Total HPWL 30584 microns
HPWL   0 ~  100 microns: Net Count        0     Total HPWL          0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        6     Total HPWL       1645 microns
HPWL 300 ~  400 microns: Net Count       29     Total HPWL      10082 microns
HPWL 400 ~  500 microns: Net Count       19     Total HPWL       8220 microns
HPWL 500 ~  600 microns: Net Count        6     Total HPWL       3192 microns
HPWL 600 ~  700 microns: Net Count        6     Total HPWL       3961 microns
HPWL 700 ~  800 microns: Net Count        1     Total HPWL        742 microns
HPWL 800 ~  900 microns: Net Count        1     Total HPWL        893 microns
HPWL 900 ~ 1000 microns: Net Count        2     Total HPWL       1846 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   87  Alloctr   89  Proc    0 
[End of Build Data] Total (MB): Used  150  Alloctr  156  Proc 7280 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  326  Alloctr  332  Proc 7280 
Information: Using 16 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  326  Alloctr  332  Proc 7280 
Initial. Routing result:
Initial. Both Dirs: Overflow =     7 Max = 1 GRCs =     7 (0.00%)
Initial. H routing: Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal1     Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
Initial. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal1     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 89489.43
Initial. Layer metal1 wire length = 0.00
Initial. Layer metal2 wire length = 40.08
Initial. Layer metal3 wire length = 44127.78
Initial. Layer metal4 wire length = 43616.50
Initial. Layer metal5 wire length = 1451.11
Initial. Layer metal6 wire length = 253.96
Initial. Total Number of Contacts = 20742
Initial. Via VIA12A count = 6639
Initial. Via VIA23 count = 6641
Initial. Via VIA34 count = 7356
Initial. Via VIA45 count = 103
Initial. Via VIA56 count = 3
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  326  Alloctr  332  Proc 7280 
phase1. Routing result:
phase1. Both Dirs: Overflow =     7 Max = 1 GRCs =     7 (0.00%)
phase1. H routing: Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase1. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 89489.43
phase1. Layer metal1 wire length = 0.00
phase1. Layer metal2 wire length = 40.08
phase1. Layer metal3 wire length = 44127.78
phase1. Layer metal4 wire length = 43616.50
phase1. Layer metal5 wire length = 1451.11
phase1. Layer metal6 wire length = 253.96
phase1. Total Number of Contacts = 20742
phase1. Via VIA12A count = 6639
phase1. Via VIA23 count = 6641
phase1. Via VIA34 count = 7356
phase1. Via VIA45 count = 103
phase1. Via VIA56 count = 3
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of Phase2 Routing] Total (MB): Used  324  Alloctr  330  Proc 7280 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 89489.43
phase2. Layer metal1 wire length = 0.00
phase2. Layer metal2 wire length = 40.08
phase2. Layer metal3 wire length = 44127.78
phase2. Layer metal4 wire length = 43616.50
phase2. Layer metal5 wire length = 1451.11
phase2. Layer metal6 wire length = 253.96
phase2. Total Number of Contacts = 20742
phase2. Via VIA12A count = 6639
phase2. Via VIA23 count = 6641
phase2. Via VIA34 count = 7356
phase2. Via VIA45 count = 103
phase2. Via VIA56 count = 3
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  261  Alloctr  263  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  324  Alloctr  330  Proc 7280 

Congestion utilization per direction:
Average vertical track utilization   =  0.30 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.17 %
Peak    horizontal track utilization = 41.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -51  Alloctr  -51  Proc    0 
[GR: Done] Total (MB): Used  276  Alloctr  281  Proc 7280 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used  216  Alloctr  217  Proc    0 
[GR: Done] Total (MB): Used  276  Alloctr  281  Proc 7280 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Global Routing] Total (MB): Used   93  Alloctr   97  Proc 7280 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 32 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Read routes] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Track Assign: Read routes] Total (MB): Used   71  Alloctr   74  Proc 7280 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Assign Vertical partitions, iteration 0
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Number of wires with overlap after iteration 0 = 2092 of 22854


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   72  Alloctr   75  Proc 7280 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Assign Vertical partitions, iteration 1
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   72  Alloctr   76  Proc 7280 

Number of wires with overlap after iteration 1 = 93 of 21936


Wire length and via report:
---------------------------
Number of metal1 wires: 15                : 0
Number of metal2 wires: 6751             VIA12A: 6646
Number of metal3 wires: 9726             VIA23: 6680
Number of metal4 wires: 5381             VIA34: 7799
Number of metal5 wires: 61               VIA45: 106
Number of metal6 wires: 2                VIA56: 3
Total number of wires: 21936             vias: 21234

Total metal1 wire length: 8.2
Total metal2 wire length: 2735.2
Total metal3 wire length: 46969.8
Total metal4 wire length: 42249.7
Total metal5 wire length: 1431.1
Total metal6 wire length: 253.1
Total wire length: 93647.1

Longest metal1 wire length: 0.6
Longest metal2 wire length: 5.9
Longest metal3 wire length: 617.2
Longest metal4 wire length: 394.2
Longest metal5 wire length: 225.1
Longest metal6 wire length: 192.1


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[Track Assign: Done] Stage (MB): Used    8  Alloctr    9  Proc    0 
[Track Assign: Done] Total (MB): Used   66  Alloctr   69  Proc 7280 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Dr init] Total (MB): Used   82  Alloctr   85  Proc 7280 
Total number of nets = 34471, of which 0 are not extracted
Total number of open nets = 34001, of which 0 are frozen
Information: Using 32 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  5074/5625 Partitions, Violations =      0
Routed  5075/5625 Partitions, Violations =      0
Routed  5076/5625 Partitions, Violations =      0
Routed  5077/5625 Partitions, Violations =      0
Routed  5078/5625 Partitions, Violations =      0
Routed  5079/5625 Partitions, Violations =      0
Routed  5080/5625 Partitions, Violations =      0
Routed  5081/5625 Partitions, Violations =      0
Routed  5082/5625 Partitions, Violations =      0
Routed  5083/5625 Partitions, Violations =      0
Routed  5084/5625 Partitions, Violations =      0
Routed  5085/5625 Partitions, Violations =      0
Routed  5086/5625 Partitions, Violations =      0
Routed  5087/5625 Partitions, Violations =      0
Routed  5088/5625 Partitions, Violations =      0
Routed  5089/5625 Partitions, Violations =      0
Routed  5090/5625 Partitions, Violations =      0
Routed  5091/5625 Partitions, Violations =      0
Routed  5092/5625 Partitions, Violations =      0
Routed  5093/5625 Partitions, Violations =      0
Routed  5094/5625 Partitions, Violations =      0
Routed  5095/5625 Partitions, Violations =      0
Routed  5096/5625 Partitions, Violations =      0
Routed  5097/5625 Partitions, Violations =      0
Routed  5098/5625 Partitions, Violations =      0
Routed  5099/5625 Partitions, Violations =      0
Routed  5100/5625 Partitions, Violations =      0
Routed  5101/5625 Partitions, Violations =      0
Routed  5102/5625 Partitions, Violations =      0
Routed  5103/5625 Partitions, Violations =      0
Routed  5104/5625 Partitions, Violations =      0
Routed  5105/5625 Partitions, Violations =      0
Routed  5106/5625 Partitions, Violations =      0
Routed  5107/5625 Partitions, Violations =      0
Routed  5108/5625 Partitions, Violations =      0
Routed  5109/5625 Partitions, Violations =      0
Routed  5110/5625 Partitions, Violations =      0
Routed  5111/5625 Partitions, Violations =      0
Routed  5112/5625 Partitions, Violations =      0
Routed  5113/5625 Partitions, Violations =      0
Routed  5114/5625 Partitions, Violations =      0
Routed  5115/5625 Partitions, Violations =      0
Routed  5116/5625 Partitions, Violations =      0
Routed  5117/5625 Partitions, Violations =      0
Routed  5118/5625 Partitions, Violations =      0
Routed  5119/5625 Partitions, Violations =      0
Routed  5120/5625 Partitions, Violations =      0
Routed  5121/5625 Partitions, Violations =      0
Routed  5122/5625 Partitions, Violations =      0
Routed  5123/5625 Partitions, Violations =      0
Routed  5124/5625 Partitions, Violations =      0
Routed  5126/5625 Partitions, Violations =      0
Routed  5126/5625 Partitions, Violations =      0
Routed  5127/5625 Partitions, Violations =      0
Routed  5128/5625 Partitions, Violations =      0
Routed  5129/5625 Partitions, Violations =      0
Routed  5130/5625 Partitions, Violations =      0
Routed  5131/5625 Partitions, Violations =      0
Routed  5132/5625 Partitions, Violations =      0
Routed  5133/5625 Partitions, Violations =      0
Routed  5134/5625 Partitions, Violations =      0
Routed  5135/5625 Partitions, Violations =      0
Routed  5136/5625 Partitions, Violations =      0
Routed  5137/5625 Partitions, Violations =      0
Routed  5138/5625 Partitions, Violations =      0
Routed  5139/5625 Partitions, Violations =      0
Routed  5140/5625 Partitions, Violations =      0
Routed  5141/5625 Partitions, Violations =      0
Routed  5142/5625 Partitions, Violations =      0
Routed  5143/5625 Partitions, Violations =      0
Routed  5144/5625 Partitions, Violations =      0
Routed  5145/5625 Partitions, Violations =      0
Routed  5146/5625 Partitions, Violations =      0
Routed  5147/5625 Partitions, Violations =      0
Routed  5148/5625 Partitions, Violations =      0
Routed  5149/5625 Partitions, Violations =      0
Routed  5150/5625 Partitions, Violations =      0
Routed  5151/5625 Partitions, Violations =      0
Routed  5152/5625 Partitions, Violations =      0
Routed  5153/5625 Partitions, Violations =      0
Routed  5154/5625 Partitions, Violations =      0
Routed  5155/5625 Partitions, Violations =      0
Routed  5156/5625 Partitions, Violations =      0
Routed  5157/5625 Partitions, Violations =      0
Routed  5158/5625 Partitions, Violations =      0
Routed  5159/5625 Partitions, Violations =      0
Routed  5160/5625 Partitions, Violations =      0
Routed  5161/5625 Partitions, Violations =      0
Routed  5162/5625 Partitions, Violations =      0
Routed  5163/5625 Partitions, Violations =      0
Routed  5164/5625 Partitions, Violations =      0
Routed  5165/5625 Partitions, Violations =      0
Routed  5166/5625 Partitions, Violations =      0
Routed  5167/5625 Partitions, Violations =      0
Routed  5168/5625 Partitions, Violations =      0
Routed  5169/5625 Partitions, Violations =      0
Routed  5170/5625 Partitions, Violations =      0
Routed  5171/5625 Partitions, Violations =      0
Routed  5172/5625 Partitions, Violations =      0
Routed  5173/5625 Partitions, Violations =      0
Routed  5174/5625 Partitions, Violations =      0
Routed  5175/5625 Partitions, Violations =      0
Routed  5176/5625 Partitions, Violations =      0
Routed  5177/5625 Partitions, Violations =      0
Routed  5178/5625 Partitions, Violations =      0
Routed  5179/5625 Partitions, Violations =      0
Routed  5180/5625 Partitions, Violations =      0
Routed  5181/5625 Partitions, Violations =      0
Routed  5182/5625 Partitions, Violations =      0
Routed  5183/5625 Partitions, Violations =      0
Routed  5184/5625 Partitions, Violations =      0
Routed  5185/5625 Partitions, Violations =      0
Routed  5186/5625 Partitions, Violations =      0
Routed  5187/5625 Partitions, Violations =      0
Routed  5188/5625 Partitions, Violations =      0
Routed  5189/5625 Partitions, Violations =      0
Routed  5190/5625 Partitions, Violations =      0
Routed  5191/5625 Partitions, Violations =      0
Routed  5192/5625 Partitions, Violations =      0
Routed  5193/5625 Partitions, Violations =      0
Routed  5194/5625 Partitions, Violations =      0
Routed  5195/5625 Partitions, Violations =      0
Routed  5196/5625 Partitions, Violations =      0
Routed  5197/5625 Partitions, Violations =      0
Routed  5198/5625 Partitions, Violations =      0
Routed  5199/5625 Partitions, Violations =      0
Routed  5200/5625 Partitions, Violations =      0
Routed  5201/5625 Partitions, Violations =      0
Routed  5202/5625 Partitions, Violations =      0
Routed  5203/5625 Partitions, Violations =      0
Routed  5204/5625 Partitions, Violations =      0
Routed  5205/5625 Partitions, Violations =      0
Routed  5206/5625 Partitions, Violations =      0
Routed  5207/5625 Partitions, Violations =      0
Routed  5208/5625 Partitions, Violations =      0
Routed  5209/5625 Partitions, Violations =      0
Routed  5210/5625 Partitions, Violations =      0
Routed  5211/5625 Partitions, Violations =      0
Routed  5212/5625 Partitions, Violations =      0
Routed  5213/5625 Partitions, Violations =      0
Routed  5214/5625 Partitions, Violations =      0
Routed  5215/5625 Partitions, Violations =      0
Routed  5216/5625 Partitions, Violations =      0
Routed  5217/5625 Partitions, Violations =      0
Routed  5218/5625 Partitions, Violations =      0
Routed  5219/5625 Partitions, Violations =      0
Routed  5220/5625 Partitions, Violations =      0
Routed  5221/5625 Partitions, Violations =      0
Routed  5222/5625 Partitions, Violations =      0
Routed  5223/5625 Partitions, Violations =      0
Routed  5224/5625 Partitions, Violations =      0
Routed  5225/5625 Partitions, Violations =      0
Routed  5226/5625 Partitions, Violations =      0
Routed  5227/5625 Partitions, Violations =      0
Routed  5228/5625 Partitions, Violations =      0
Routed  5229/5625 Partitions, Violations =      0
Routed  5230/5625 Partitions, Violations =      0
Routed  5231/5625 Partitions, Violations =      0
Routed  5232/5625 Partitions, Violations =      0
Routed  5233/5625 Partitions, Violations =      0
Routed  5234/5625 Partitions, Violations =      0
Routed  5235/5625 Partitions, Violations =      0
Routed  5236/5625 Partitions, Violations =      0
Routed  5237/5625 Partitions, Violations =      0
Routed  5238/5625 Partitions, Violations =      0
Routed  5239/5625 Partitions, Violations =      0
Routed  5240/5625 Partitions, Violations =      0
Routed  5241/5625 Partitions, Violations =      0
Routed  5242/5625 Partitions, Violations =      0
Routed  5243/5625 Partitions, Violations =      0
Routed  5244/5625 Partitions, Violations =      0
Routed  5245/5625 Partitions, Violations =      0
Routed  5246/5625 Partitions, Violations =      0
Routed  5247/5625 Partitions, Violations =      0
Routed  5248/5625 Partitions, Violations =      0
Routed  5249/5625 Partitions, Violations =      0
Routed  5250/5625 Partitions, Violations =      0
Routed  5251/5625 Partitions, Violations =      0
Routed  5252/5625 Partitions, Violations =      0
Routed  5253/5625 Partitions, Violations =      0
Routed  5254/5625 Partitions, Violations =      0
Routed  5255/5625 Partitions, Violations =      0
Routed  5256/5625 Partitions, Violations =      0
Routed  5257/5625 Partitions, Violations =      0
Routed  5258/5625 Partitions, Violations =      0
Routed  5259/5625 Partitions, Violations =      0
Routed  5260/5625 Partitions, Violations =      0
Routed  5261/5625 Partitions, Violations =      0
Routed  5264/5625 Partitions, Violations =      0
Routed  5292/5625 Partitions, Violations =      0
Routed  5320/5625 Partitions, Violations =      0
Routed  5348/5625 Partitions, Violations =      0
Routed  5376/5625 Partitions, Violations =      0
Routed  5404/5625 Partitions, Violations =      0
Routed  5432/5625 Partitions, Violations =      0
Routed  5460/5625 Partitions, Violations =      0
Routed  5488/5625 Partitions, Violations =      0
Routed  5516/5625 Partitions, Violations =      0
Routed  5544/5625 Partitions, Violations =      0
Routed  5572/5625 Partitions, Violations =      0
Routed  5600/5625 Partitions, Violations =      0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:15 usr=0:00:14 total=0:00:29
[Iter 0] Stage (MB): Used   42  Alloctr   42  Proc 2078 
[Iter 0] Total (MB): Used  108  Alloctr  112  Proc 9358 

End DR iteration 0 with 5625 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:15 usr=0:00:14 total=0:00:29
[DR] Stage (MB): Used    7  Alloctr    8  Proc 2078 
[DR] Total (MB): Used   74  Alloctr   77  Proc 9358 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:15 usr=0:00:14 total=0:00:29
[DR: Done] Stage (MB): Used    7  Alloctr    8  Proc 2078 
[DR: Done] Total (MB): Used   74  Alloctr   77  Proc 9358 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    90790 micron
Total Number of Contacts =             21119
Total Number of Wires =                13682
Total Number of PtConns =              10
Total Number of Routed Wires =       13682
Total Routed Wire Length =           90787 micron
Total Number of Routed Contacts =       21119
        Layer   metal1 :          2 micron
        Layer   metal2 :       1088 micron
        Layer   metal3 :      45857 micron
        Layer   metal4 :      42166 micron
        Layer   metal5 :       1430 micron
        Layer   metal6 :        246 micron
        Via      VIA56 :          3
        Via      VIA45 :        104
        Via      VIA34 :       7700
        Via      VIA23 :       6672
        Via     VIA12A :       6640

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 21119 vias)
 
    Layer via        =  0.00% (0      / 6640    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6640    vias)
    Layer via2       =  0.00% (0      / 6672    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6672    vias)
    Layer via3       =  0.00% (0      / 7700    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7700    vias)
    Layer via4       =  0.00% (0      / 104     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (104     vias)
    Layer via5       =  0.00% (0      / 3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3       vias)
 
  Total double via conversion rate    =  0.00% (0 / 21119 vias)
 
    Layer via        =  0.00% (0      / 6640    vias)
    Layer via2       =  0.00% (0      / 6672    vias)
    Layer via3       =  0.00% (0      / 7700    vias)
    Layer via4       =  0.00% (0      / 104     vias)
    Layer via5       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 21119 vias)
 
    Layer via        =  0.00% (0      / 6640    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6640    vias)
    Layer via2       =  0.00% (0      / 6672    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6672    vias)
    Layer via3       =  0.00% (0      / 7700    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7700    vias)
    Layer via4       =  0.00% (0      / 104     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (104     vias)
    Layer via5       =  0.00% (0      / 3       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3       vias)
 

Total number of nets = 34471
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block top are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2024-01-08 22:52:38 / Session: 0.20 hr / Command: 0.04 hr / Memory: 4144 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2024-01-08 22:52:38 / Session: 0.20 hr / Command: 0.04 hr / Memory: 4144 MB (FLW-8100)

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2024-01-08 22:52:38 / Session: 0.20 hr / Command: 0.04 hr / Memory: 4144 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design top has 34468 nets, 0 global routed, 70 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Warning: Net 'sram_clk' is not fully connected and will be estimated. (NEX-021)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254885 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217588 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197734 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34466, routed nets = 69, across physical hierarchy nets = 0, parasitics cached nets = 34466, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:  4673 s (  1.30 hr )  ELAPSE:   710 s (  0.20 hr )  MEM-PEAK:  4143 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed 0 routing shapes from 45831 signal nets.

Clock-opt timing update complete          CPU:  4673 s (  1.30 hr )  ELAPSE:   711 s (  0.20 hr )  MEM-PEAK:  4143 MB
INFO: Propagating Switching Activities
Information: Doing activity propagation for mode 'Mfunc' and corner 'max' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario Mfunc:max (POW-052)
Scenario Mfunc:max, iteration 1: expecting at least 5
Scenario Mfunc:max, iteration 2: expecting at least 6
Scenario Mfunc:max, iteration 3: expecting at least 7
Scenario Mfunc:max, iteration 4: expecting at least 7
Scenario Mfunc:max, iteration 5: expecting at least 7
Scenario Mfunc:max, iteration 6: expecting at least 7
Scenario Mfunc:max, iteration 7: expecting at least 7
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: Mfunc:max
2: Mfunc:min

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: cpu_clk
8: axi_clk
9: rom_clk
10: dram_clk
11: pwm_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1128     0.7140     26   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.2791     0.2791      1   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2791     0.9930   0.9930     27   0.0000     0.0000      0       68  4179.3232       69 1319766272
    2   *        -          -        -      -   0.0000     0.0000      0       68  2084.8081       69          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.2791     0.9930   0.9930     27   0.0000     0.0000      0       68  4179.3232       69 1319766272   6921030.00      32887
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.2791     0.9930   0.9930     27   0.0000     0.0000      0       68       69 1319766272   6921030.00      32887
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 32 threads
Clock-opt initialization complete         CPU:  4706 s (  1.31 hr )  ELAPSE:   719 s (  0.20 hr )  MEM-PEAK:  4143 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Total 0.5900 seconds to load 32881 cell instances into cellmap
Moveable cells: 32816; Application fixed cells: 65; Macro cells: 0; User fixed cells: 0
0 out of 34399 data nets is detail routed, 70 out of 70 clock nets are detail routed and total 34469 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 5.2014, cell height 5.0400, cell area 26.2148 for total 32881 placed and application fixed cells


Clock-opt optimization Phase 21 Iter  1         0.96        0.96      0.27       136    6921030.00  1319766272.00       32887              0.20      4143
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Total 0.5600 seconds to load 32881 cell instances into cellmap
Moveable cells: 32816; Application fixed cells: 65; Macro cells: 0; User fixed cells: 0
0 out of 34399 data nets is detail routed, 70 out of 70 clock nets are detail routed and total 34469 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 5.2014, cell height 5.0400, cell area 26.2148 for total 32881 placed and application fixed cells
Clock-opt optimization Phase 22 Iter  1         0.96        0.96      0.27       136    6921030.00  1319766272.00       32887              0.20      4143
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Total 0.5500 seconds to load 32881 cell instances into cellmap
Moveable cells: 32816; Application fixed cells: 65; Macro cells: 0; User fixed cells: 0
0 out of 34399 data nets is detail routed, 70 out of 70 clock nets are detail routed and total 34469 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 5.2014, cell height 5.0400, cell area 26.2148 for total 32881 placed and application fixed cells
Clock-opt optimization Phase 22 Iter  2         0.96        0.96      0.27       136    6921030.00  1319766272.00       32887              0.20      4143
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Clock-opt optimization Phase 22 Iter  3         0.96        0.96      0.27       136    6921030.00  1319766272.00       32887              0.20      4143
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Clock-opt optimization Phase 22 Iter  4         0.96        0.96      0.27       136    6921030.00  1319766272.00       32887              0.20      4143
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped

Clock-opt optimization Phase 23 Iter  1         0.95        0.95      0.27       136    6921042.50  1319767040.00       32888              0.20      4143

CCL: Total Usage Adjustment : 1
INFO: Derive row count 186 from GR congestion map (745/4)
INFO: Derive col count 186 from GR congestion map (744/4)
Convert timing mode ...
Clock-opt optimization Phase 24 Iter  1         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Clock-opt optimization Phase 24 Iter  2         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Clock-opt optimization Phase 24 Iter  3         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Clock-opt optimization Phase 24 Iter  4         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Clock-opt optimization Phase 24 Iter  5         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter  6         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Clock-opt optimization Phase 24 Iter  7         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Clock-opt optimization Phase 24 Iter  8         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Clock-opt optimization Phase 24 Iter  9         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Clock-opt optimization Phase 24 Iter 10         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Clock-opt optimization Phase 24 Iter 11         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Clock-opt optimization Phase 24 Iter 12         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Clock-opt optimization Phase 24 Iter 13         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Clock-opt optimization Phase 24 Iter 14         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Clock-opt optimization Phase 24 Iter 15         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Clock-opt optimization Phase 24 Iter 16         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Clock-opt optimization Phase 24 Iter 17         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Clock-opt optimization Phase 24 Iter 18         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Clock-opt optimization Phase 24 Iter 19         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.20      4143
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Clock-opt optimization Phase 24 Iter 20         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.21      4143
Clock-opt optimization Phase 24 Iter 21         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.21      4143
Clock-opt optimization Phase 24 Iter 22         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.21      4143
Clock-opt optimization Phase 24 Iter 23         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.21      4143
Clock-opt optimization Phase 24 Iter 24         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.21      4143
Clock-opt optimization Phase 24 Iter 25         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.21      4143
Clock-opt optimization Phase 24 Iter 26         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.21      4143
Clock-opt optimization Phase 24 Iter 27         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.21      4143
Clock-opt optimization Phase 24 Iter 28         0.95        0.95      0.27       136    6919870.50  1319637376.00       32888              0.21      4143

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.27       135    6921608.00  1319739648.00       33017              0.21      4143
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value '-1' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value '-1' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Total 0.5800 seconds to load 33158 cell instances into cellmap
Moveable cells: 33093; Application fixed cells: 65; Macro cells: 0; User fixed cells: 0
0 out of 36495 data nets is detail routed, 70 out of 70 clock nets are detail routed and total 36565 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 5.0732, cell height 5.0400, cell area 25.5689 for total 33158 placed and application fixed cells
Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.27       135    6906874.50  1318526720.00       33164              0.22      4143

Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.27       135    6902787.50  1318186112.00       32859              0.22      4143
Clock-opt optimization Phase 27 Iter  2         0.00        0.00      0.27       135    6902787.50  1318186112.00       32859              0.22      4143


Clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.27       135    6897291.00  1317544576.00       32859              0.22      4143
Clock-opt optimization Phase 29 Iter  2         0.00        0.00      0.27       135    6897291.00  1317544576.00       32859              0.22      4143
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 29 Iter  3         0.00        0.00      0.27       135    6897291.00  1317544576.00       32859              0.22      4143
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Clock-opt optimization Phase 29 Iter  4         0.00        0.00      0.27       135    6897291.00  1317544576.00       32859              0.22      4143
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Clock-opt optimization Phase 29 Iter  5         0.00        0.00      0.27       135    6897291.00  1317544576.00       32859              0.22      4143
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Warning: Port DRAM_CSn does not have valid locaiton, buffert-tree root U9/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port DRAM_A[7] does not have valid locaiton, buffert-tree root DRAM/U373/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_enable does not have valid locaiton, buffert-tree root U10/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port DRAM_A[6] does not have valid locaiton, buffert-tree root DRAM/U370/O skipped
Warning: Port DRAM_A[9] does not have valid locaiton, buffert-tree root DRAM/U379/O skipped
Warning: Port DRAM_A[3] does not have valid locaiton, buffert-tree root DRAM/U312/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port DRAM_A[2] does not have valid locaiton, buffert-tree root DRAM/U309/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_A[4] does not have valid locaiton, buffert-tree root DRAM/U315/O skipped
Warning: Port DRAM_CASn does not have valid locaiton, buffert-tree root DRAM/U190/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port DRAM_A[8] does not have valid locaiton, buffert-tree root DRAM/U376/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port ROM_read does not have valid locaiton, buffert-tree root ROM/U118/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port DRAM_A[5] does not have valid locaiton, buffert-tree root DRAM/U348/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[0] does not have valid locaiton, buffert-tree root DRAM/U303/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port DRAM_A[1] does not have valid locaiton, buffert-tree root DRAM/U306/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_D[17] does not have valid locaiton, buffert-tree root DRAM/U286/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[0] does not have valid locaiton, buffert-tree root DRAM/U386/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_WEn[1] does not have valid locaiton, buffert-tree root DRAM/U387/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_D[14] does not have valid locaiton, buffert-tree root DRAM/U283/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_WEn[2] does not have valid locaiton, buffert-tree root DRAM/U388/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_D[16] does not have valid locaiton, buffert-tree root DRAM/U285/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_WEn[3] does not have valid locaiton, buffert-tree root DRAM/U389/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[10] does not have valid locaiton, buffert-tree root DRAM/U279/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[18] does not have valid locaiton, buffert-tree root DRAM/U287/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[15] does not have valid locaiton, buffert-tree root DRAM/U284/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[13] does not have valid locaiton, buffert-tree root DRAM/U282/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[11] does not have valid locaiton, buffert-tree root DRAM/U280/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[19] does not have valid locaiton, buffert-tree root DRAM/U288/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[20] does not have valid locaiton, buffert-tree root DRAM/U289/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[24] does not have valid locaiton, buffert-tree root DRAM/U293/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[22] does not have valid locaiton, buffert-tree root DRAM/U291/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[5] does not have valid locaiton, buffert-tree root DRAM/U274/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[21] does not have valid locaiton, buffert-tree root DRAM/U290/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[25] does not have valid locaiton, buffert-tree root DRAM/U294/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[8] does not have valid locaiton, buffert-tree root DRAM/U277/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[12] does not have valid locaiton, buffert-tree root DRAM/U281/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[23] does not have valid locaiton, buffert-tree root DRAM/U292/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[31] does not have valid locaiton, buffert-tree root DRAM/U300/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[28] does not have valid locaiton, buffert-tree root DRAM/U297/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[7] does not have valid locaiton, buffert-tree root DRAM/U276/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[27] does not have valid locaiton, buffert-tree root DRAM/U296/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[9] does not have valid locaiton, buffert-tree root DRAM/U278/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[6] does not have valid locaiton, buffert-tree root DRAM/U275/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[3] does not have valid locaiton, buffert-tree root DRAM/U272/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[29] does not have valid locaiton, buffert-tree root DRAM/U298/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[30] does not have valid locaiton, buffert-tree root DRAM/U299/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[26] does not have valid locaiton, buffert-tree root DRAM/U295/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[1] does not have valid locaiton, buffert-tree root DRAM/U270/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[0] does not have valid locaiton, buffert-tree root DRAM/U269/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[2] does not have valid locaiton, buffert-tree root DRAM/U271/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped
Warning: Port DRAM_D[4] does not have valid locaiton, buffert-tree root DRAM/U273/O skipped

Clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.27       135    6898406.50  1317672320.00       32874              0.22      4143
Clock-opt optimization Phase 30 Iter  2         0.00        0.00      0.27       135    6898406.50  1317672320.00       32874              0.22      4143
Clock-opt optimization Phase 30 Iter  3         0.00        0.00      0.27       135    6898406.50  1317672320.00       32874              0.22      4143
Clock-opt optimization Phase 30 Iter  4         0.00        0.00      0.27       135    6898406.50  1317672320.00       32874              0.22      4143



Clock-opt optimization Phase 33 Iter  1         0.00        0.00      0.27       135    6898406.50  1317672320.00       32874              0.22      4143
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Current block utilization is '0.22120', effective utilization is '0.22247'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.22120', effective utilization is '0.22247'. (OPT-055)
chip utilization before DTDP: 0.22

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.fix_hard_macros                            :        false               

Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Snapped 32803 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9582 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Turn off antenna since no rule is specified
Warning: Cannot find a default contact code for layer contact. (ZRT-022)
Warning: Ignore 405 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (via) needs more than one tracks
Warning: Layer metal1 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.580. (ZRT-026)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 8.90 outside the layer range.
Warning: Standard cell pin AOI13HS/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin DFCLRBN/LD has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUF1S/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin MXL2HS/OB has no valid via regions. (ZRT-044)
Warning: Standard cell pin XOR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin ND3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin OR2B1/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XNR2H/O has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:01 usr=0:00:26 total=0:00:27
[End of Read DB] Stage (MB): Used   56  Alloctr   59  Proc   32 
[End of Read DB] Total (MB): Used   63  Alloctr   67  Proc 9614 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Reducing number of threads in GR to 16
numPartCol 2 numPartRow 2 numCol 384 numRow 384
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Design statistics:
Design Bounding Box (0.00,0.00,3752.70,3750.00)
Number of routing layers = 6
layer metal1, dir Hor, min width = 0.24, min space = 0.24 pitch = 0.56
layer metal2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal5, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal6, dir Ver, min width = 1.2, min space = 1 pitch = 2.4
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   69  Alloctr   73  Proc 9614 
Net statistics:
Total number of nets     = 34297
Number of nets to route  = 33686
Number of single or zero port nets = 400
Number of nets with min-layer-mode soft = 145
Number of nets with min-layer-mode soft-cost-low = 145
211 nets are fully connected,
 of which 211 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   17  Alloctr   19  Proc    0 
[End of Build All Nets] Total (MB): Used   87  Alloctr   93  Proc 9614 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Average gCell capacity  4.07     on layer (1)    metal1
Average gCell capacity  4.42     on layer (2)    metal2
Average gCell capacity  5.03     on layer (3)    metal3
Average gCell capacity  4.16     on layer (4)    metal4
Average gCell capacity  6.21     on layer (5)    metal5
Average gCell capacity  2.10     on layer (6)    metal6
Average number of tracks per gCell 8.99  on layer (1)    metal1
Average number of tracks per gCell 8.14  on layer (2)    metal2
Average number of tracks per gCell 8.99  on layer (3)    metal3
Average number of tracks per gCell 8.14  on layer (4)    metal4
Average number of tracks per gCell 8.99  on layer (5)    metal5
Average number of tracks per gCell 2.10  on layer (6)    metal6
Number of gCells = 3325680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   62  Alloctr   63  Proc    0 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  156  Proc 9614 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Net Count 33686, Total HPWL 2285258 microns
HPWL   0 ~  100 microns: Net Count    28622     Total HPWL     689165 microns
HPWL 100 ~  200 microns: Net Count     2324     Total HPWL     333746 microns
HPWL 200 ~  300 microns: Net Count      995     Total HPWL     243366 microns
HPWL 300 ~  400 microns: Net Count      565     Total HPWL     198291 microns
HPWL 400 ~  500 microns: Net Count      307     Total HPWL     136240 microns
HPWL 500 ~  600 microns: Net Count      238     Total HPWL     129730 microns
HPWL 600 ~  700 microns: Net Count      179     Total HPWL     115418 microns
HPWL 700 ~  800 microns: Net Count      107     Total HPWL      79931 microns
HPWL 800 ~  900 microns: Net Count      129     Total HPWL     110245 microns
HPWL 900 ~ 1000 microns: Net Count       39     Total HPWL      37026 microns
HPWL     > 1000 microns: Net Count      181     Total HPWL     212095 microns
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   87  Alloctr   90  Proc    0 
[End of Build Data] Total (MB): Used  151  Alloctr  157  Proc 9614 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  255  Alloctr  261  Proc 9614 
Information: Using 16 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
numPartCol 2 numPartRow 2 numCol 384 numRow 384
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:02
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:02 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Initial Routing] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Initial Routing] Total (MB): Used  275  Alloctr  282  Proc 9614 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Initial. Routing result:
Initial. Both Dirs: Overflow =  3295 Max = 11 GRCs =  4222 (0.38%)
Initial. H routing: Overflow =   295 Max =  4 (GRCs =  3) GRCs =   274 (0.05%)
Initial. V routing: Overflow =  2999 Max = 11 (GRCs =  2) GRCs =  3948 (0.71%)
Initial. metal1     Overflow =    42 Max =  2 (GRCs =  4) GRCs =    47 (0.01%)
Initial. metal2     Overflow =  2511 Max = 11 (GRCs =  2) GRCs =  2395 (0.43%)
Initial. metal3     Overflow =   252 Max =  4 (GRCs =  3) GRCs =   227 (0.04%)
Initial. metal4     Overflow =   188 Max =  3 (GRCs =  1) GRCs =   221 (0.04%)
Initial. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =   300 Max =  2 (GRCs =  2) GRCs =  1332 (0.24%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   534 Max =  4 GRCs =  1578 (0.33%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =   534 Max =  4 (GRCs =  1) GRCs =  1578 (0.65%)
Initial. metal1     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =   140 Max =  4 (GRCs =  1) GRCs =   136 (0.06%)
Initial. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =    94 Max =  3 (GRCs =  1) GRCs =   111 (0.05%)
Initial. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =   299 Max =  2 (GRCs =  2) GRCs =  1331 (0.55%)

Initial. Total Wire Length = 2355477.74
Initial. Layer metal1 wire length = 30360.86
Initial. Layer metal2 wire length = 611585.70
Initial. Layer metal3 wire length = 790798.75
Initial. Layer metal4 wire length = 518617.58
Initial. Layer metal5 wire length = 302436.36
Initial. Layer metal6 wire length = 101678.49
Initial. Total Number of Contacts = 219733
Initial. Via VIA12A count = 108168
Initial. Via VIA23 count = 95903
Initial. Via VIA34 count = 11874
Initial. Via VIA45 count = 2984
Initial. Via VIA56 count = 804
Initial. completed.

Start GR phase 1
Mon Jan  8 22:54:18 2024
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:00
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  275  Alloctr  282  Proc 9614 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
phase1. Routing result:
phase1. Both Dirs: Overflow =   530 Max = 9 GRCs =   489 (0.04%)
phase1. H routing: Overflow =    36 Max = 2 (GRCs =  5) GRCs =    46 (0.01%)
phase1. V routing: Overflow =   494 Max = 9 (GRCs =  1) GRCs =   443 (0.08%)
phase1. metal1     Overflow =    30 Max = 2 (GRCs =  3) GRCs =    42 (0.01%)
phase1. metal2     Overflow =   494 Max = 9 (GRCs =  1) GRCs =   443 (0.08%)
phase1. metal3     Overflow =     6 Max = 2 (GRCs =  2) GRCs =     4 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2364943.95
phase1. Layer metal1 wire length = 31302.47
phase1. Layer metal2 wire length = 583573.30
phase1. Layer metal3 wire length = 785046.04
phase1. Layer metal4 wire length = 547647.31
phase1. Layer metal5 wire length = 315156.94
phase1. Layer metal6 wire length = 102217.89
phase1. Total Number of Contacts = 222724
phase1. Via VIA12A count = 108224
phase1. Via VIA23 count = 96554
phase1. Via VIA34 count = 13597
phase1. Via VIA45 count = 3427
phase1. Via VIA56 count = 922
phase1. completed.
Total number of nets with coarse-to-detailed routing failures: 0
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:12 total=0:00:13
[End of Whole Chip Routing] Stage (MB): Used  211  Alloctr  214  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  275  Alloctr  282  Proc 9614 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)

Congestion utilization per direction:
Average vertical track utilization   =  6.06 %
Peak    vertical track utilization   = 181.82 %
Average horizontal track utilization =  3.47 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -52  Alloctr  -52  Proc    0 
[GR: Done] Total (MB): Used  225  Alloctr  231  Proc 9614 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:08 
[GR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:39 total=0:00:41
[GR: Done] Stage (MB): Used  218  Alloctr  224  Proc   32 
[GR: Done] Total (MB): Used  225  Alloctr  231  Proc 9614 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:08 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:39 total=0:00:42
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 9614 
Using per-layer congestion maps for congestion reduction.
Coarse placer is using floating point demand from GR.
Information: 38.03% of design has horizontal routing density above target_routing_density of 0.80.
Information: 43.41% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 32 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 49.1% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.25 to 0.28. (PLACE-030)
ORB: timingScenario Mfunc:max timingCorner max
INFO: Using corner max for worst leakage corner
ORB: Nominal = 0.1916233  Design MT = inf  Target = 1.0009487 (5.224 nominal)  MaxRC = 0.405296
Information: Doing activity propagation for mode 'Mfunc' and corner 'max' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario Mfunc:max (POW-052)
Scenario Mfunc:max, iteration 1: expecting at least 5
Scenario Mfunc:max, iteration 2: expecting at least 6
Scenario Mfunc:max, iteration 3: expecting at least 7
Scenario Mfunc:max, iteration 4: expecting at least 7
Scenario Mfunc:max, iteration 5: expecting at least 7
Scenario Mfunc:max, iteration 6: expecting at least 7
Scenario Mfunc:max, iteration 7: expecting at least 7

Warning: a large fraction of the nets have zero toggle rate (73.5937%)

****** eLpp weights (with caps)
Number of nets: 34291, of which 34221 non-clock nets
Number of nets with 0 toggle rate: 25236
Max toggle rate = 0.2, average toggle rate = 0.000553453
Max non-clock toggle rate = 0.0499948
eLpp weight range = (0, 36.2435)
*** 1986 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 34291
Amt power = 0.1
Non-default weight range: (0.9, 4.52435)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=Mfunc:max
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 32 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.79183e+10
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0:28 
Moved 26265 out of 32858 cells, ratio = 0.799349
Total displacement = 185775.890625(um)
Max displacement = 308.113098(um), CPU_wrapper/L1C_inst1/U401 (2905.860107, 1736.400024, 2) => (2900.079102, 1434.067627, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      1.47(um)
  0 ~  20% cells displacement <=      2.33(um)
  0 ~  30% cells displacement <=      3.14(um)
  0 ~  40% cells displacement <=      4.01(um)
  0 ~  50% cells displacement <=      4.97(um)
  0 ~  60% cells displacement <=      6.11(um)
  0 ~  70% cells displacement <=      7.60(um)
  0 ~  80% cells displacement <=      9.88(um)
  0 ~  90% cells displacement <=     13.57(um)
  0 ~ 100% cells displacement <=    308.11(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design top has 34293 nets, 0 global routed, 70 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Warning: Net 'sram_clk' is not fully connected and will be estimated. (NEX-021)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254905 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217581 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197728 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34291, routed nets = 69, across physical hierarchy nets = 0, parasitics cached nets = 34291, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 33 Iter  2         0.00        0.00      0.27       135    6898406.50  1317672320.00       32874              0.23      4143
INFO: total number of constant pins: 0
Clock-opt optimization Phase 33 Iter  3         0.00        0.00      0.27       135    6898406.50  1317672320.00       32874              0.23      4143
Clock-opt optimization Phase 33 Iter  4         0.00        0.00      0.27       135    6898406.50  1317672320.00       32874              0.23      4143
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Total 0.5900 seconds to load 32868 cell instances into cellmap, 26280 cells are off site row
Moveable cells: 32803; Application fixed cells: 65; Macro cells: 0; User fixed cells: 0
0 out of 36205 data nets is detail routed, 70 out of 70 clock nets are detail routed and total 36275 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 5.0668, cell height 5.0400, cell area 25.5369 for total 32868 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer metal1: cached 71 shapes out of 2074 total shapes.
Layer metal2: cached 8 shapes out of 859 total shapes.
Cached 75224 vias out of 164419 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 194 ref cells (13 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
   9.931e+06        32868        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (3 sec)
Legalization complete (5 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32868
number of references:               194
number of site rows:                625
number of locations attempted:   743458
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       32803 (267904 total sites)
avg row height over cells:        5.040 um
rms cell displacement:            1.020 um ( 0.20 row height)
rms weighted cell displacement:   1.020 um ( 0.20 row height)
max cell displacement:            6.488 um ( 1.29 row height)
avg cell displacement:            0.642 um ( 0.13 row height)
avg weighted cell displacement:   0.642 um ( 0.13 row height)
number of cells moved:            26313
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: CPU_wrapper/CPU2/ALU0/mult_108/U3234 (INV1S)
  Input location: (2298.86,437.527)
  Legal location: (2298.88,431.04)
  Displacement:   6.488 um ( 1.29 row height)
Cell: CPU_wrapper/CPU2/LH_LB_shift1/U147 (INV1S)
  Input location: (2819.28,978.692)
  Legal location: (2814.1,975.36)
  Displacement:   6.155 um ( 1.22 row height)
Cell: CPU_wrapper/CPU2/ID_EXE/U283 (INV1S)
  Input location: (2531.31,1089.08)
  Legal location: (2536.96,1091.28)
  Displacement:   6.067 um ( 1.20 row height)
Cell: CPU_wrapper/CPU2/ALU0/mult_108/U4459 (INV1S)
  Input location: (2366.69,397.827)
  Legal location: (2361.5,395.76)
  Displacement:   5.588 um ( 1.11 row height)
Cell: axi_duv_bridge/r_m5/U323 (INV1S)
  Input location: (2517.63,2275.54)
  Legal location: (2517.74,2270.64)
  Displacement:   4.904 um ( 0.97 row height)
Cell: CPU_wrapper/CPU2/ID_EXE/U88 (INV1S)
  Input location: (2630.97,1055.94)
  Legal location: (2626.24,1056)
  Displacement:   4.733 um ( 0.94 row height)
Cell: DM1/U139 (INV1S)
  Input location: (1730.57,1877.2)
  Legal location: (1730.34,1872.48)
  Displacement:   4.723 um ( 0.94 row height)
Cell: axi_duv_bridge/w_m4/U48 (INV1S)
  Input location: (2550.31,2023.18)
  Legal location: (2549.98,2018.64)
  Displacement:   4.553 um ( 0.90 row height)
Cell: axi_duv_bridge/r_s1/U330 (INV1S)
  Input location: (2540.44,1770.85)
  Legal location: (2538.82,1766.64)
  Displacement:   4.512 um ( 0.90 row height)
Cell: sensor_ctrl/sensor_ctrl/U543 (INV1S)
  Input location: (2893.43,1997.77)
  Legal location: (2894.7,1993.44)
  Displacement:   4.509 um ( 0.89 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 7 
Moved 26297 out of 32858 cells, ratio = 0.800323
Total displacement = 34853.289062(um)
Max displacement = 8.507200(um), CPU_wrapper/CPU2/LH_LB_shift1/U147 (2820.515625, 978.691589, 6) => (2815.340088, 980.400024, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.31(um)
  0 ~  20% cells displacement <=      0.50(um)
  0 ~  30% cells displacement <=      0.71(um)
  0 ~  40% cells displacement <=      0.95(um)
  0 ~  50% cells displacement <=      1.21(um)
  0 ~  60% cells displacement <=      1.50(um)
  0 ~  70% cells displacement <=      1.81(um)
  0 ~  80% cells displacement <=      2.14(um)
  0 ~  90% cells displacement <=      2.48(um)
  0 ~ 100% cells displacement <=      8.51(um)
Information: The net parasitics of block top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design top has 34293 nets, 0 global routed, 70 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Warning: Net 'sram_clk' is not fully connected and will be estimated. (NEX-021)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254905 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217581 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197728 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34291, routed nets = 69, across physical hierarchy nets = 0, parasitics cached nets = 34291, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data


Clock-opt optimization Phase 35 Iter  1         0.54        0.54      0.27       155    6898406.50  1317678720.00       32874              0.23      4143
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Total 0.6400 seconds to load 32868 cell instances into cellmap
Moveable cells: 32803; Application fixed cells: 65; Macro cells: 0; User fixed cells: 0
0 out of 36201 data nets is detail routed, 70 out of 70 clock nets are detail routed and total 36271 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 5.0668, cell height 5.0400, cell area 25.5369 for total 32868 placed and application fixed cells

Clock-opt optimization Phase 36 Iter  1         0.54        0.54      0.27       155    6898344.00  1317673984.00       32870              0.23      4143

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2024-01-08 22:54:54 / Session: 0.23 hr / Command: 0.08 hr / Memory: 4144 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Clock-opt optimization complete                 0.54        0.54      0.27       155    6898344.00  1317673984.00       32870              0.23      4143
Co-efficient Ratio Summary:
4.193421629891  6.578038168298  2.479639272735  7.744189240401  0.485050000353  3.179565833784  5.567214754587  2.894450187461  6.565338149187  9.017933405874  441.333722493398  6.935053985160  7.815574108527
4.420834136029  1.811560485254  9.922502693882  6.462397706413  8.237022122693  8.718402961931  4.242940666909  6.875274796466  1.318489251765  4.657875222478  894.455823522191  1.943139960963  7.344698642700
1.484438837586  4.500644498218  2.060531682121  4.588424696212  2.011679507759  6.784739677862  2.430567170402  3.879777300032  8.450365802810  1.115129614701  318.262534120513  5.104262827835  1.391446818372
5.190997357189  6.408244571228  9.731622702847  4.385366666981  9.999761759148  7.347087763210  6.393266767907  8.063322783131  4.288047019104  5.817924223007  365.229654662700  3.324773504504  9.471202739281
7.363161398525  4.405441002100  6.611012747185  8.965545707466  5.306356248788  0.882078268572  5.367847591334  1.826354090279  2.637726098236  5.283406261425  417.612023076652  9.781280474022  4.953791356796
6.215027570618  5.626119813446  1.036181472312  1.071581675365  7.767486041822  1.079584562469  7.562041727387  1.193921160867  3.380650488682  3.459472458902  530.202580839499  4.071814154902  0.689292624445
2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.460719326522  4.824446379456  7.350487070545  1.168271601288  902.600079585109  9.987720083733  6.171705426838
9.467726393427  1.699695316377  5.299466551926  0.909796797955  5.807261369931  1.313977635100  7.217096252547  5.159470976900  6.493639925035  0.170316335135  942.485283469582  6.322986342434  9.386470135021
6.216918334867  2.142422516034  1.156782193385  3.519143328035  6.161286693802  2.019569284260  3.132585844502  4.802557163135  9.359938285864  7.563457101280  543.213378012653  0.697323004177  6.034531018338
7.246508181381  5.773718837786  7.311254818661  0.105505086714  9.412422542123  0.531661090076  2.727011233081  0.717841056074  7.110305417461  4.364048227646  890.660966524216  9.979804551199  9.892150000508
2.026250777593  0.301791956736  4.116962776618  3.414185055375  1.556509437909  8.936029136702  6.425459020209  2.084645778471  4.951584370433  7.340479071274  852.397685592074  0.636537391463  7.131229152498
4.361330914927  8.619745262451  6.103190275323  4.529564940725  9.547726936300  8.696336740310  3.784709364151  5.702747933615  6.476493716419  6.650529856592  239.601758496473  8.829821064638  3.248594904193
4.216051556573  0.381737302474  6.392872777749  1.875404110485  0.500003533179  5.658337845567  2.147545872894  4.543870316565  9.212976416263  9.375054643104  701.773897786343  9.191911407812  3.967386974420
8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789960461318  0.723092203727  8.793220687635  922.663893911351  0.959286087341  4.102733401484
4.388138404864  6.444037502613  5.316976634131  4.229962422011  6.795077596784  7.396778622430  5.671704023879  7.715006128450  9.589503734455  1.237143912873  099.735816335512  1.288446001398  2.684368625190
9.973334436407  2.445867609730  6.227173894384  3.649669919999  7.617591487347  0.877632106393  2.667679078063  3.269837114288  6.301676666891  9.283236972343  660.876074603732  6.384764149478  0.243577717363
1.613985254404  4.410021006610  0.127471858964  5.457074765306  3.562487880882  0.782685725367  8.475913341826  3.540908592637  7.260780126267  4.062610153867  594.560113129199  1.453469324950  5.139742866215
0.275706185625  1.198134461035  1.814723121070  5.816753757767  4.860418221079  5.845624697562  0.417273871193  9.211604373380  6.504293167078  4.724585924093  499.141526994489  7.790389670686  0.142421852200
0.104051691908  5.345907689218  7.041709512090  5.900067543546  6.092308426814  2.690055883460  7.193265224824  4.463790267350  4.870112795787  2.716018788717  474.038083099395  6.859677986178  5.270445789467
7.263765211698  6.953270745298  4.665626230908  7.940979655807  2.613699311313  9.776351007217  0.962525475159  4.741765706493  2.220344454799  3.104357258115  227.329827826730  8.412264999383  2.927537616216
9.183179612141  4.225277311155  7.821040823518  1.416280456161  2.866938022019  5.692842603132  5.858445024802  5.513637059359  5.213942741182  4.512018704123  508.275358530005  2.889881326031  3.536360787246
5.081644850670  7.188484880808  2.548293633692  5.033861949412  4.225421230531  6.610900762727  0.112330810717  8.452567047110  9.985268766135  0.423274767697  074.150014169387  7.694351549899  9.726282482026
2.507546855208  7.919614267603  9.627813086901  1.833557551556  5.094379098936  0.291367026425  4.590202092084  6.499781014951  1.774081869111  4.731710047214  340.572792740044  4.910254287138  0.416701384361
3.309910193516  7.452798259690  1.902827977016  5.623401059547  7.269363008696  3.367403103784  7.093641515702  7.411333456476  6.944653268421  5.239563221087  511.975252138238  9.029970783245  3.164228934216
0.515565785288  7.373024749889  8.727777494362  4.040108650500  0.035331795658  3.378455672147  5.458728944543  8.746162959212  1.786707461146  0.587439346708  130.096151839509  8.195802523964  0.855921208341
1.238318110501  9.079699278513  0.832464676447  0.641386170221  2.269387184029  6.193142429406  6.690968752789  9.646610480723  2.944553860564  2.247874658918  243.976401910369  6.675107814109  4.273291844388

Clock-opt final QoR
___________________
Scenario Mapping Table
1: Mfunc:max
2: Mfunc:min

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: cpu_clk
8: axi_clk
9: rom_clk
10: dram_clk
11: pwm_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0591     0.5360     48   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0591     0.5360   0.5360     48   0.0000     0.0000      0       67  4173.8286       69 1317673984
    2   *        -          -        -      -   0.0000     0.0000      0       73  2082.4788       83          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0591     0.5360   0.5360     48   0.0000     0.0000      0       73  4173.9287       83 1317673984   6898344.00      32870
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0591     0.5360   0.5360     48   0.0000     0.0000      0       73       83 1317673984   6898344.00      32870

Clock-opt command complete                CPU:  5996 s (  1.67 hr )  ELAPSE:   846 s (  0.24 hr )  MEM-PEAK:  4143 MB
Clock-opt command statistics  CPU=1324 sec (0.37 hr) ELAPSED=136 sec (0.04 hr) MEM-PEAK=4.046 GB
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Dynamic Scenario ASR Mode:  2
Global-route-opt command begin                   CPU:  5997 s (  1.67 hr )  ELAPSE:   846 s (  0.24 hr )  MEM-PEAK:  4143 MB

Global-route-opt timing update complete          CPU:  5997 s (  1.67 hr )  ELAPSE:   846 s (  0.24 hr )  MEM-PEAK:  4143 MB
INFO: Propagating Switching Activities
Information: Doing activity propagation for mode 'Mfunc' and corner 'max' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario Mfunc:max (POW-052)
Scenario Mfunc:max, iteration 1: expecting at least 5
Scenario Mfunc:max, iteration 2: expecting at least 6
Scenario Mfunc:max, iteration 3: expecting at least 7
Scenario Mfunc:max, iteration 4: expecting at least 7
Scenario Mfunc:max, iteration 5: expecting at least 7
Scenario Mfunc:max, iteration 6: expecting at least 7
Scenario Mfunc:max, iteration 7: expecting at least 7
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: Mfunc:max
2: Mfunc:min

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: cpu_clk
8: axi_clk
9: rom_clk
10: dram_clk
11: pwm_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0591     0.5360     48   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0591     0.5360   0.5360     48   0.0000     0.0000      0       67  4173.8286       69 1317673984
    2   *        -          -        -      -   0.0000     0.0000      0       73  2082.4788       83          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0591     0.5360   0.5360     48   0.0000     0.0000      0       73  4173.9287       83 1317673984   6898344.00      32870        628       4324
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.0591     0.5360   0.5360     48   0.0000     0.0000      0       73       83 1317673984   6898344.00      32870
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 32 threads
Global-route-opt initialization complete         CPU:  6038 s (  1.68 hr )  ELAPSE:   855 s (  0.24 hr )  MEM-PEAK:  4143 MB
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Total 0.5800 seconds to load 32864 cell instances into cellmap
Moveable cells: 32799; Application fixed cells: 65; Macro cells: 0; User fixed cells: 0
0 out of 34221 data nets is detail routed, 70 out of 70 clock nets are detail routed and total 34291 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 5.0671, cell height 5.0400, cell area 25.5381 for total 32864 placed and application fixed cells
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
APS-MCMM: Hold scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.6200 1.9800
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.6200 1.9800
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.6200 1.9800
Default Voltage Area = DEFAULT_VA
Blocked VAs: 

Global-route-opt optimization Phase 1 Iter  1          0.80        0.80      0.00      1095    6898344.00  1317673984.00       32870              0.24      4143
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9358 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                

Begin global routing.
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Turn off antenna since no rule is specified
Warning: Cannot find a default contact code for layer contact. (ZRT-022)
Warning: Ignore 405 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (via) needs more than one tracks
Warning: Layer metal1 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.580. (ZRT-026)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 8.90 outside the layer range.
Warning: Standard cell pin DFCLRBN/LD has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUF1S/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HS/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin MXL2HS/OB has no valid via regions. (ZRT-044)
Warning: Standard cell pin ND3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin OR2B1/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XOR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XNR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HP/O has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:01 usr=0:00:24 total=0:00:26
[End of Read DB] Stage (MB): Used   56  Alloctr   58  Proc    0 
[End of Read DB] Total (MB): Used   63  Alloctr   66  Proc 9358 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Reducing number of threads in GR to 16
numPartCol 2 numPartRow 2 numCol 384 numRow 384
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Design statistics:
Design Bounding Box (0.00,0.00,3752.70,3750.00)
Number of routing layers = 6
layer metal1, dir Hor, min width = 0.24, min space = 0.24 pitch = 0.56
layer metal2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal5, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal6, dir Ver, min width = 1.2, min space = 1 pitch = 2.4
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   70  Alloctr   73  Proc 9358 
Net statistics:
Total number of nets     = 34293
Number of nets to route  = 33841
Number of single or zero port nets = 399
Number of nets with min-layer-mode soft = 145
Number of nets with min-layer-mode soft-cost-low = 145
19 nets are partially connected,
 of which 19 are detail routed and 0 are global routed.
53 nets are fully connected,
 of which 53 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   17  Alloctr   19  Proc    0 
[End of Build All Nets] Total (MB): Used   87  Alloctr   92  Proc 9358 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Average gCell capacity  4.03     on layer (1)    metal1
Average gCell capacity  4.42     on layer (2)    metal2
Average gCell capacity  5.03     on layer (3)    metal3
Average gCell capacity  4.16     on layer (4)    metal4
Average gCell capacity  6.21     on layer (5)    metal5
Average gCell capacity  2.10     on layer (6)    metal6
Average number of tracks per gCell 8.99  on layer (1)    metal1
Average number of tracks per gCell 8.14  on layer (2)    metal2
Average number of tracks per gCell 8.99  on layer (3)    metal3
Average number of tracks per gCell 8.14  on layer (4)    metal4
Average number of tracks per gCell 8.99  on layer (5)    metal5
Average number of tracks per gCell 2.10  on layer (6)    metal6
Number of gCells = 3325680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   62  Alloctr   63  Proc    0 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  156  Proc 9358 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Net Count 33841, Total HPWL 2278998 microns
HPWL   0 ~  100 microns: Net Count    28830     Total HPWL     694841 microns
HPWL 100 ~  200 microns: Net Count     2298     Total HPWL     329220 microns
HPWL 200 ~  300 microns: Net Count      954     Total HPWL     232558 microns
HPWL 300 ~  400 microns: Net Count      567     Total HPWL     198123 microns
HPWL 400 ~  500 microns: Net Count      326     Total HPWL     145030 microns
HPWL 500 ~  600 microns: Net Count      237     Total HPWL     129408 microns
HPWL 600 ~  700 microns: Net Count      176     Total HPWL     112868 microns
HPWL 700 ~  800 microns: Net Count      104     Total HPWL      78135 microns
HPWL 800 ~  900 microns: Net Count      133     Total HPWL     113730 microns
HPWL 900 ~ 1000 microns: Net Count       35     Total HPWL      33365 microns
HPWL     > 1000 microns: Net Count      181     Total HPWL     211716 microns
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   88  Alloctr   90  Proc    0 
[End of Build Data] Total (MB): Used  151  Alloctr  157  Proc 9358 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  327  Alloctr  333  Proc 9358 
Information: Using 16 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 2 numPartRow 2 numCol 384 numRow 384
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:02
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:02 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Initial Routing] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Initial Routing] Total (MB): Used  347  Alloctr  354  Proc 9358 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Initial. Routing result:
Initial. Both Dirs: Overflow =  2170 Max = 5 GRCs =  3588 (0.32%)
Initial. H routing: Overflow =   269 Max = 2 (GRCs =    5) GRCs =   393 (0.07%)
Initial. V routing: Overflow =  1901 Max = 5 (GRCs =    1) GRCs =  3195 (0.58%)
Initial. metal1     Overflow =   154 Max = 1 (GRCs =  270) GRCs =   270 (0.05%)
Initial. metal2     Overflow =  1512 Max = 5 (GRCs =    1) GRCs =  1960 (0.35%)
Initial. metal3     Overflow =   114 Max = 2 (GRCs =    5) GRCs =   122 (0.02%)
Initial. metal4     Overflow =   145 Max = 2 (GRCs =   19) GRCs =   168 (0.03%)
Initial. metal5     Overflow =     0 Max = 1 (GRCs =    1) GRCs =     1 (0.00%)
Initial. metal6     Overflow =   244 Max = 1 (GRCs = 1067) GRCs =  1067 (0.19%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   401 Max =  3 GRCs =  1273 (0.26%)
Initial. H routing: Overflow =     0 Max =  1 (GRCs =    2) GRCs =     2 (0.00%)
Initial. V routing: Overflow =   400 Max =  3 (GRCs =    4) GRCs =  1271 (0.52%)
Initial. metal1     Overflow =     0 Max =  1 (GRCs =    1) GRCs =     1 (0.00%)
Initial. metal2     Overflow =    86 Max =  3 (GRCs =    4) GRCs =   121 (0.05%)
Initial. metal3     Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =    71 Max =  2 (GRCs =   16) GRCs =    84 (0.03%)
Initial. metal5     Overflow =     0 Max =  1 (GRCs =    1) GRCs =     1 (0.00%)
Initial. metal6     Overflow =   243 Max =  1 (GRCs = 1066) GRCs =  1066 (0.44%)

Initial. Total Wire Length = 2343515.96
Initial. Layer metal1 wire length = 26671.47
Initial. Layer metal2 wire length = 595805.77
Initial. Layer metal3 wire length = 788775.97
Initial. Layer metal4 wire length = 543096.53
Initial. Layer metal5 wire length = 296009.56
Initial. Layer metal6 wire length = 93156.66
Initial. Total Number of Contacts = 222684
Initial. Via VIA12A count = 110739
Initial. Via VIA23 count = 97336
Initial. Via VIA34 count = 11148
Initial. Via VIA45 count = 2812
Initial. Via VIA56 count = 649
Initial. completed.

Start GR phase 1
Mon Jan  8 22:55:12 2024
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  349  Alloctr  355  Proc 9358 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
phase1. Routing result:
phase1. Both Dirs: Overflow =   860 Max = 5 GRCs =  1353 (0.12%)
phase1. H routing: Overflow =   139 Max = 1 (GRCs = 257) GRCs =   257 (0.05%)
phase1. V routing: Overflow =   720 Max = 5 (GRCs =   1) GRCs =  1096 (0.20%)
phase1. metal1     Overflow =   139 Max = 1 (GRCs = 257) GRCs =   257 (0.05%)
phase1. metal2     Overflow =   653 Max = 5 (GRCs =   1) GRCs =   796 (0.14%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     1 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =    65 Max = 1 (GRCs = 297) GRCs =   297 (0.05%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    73 Max =  1 GRCs =   321 (0.07%)
phase1. H routing: Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. V routing: Overflow =    72 Max =  1 (GRCs = 320) GRCs =   320 (0.13%)
phase1. metal1     Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. metal2     Overflow =     6 Max =  1 (GRCs =  21) GRCs =    21 (0.01%)
phase1. metal3     Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     1 Max =  1 (GRCs =   2) GRCs =     2 (0.00%)
phase1. metal5     Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =    65 Max =  1 (GRCs = 297) GRCs =   297 (0.12%)

phase1. Total Wire Length = 2350784.66
phase1. Layer metal1 wire length = 26648.44
phase1. Layer metal2 wire length = 565619.93
phase1. Layer metal3 wire length = 788931.74
phase1. Layer metal4 wire length = 572970.45
phase1. Layer metal5 wire length = 302791.46
phase1. Layer metal6 wire length = 93822.64
phase1. Total Number of Contacts = 225038
phase1. Via VIA12A count = 110755
phase1. Via VIA23 count = 97931
phase1. Via VIA34 count = 12667
phase1. Via VIA45 count = 2978
phase1. Via VIA56 count = 707
phase1. completed.

Start GR phase 2
Mon Jan  8 22:55:13 2024
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of Phase2 Routing] Total (MB): Used  347  Alloctr  353  Proc 9358 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
phase2. Routing result:
phase2. Both Dirs: Overflow =   185 Max = 2 GRCs =   340 (0.03%)
phase2. H routing: Overflow =   129 Max = 1 (GRCs = 241) GRCs =   241 (0.04%)
phase2. V routing: Overflow =    56 Max = 2 (GRCs =  10) GRCs =    99 (0.02%)
phase2. metal1     Overflow =   129 Max = 1 (GRCs = 241) GRCs =   241 (0.04%)
phase2. metal2     Overflow =    56 Max = 2 (GRCs =  10) GRCs =    99 (0.02%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2352459.26
phase2. Layer metal1 wire length = 26782.17
phase2. Layer metal2 wire length = 565463.36
phase2. Layer metal3 wire length = 789448.41
phase2. Layer metal4 wire length = 573427.09
phase2. Layer metal5 wire length = 303759.44
phase2. Layer metal6 wire length = 93578.79
phase2. Total Number of Contacts = 225194
phase2. Via VIA12A count = 110756
phase2. Via VIA23 count = 98002
phase2. Via VIA34 count = 12727
phase2. Via VIA45 count = 2992
phase2. Via VIA56 count = 717
phase2. completed.

Start GR phase 3
Mon Jan  8 22:55:14 2024
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  347  Alloctr  353  Proc 9358 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
phase3. Routing result:
phase3. Both Dirs: Overflow =   185 Max = 2 GRCs =   340 (0.03%)
phase3. H routing: Overflow =   129 Max = 1 (GRCs = 241) GRCs =   241 (0.04%)
phase3. V routing: Overflow =    56 Max = 2 (GRCs =  10) GRCs =    99 (0.02%)
phase3. metal1     Overflow =   129 Max = 1 (GRCs = 241) GRCs =   241 (0.04%)
phase3. metal2     Overflow =    56 Max = 2 (GRCs =  10) GRCs =    99 (0.02%)
phase3. metal3     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. metal4     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. metal5     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  1 GRCs =     1 (0.00%)
phase3. H routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal1     Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 2352459.26
phase3. Layer metal1 wire length = 26782.17
phase3. Layer metal2 wire length = 565498.64
phase3. Layer metal3 wire length = 789448.41
phase3. Layer metal4 wire length = 573391.81
phase3. Layer metal5 wire length = 303759.44
phase3. Layer metal6 wire length = 93578.79
phase3. Total Number of Contacts = 225190
phase3. Via VIA12A count = 110756
phase3. Via VIA23 count = 98000
phase3. Via VIA34 count = 12725
phase3. Via VIA45 count = 2992
phase3. Via VIA56 count = 717
phase3. completed.
Total number of nets with coarse-to-detailed routing failures: 0
[End of Whole Chip Routing] Elapsed real time: 0:00:07 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:16 total=0:00:18
[End of Whole Chip Routing] Stage (MB): Used  284  Alloctr  287  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  347  Alloctr  353  Proc 9358 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)

Congestion utilization per direction:
Average vertical track utilization   =  6.09 %
Peak    vertical track utilization   = 114.29 %
Average horizontal track utilization =  3.45 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -52  Alloctr  -52  Proc    0 
[GR: Done] Total (MB): Used  297  Alloctr  303  Proc 9358 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:09 
[GR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:00:41 total=0:00:45
[GR: Done] Stage (MB): Used  290  Alloctr  295  Proc    0 
[GR: Done] Total (MB): Used  297  Alloctr  303  Proc 9358 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:10 
[End of Global Routing] Elapsed cpu  time: sys=0:00:03 usr=0:00:42 total=0:00:46
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 9358 
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design top has 34290 nets, 33830 global routed, 62 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.737255
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254905 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217581 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197728 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34288, routed nets = 33892, across physical hierarchy nets = 0, parasitics cached nets = 34288, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: Mfunc:max
2: Mfunc:min

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: cpu_clk
9: axi_clk
10: rom_clk
11: dram_clk
12: pwm_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0212     0.0728      5   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.1346     0.4187      6
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
    2  12        -          -      -   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0212     0.0728   0.0728      5   0.0000     0.0000      0       70  4174.7319       69 1317673984
    2   *        -          -        -      -   0.1346     0.4187      6       93  2085.0281      102          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0212     0.0728   0.0728      5   0.1346     0.4187      6       95  4177.1929      102 1317673984   6898344.00      32870        628       4324
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.0212     0.0728   0.0728      5   0.1346     0.4187      6       95      102 1317673984   6898344.00      32870

Global-route-opt Global-routing complete         CPU:  6198 s (  1.72 hr )  ELAPSE:   872 s (  0.24 hr )  MEM-PEAK:  4143 MB

Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Turn off antenna since no rule is specified
Warning: Cannot find a default contact code for layer contact. (ZRT-022)
Warning: Ignore 405 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (via) needs more than one tracks
Warning: Layer metal1 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.580. (ZRT-026)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 8.90 outside the layer range.
Warning: Standard cell pin DFCLRBN/LD has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HS/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUF1S/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin MXL2HS/OB has no valid via regions. (ZRT-044)
Warning: Standard cell pin ND3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XOR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XNR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin OR2B1/O has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
Loading timing information to the router ...
Design  Scenario Mfunc:max (Mode Mfunc Corner max)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Average gCell capacity  4.03     on layer (1)    metal1
Average gCell capacity  4.42     on layer (2)    metal2
Average gCell capacity  5.03     on layer (3)    metal3
Average gCell capacity  4.16     on layer (4)    metal4
Average gCell capacity  6.21     on layer (5)    metal5
Average gCell capacity  2.10     on layer (6)    metal6
Average number of tracks per gCell 8.99  on layer (1)    metal1
Average number of tracks per gCell 8.14  on layer (2)    metal2
Average number of tracks per gCell 8.99  on layer (3)    metal3
Average number of tracks per gCell 8.14  on layer (4)    metal4
Average number of tracks per gCell 8.99  on layer (5)    metal5
Average number of tracks per gCell 2.10  on layer (6)    metal6
Number of gCells = 3325680
Created 32 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 1: startup 
rtapi Thread-server 6: startup 
Mgr Thread-server 1: Ctor 
rtapi Thread-server 23: startup 
rtapi Thread-server 28: startup 
rtapi Thread-server 22: startup 
rtapi Thread-server 26: startup 
rtapi Thread-server 29: startup 
rtapi Thread-server 10: startup 
rtapi Thread-server 21: startup 
rtapi Thread-server 11: startup 
rtapi Thread-server 8: startup 
rtapi Thread-server 31: startup 
rtapi Thread-server 14: startup 
rtapi Thread-server 24: startup 
rtapi Thread-server 25: startup 
rtapi Thread-server 30: startup 
rtapi Thread-server 4: startup 
rtapi Thread-server 16: startup 
rtapi Thread-server 7: startup 
rtapi Thread-server 0: startup 
rtapi Thread-server 3: startup 
rtapi Thread-server 19: startup 
rtapi Thread-server 20: startup 
rtapi Thread-server 12: startup 
rtapi Thread-server 2: startup 
rtapi Thread-server 17: startup 
rtapi Thread-server 27: startup 
rtapi Thread-server 9: startup 
rtapi Thread-server 15: startup 
rtapi Thread-server 13: startup 
rtapi Thread-server 18: startup 
rtapi Thread-server 5: startup 
Mgr Thread-server 6: Ctor 
Mgr Thread-server 23: Ctor 
Mgr Thread-server 28: Ctor 
Mgr Thread-server 22: Ctor 
Mgr Thread-server 26: Ctor 
Mgr Thread-server 29: Ctor 
Mgr Thread-server 10: Ctor 
Mgr Thread-server 21: Ctor 
Mgr Thread-server 11: Ctor 
Mgr Thread-server 8: Ctor 
Mgr Thread-server 31: Ctor 
Mgr Thread-server 14: Ctor 
Mgr Thread-server 24: Ctor 
Mgr Thread-server 25: Ctor 
Mgr Thread-server 30: Ctor 
Mgr Thread-server 4: Ctor 
Mgr Thread-server 16: Ctor 
Mgr Thread-server 7: Ctor 
Mgr Thread-server 0: Ctor 
Mgr Thread-server 3: Ctor 
Mgr Thread-server 19: Ctor 
Mgr Thread-server 20: Ctor 
Mgr Thread-server 12: Ctor 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 17: Ctor 
Mgr Thread-server 27: Ctor 
Mgr Thread-server 9: Ctor 
Mgr Thread-server 15: Ctor 
Mgr Thread-server 13: Ctor 
Mgr Thread-server 18: Ctor 
Mgr Thread-server 5: Ctor 
Core Area = 50 X 50 ()
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.


Global-route-opt optimization Phase 4 Iter  1          0.11        0.11      0.42      1384    6898344.00  1317673984.00       32870              0.24      4143

Global-route-opt optimization Phase 5 Iter  1          0.11        0.11      0.42      1384    6898344.00  1317673984.00       32870              0.24      4143

Global-route-opt optimization Phase 6 Iter  1          0.11        0.11      0.42      1384    6890953.50  1316922752.00       32870              0.25      4143
Global-route-opt optimization Phase 6 Iter  2          0.11        0.11      0.42      1384    6890953.50  1316922752.00       32870              0.25      4143
Global-route-opt optimization Phase 6 Iter  3          0.11        0.11      0.42      1384    6890953.50  1316922752.00       32870              0.25      4143
Global-route-opt optimization Phase 6 Iter  4          0.11        0.11      0.42      1384    6890953.50  1316922752.00       32870              0.25      4143

Global-route-opt optimization Phase 7 Iter  1          0.11        0.11      0.42       968    6891950.50  1317055360.00       32941              0.25      4143
Global-route-opt optimization Phase 7 Iter  2          0.11        0.11      0.42       968    6891950.50  1317055360.00       32941              0.25      4143
Global-route-opt optimization Phase 7 Iter  3          0.11        0.11      0.42       968    6891950.50  1317055360.00       32941              0.25      4143
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 7 Iter  4          0.11        0.11      0.42       968    6891950.50  1317055360.00       32941              0.25      4143
Global-route-opt optimization Phase 7 Iter  5          0.11        0.11      0.42       968    6891950.50  1317055360.00       32941              0.25      4143
Global-route-opt optimization Phase 7 Iter  6          0.11        0.11      0.42       968    6891950.50  1317055360.00       32941              0.25      4143
Global-route-opt optimization Phase 7 Iter  7          0.11        0.11      0.42       968    6891950.50  1317055360.00       32941              0.25      4143
Global-route-opt optimization Phase 7 Iter  8          0.11        0.11      0.42       968    6891950.50  1317055360.00       32941              0.25      4143
Global-route-opt optimization Phase 7 Iter  9          0.11        0.11      0.42       968    6891950.50  1317055360.00       32941              0.25      4143
Global-route-opt optimization Phase 7 Iter 10          0.11        0.11      0.42       968    6891950.50  1317055360.00       32941              0.25      4143
Global-route-opt optimization Phase 7 Iter 11          0.11        0.11      0.42       968    6891950.50  1317055360.00       32941              0.25      4143
Global-route-opt optimization Phase 7 Iter 12          0.11        0.11      0.42       968    6891950.50  1317055360.00       32941              0.25      4143
Global-route-opt optimization Phase 7 Iter 13          0.11        0.11      0.42       968    6891950.50  1317055360.00       32941              0.25      4143

Global-route-opt optimization Phase 8 Iter  1          0.11        0.11      0.42       953    6897081.50  1317587200.00       32941              0.25      4143
Core Area = 50 X 50 ()
Layer name: metal1, Mask name: metal1, Layer number: 46
Layer name: metal2, Mask name: metal2, Layer number: 48
Layer name: metal3, Mask name: metal3, Layer number: 50
Layer name: metal4, Mask name: metal4, Layer number: 52
Layer name: metal5, Mask name: metal5, Layer number: 54
Layer name: metal6, Mask name: metal6, Layer number: 56
Global-route-opt optimization Phase 8 Iter  2          0.11        0.11      0.42       953    6897081.50  1317587200.00       32941              0.25      4143


Global-route-opt optimization Phase 10 Iter  1         0.04        0.04      0.42       953    6897531.50  1317638912.00       32944              0.25      4143
Information: CTS will work on the following scenarios. (CTS-101)
   Mfunc:max    (Mode: Mfunc; Corner: max)
   Mfunc:min    (Mode: Mfunc; Corner: min)
Information: CTS will work on all clocks in active scenarios, including 5 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   fsa0m_a_generic_core_c/BUF1
   fsa0m_a_generic_core_c/BUF12CK
   fsa0m_a_generic_core_c/BUF1CK
   fsa0m_a_generic_core_c/BUF1S
   fsa0m_a_generic_core_c/BUF2
   fsa0m_a_generic_core_c/BUF2CK
   fsa0m_a_generic_core_c/BUF3
   fsa0m_a_generic_core_c/BUF3CK
   fsa0m_a_generic_core_c/BUF4
   fsa0m_a_generic_core_c/BUF4CK
   fsa0m_a_generic_core_c/BUF6
   fsa0m_a_generic_core_c/BUF6CK
   fsa0m_a_generic_core_c/BUF8
   fsa0m_a_generic_core_c/BUF8CK
   fsa0m_a_generic_core_c/DELA
   fsa0m_a_generic_core_c/DELB
   fsa0m_a_generic_core_c/DELC
   fsa0m_a_generic_core_c/INV1
   fsa0m_a_generic_core_c/INV12
   fsa0m_a_generic_core_c/INV12CK
   fsa0m_a_generic_core_c/INV1CK
   fsa0m_a_generic_core_c/INV1S
   fsa0m_a_generic_core_c/INV2
   fsa0m_a_generic_core_c/INV2CK
   fsa0m_a_generic_core_c/INV3
   fsa0m_a_generic_core_c/INV3CK
   fsa0m_a_generic_core_c/INV4
   fsa0m_a_generic_core_c/INV4CK
   fsa0m_a_generic_core_c/INV6
   fsa0m_a_generic_core_c/INV6CK
   fsa0m_a_generic_core_c/INV8
   fsa0m_a_generic_core_c/INV8CK

ICG reference list:
   fsa0m_a_generic_core_c/GCKETF
   fsa0m_a_generic_core_c/GCKETN
   fsa0m_a_generic_core_c/GCKETP
   fsa0m_a_generic_core_c/GCKETT


register reference list:
   fsa0m_a_generic_core_c/DBFRBN
   fsa0m_a_generic_core_c/DBFRSBN
   fsa0m_a_generic_core_c/DBHRBN
   fsa0m_a_generic_core_c/DBHRBS
   fsa0m_a_generic_core_c/DBZRBN
   fsa0m_a_generic_core_c/DBZRSBN
   fsa0m_a_generic_core_c/DFCLRBN
   fsa0m_a_generic_core_c/DFCRBN
   fsa0m_a_generic_core_c/DFFN
   fsa0m_a_generic_core_c/DFFP
   fsa0m_a_generic_core_c/DFFS
   fsa0m_a_generic_core_c/DFFRBN
   fsa0m_a_generic_core_c/DFFRBP
   fsa0m_a_generic_core_c/DFFRBS
   fsa0m_a_generic_core_c/DFFRBT
   fsa0m_a_generic_core_c/DFFRSBN
   fsa0m_a_generic_core_c/DFFSBN
   fsa0m_a_generic_core_c/DFTRBN
   fsa0m_a_generic_core_c/DFTRBS
   fsa0m_a_generic_core_c/DFZCLRBN
   fsa0m_a_generic_core_c/DFZCRBN
   fsa0m_a_generic_core_c/DFZN
   fsa0m_a_generic_core_c/DFZP
   fsa0m_a_generic_core_c/DFZS
   fsa0m_a_generic_core_c/DFZRBN
   fsa0m_a_generic_core_c/DFZRBP
   fsa0m_a_generic_core_c/DFZRBS
   fsa0m_a_generic_core_c/DFZRBT
   fsa0m_a_generic_core_c/DFZRSBN
   fsa0m_a_generic_core_c/DFZSBN
   fsa0m_a_generic_core_c/DFZTRBN
   fsa0m_a_generic_core_c/DFZTRBS
   fsa0m_a_generic_core_c/DLHN
   fsa0m_a_generic_core_c/DLHP
   fsa0m_a_generic_core_c/DLHS
   fsa0m_a_generic_core_c/DLHRBN
   fsa0m_a_generic_core_c/DLHRBP
   fsa0m_a_generic_core_c/DLHRBS
   fsa0m_a_generic_core_c/JKFN
   fsa0m_a_generic_core_c/JKFRBN
   fsa0m_a_generic_core_c/JKFRBP
   fsa0m_a_generic_core_c/JKZN
   fsa0m_a_generic_core_c/JKZRBN
   fsa0m_a_generic_core_c/JKZRBP
   fsa0m_a_generic_core_c/QDBHN
   fsa0m_a_generic_core_c/QDBHS
   fsa0m_a_generic_core_c/QDFFN
   fsa0m_a_generic_core_c/QDFFP
   fsa0m_a_generic_core_c/QDFFS
   fsa0m_a_generic_core_c/QDFFRBN
   fsa0m_a_generic_core_c/QDFFRBP
   fsa0m_a_generic_core_c/QDFFRBS
   fsa0m_a_generic_core_c/QDFFRBT
   fsa0m_a_generic_core_c/QDFFRSBN
   fsa0m_a_generic_core_c/QDFZN
   fsa0m_a_generic_core_c/QDFZP
   fsa0m_a_generic_core_c/QDFZS
   fsa0m_a_generic_core_c/QDFZRBN
   fsa0m_a_generic_core_c/QDFZRBP
   fsa0m_a_generic_core_c/QDFZRBS
   fsa0m_a_generic_core_c/QDFZRBT
   fsa0m_a_generic_core_c/QDFZRSBN
   fsa0m_a_generic_core_c/QDLHN
   fsa0m_a_generic_core_c/QDLHP
   fsa0m_a_generic_core_c/QDLHS
   fsa0m_a_generic_core_c/QDLHRBN
   fsa0m_a_generic_core_c/QDLHRBP
   fsa0m_a_generic_core_c/QDLHRBS
   fsa0m_a_generic_core_c/QDLHSN
   fsa0m_a_generic_core_c/RAM2
   fsa0m_a_generic_core_c/RAM2S
   fsa0m_a_generic_core_c/RAM3
   fsa0m_a_generic_core_c/RAM3S
   fsa0m_a_generic_core_c/RAM5
   fsa0m_a_generic_core_c/RAM5S

Information: 'max' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.599082, elapsed 0.295229, speed up 2.029211.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 32 threads
CTSSC route status detected: clock (VR 0, GR 59, DR 13790), data (VR 472, GR 169416, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer metal1: cached 71 shapes out of 30798 total shapes.
Layer metal2: cached 8 shapes out of 68849 total shapes.
Cached 75224 vias out of 389800 total vias.
Number of Site types in the design = 1
Total power = 189.004318, Leakage = 1.317639, Internal = 181.264786, Switching = 6.421887

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.007343, TNS = -0.025932, NVP = 6
 Design (hold) WNHS = -0.134649, TNHS = -0.418732, NHVP = 6

    Scenario Mfunc:max  WNS = -0.007343, TNS = -0.025932, NVP = 6
    Scenario Mfunc:min  WNHS = -0.134649, TNHS = -0.418732, NHVP = 6
    Scenario Mfunc:max
       Path Group cpu_clk  WNS = -0.007343, TNS = -0.025932, NVP = 6
       Path Group axi_clk  WNS = 16.008944, TNS = 0.000000, NVP = 0
       Path Group dram_clk  WNS = 23.310837, TNS = 0.000000, NVP = 0
       Path Group pwm_clk  WNS = 30.686157, TNS = 0.000000, NVP = 0
       Path Group rom_clk  WNS = 45.112968, TNS = 0.000000, NVP = 0
    Scenario Mfunc:max
    Scenario Mfunc:min
       Path Group pwm_clk  WNHS = -0.134649, TNHS = -0.418732, NHVP = 6
       Path Group axi_clk  WNHS = 0.125410, TNHS = 0.000000, NHVP = 0
       Path Group cpu_clk  WNHS = 0.136147, TNHS = 0.000000, NHVP = 0
       Path Group dram_clk  WNHS = 0.153838, TNHS = 0.000000, NHVP = 0
       Path Group rom_clk  WNHS = 0.163603, TNHS = 0.000000, NHVP = 0
       Path Group **in2reg_default**  WNHS = 0.286029, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.007, TNS = -0.026, NVP = 6, UNWEIGHTED_TNS = -0.026, WNHS = -0.135, TNHS = -0.419, NHVP = 6, UNWEIGHTED_TNHS = -0.419
CCD-QoR: Area: Clock Repeater Area (count) = 2199.86 (65), Clock std Cell Area (count) = 2199.86 (65), Flop Area (count) = 6427920.88 (6514), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 189.004318, Leakage = 1.317639, Internal = 181.264786, Switching = 6.421887

CCD: Before drc optimization


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9988

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.007343, TNS = -0.025932, NVP = 6
 Design (hold) WNHS = -0.134649, TNHS = -0.418732, NHVP = 6

    Scenario Mfunc:max  WNS = -0.007343, TNS = -0.025932, NVP = 6
    Scenario Mfunc:min  WNHS = -0.134649, TNHS = -0.418732, NHVP = 6
    Scenario Mfunc:max
       Path Group cpu_clk  WNS = -0.007343, TNS = -0.025932, NVP = 6
       Path Group axi_clk  WNS = 16.008944, TNS = 0.000000, NVP = 0
       Path Group dram_clk  WNS = 23.310837, TNS = 0.000000, NVP = 0
       Path Group pwm_clk  WNS = 30.686157, TNS = 0.000000, NVP = 0
       Path Group rom_clk  WNS = 45.112968, TNS = 0.000000, NVP = 0
    Scenario Mfunc:max
    Scenario Mfunc:min
       Path Group pwm_clk  WNHS = -0.134649, TNHS = -0.418732, NHVP = 6
       Path Group axi_clk  WNHS = 0.125410, TNHS = 0.000000, NHVP = 0
       Path Group cpu_clk  WNHS = 0.136147, TNHS = 0.000000, NHVP = 0
       Path Group dram_clk  WNHS = 0.153838, TNHS = 0.000000, NHVP = 0
       Path Group rom_clk  WNHS = 0.163603, TNHS = 0.000000, NHVP = 0
       Path Group **in2reg_default**  WNHS = 0.286029, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.007, TNS = -0.026, NVP = 6, UNWEIGHTED_TNS = -0.026, WNHS = -0.135, TNHS = -0.419, NHVP = 6, UNWEIGHTED_TNHS = -0.419
CCD-QoR: Area: Clock Repeater Area (count) = 2199.86 (65), Clock std Cell Area (count) = 2199.86 (65), Flop Area (count) = 6427920.88 (6514), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 189.004318, Leakage = 1.317639, Internal = 181.264786, Switching = 6.421887


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.7762

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.007343, TNS = -0.025932, NVP = 6
 Design (hold) WNHS = -0.134649, TNHS = -0.418732, NHVP = 6

    Scenario Mfunc:max  WNS = -0.007343, TNS = -0.025932, NVP = 6
    Scenario Mfunc:min  WNHS = -0.134649, TNHS = -0.418732, NHVP = 6
    Scenario Mfunc:max
       Path Group cpu_clk  WNS = -0.007343, TNS = -0.025932, NVP = 6
       Path Group axi_clk  WNS = 16.008944, TNS = 0.000000, NVP = 0
       Path Group dram_clk  WNS = 23.310837, TNS = 0.000000, NVP = 0
       Path Group pwm_clk  WNS = 30.686157, TNS = 0.000000, NVP = 0
       Path Group rom_clk  WNS = 45.112968, TNS = 0.000000, NVP = 0
    Scenario Mfunc:max
    Scenario Mfunc:min
       Path Group pwm_clk  WNHS = -0.134649, TNHS = -0.418732, NHVP = 6
       Path Group axi_clk  WNHS = 0.125410, TNHS = 0.000000, NHVP = 0
       Path Group cpu_clk  WNHS = 0.136147, TNHS = 0.000000, NHVP = 0
       Path Group dram_clk  WNHS = 0.153838, TNHS = 0.000000, NHVP = 0
       Path Group rom_clk  WNHS = 0.163603, TNHS = 0.000000, NHVP = 0
       Path Group **in2reg_default**  WNHS = 0.286029, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.007, TNS = -0.026, NVP = 6, UNWEIGHTED_TNS = -0.026, WNHS = -0.135, TNHS = -0.419, NHVP = 6, UNWEIGHTED_TNHS = -0.419
CCD-QoR: Area: Clock Repeater Area (count) = 2199.86 (65), Clock std Cell Area (count) = 2199.86 (65), Flop Area (count) = 6427920.88 (6514), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 189.004318, Leakage = 1.317639, Internal = 181.264786, Switching = 6.421887
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 9.121686, elapsed 1.533876, speed up 5.946821.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 11 Iter  1         0.04        0.04      0.42       953    6897531.50  1317638912.00       32944              0.25      4143
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 12 Iter  1         0.03        0.03      0.42       953    6897544.00  1317639936.00       32944              0.25      4143
Global-route-opt optimization Phase 12 Iter  2         0.03        0.03      0.42       953    6897544.00  1317639936.00       32944              0.25      4143
Global-route-opt optimization Phase 12 Iter  3         0.03        0.03      0.42       953    6897544.00  1317639936.00       32944              0.25      4143
Global-route-opt optimization Phase 12 Iter  4         0.03        0.03      0.42       953    6897544.00  1317639936.00       32944              0.25      4143
Global-route-opt optimization Phase 12 Iter  5         0.03        0.03      0.42       953    6897544.00  1317639936.00       32944              0.25      4143
Global-route-opt optimization Phase 12 Iter  6         0.03        0.03      0.42       953    6897544.00  1317639936.00       32944              0.25      4143
Core Area = 50 X 50 ()
Layer name: metal1, Mask name: metal1, Layer number: 46
Layer name: metal2, Mask name: metal2, Layer number: 48
Layer name: metal3, Mask name: metal3, Layer number: 50
Layer name: metal4, Mask name: metal4, Layer number: 52
Layer name: metal5, Mask name: metal5, Layer number: 54
Layer name: metal6, Mask name: metal6, Layer number: 56
Core Area = 50 X 50 ()
Layer name: metal1, Mask name: metal1, Layer number: 46
Layer name: metal2, Mask name: metal2, Layer number: 48
Layer name: metal3, Mask name: metal3, Layer number: 50
Layer name: metal4, Mask name: metal4, Layer number: 52
Layer name: metal5, Mask name: metal5, Layer number: 54
Layer name: metal6, Mask name: metal6, Layer number: 56
Global-route-opt optimization Phase 12 Iter  7         0.03        0.03      0.42       953    6897544.00  1317639936.00       32944              0.25      4143


Global-route-opt optimization Phase 14 Iter  1         0.00        0.00      0.42       953    6897600.00  1317645440.00       32944              0.26      4143
Global-route-opt optimization Phase 14 Iter  2         0.00        0.00      0.42       953    6897600.00  1317645440.00       32944              0.26      4143

Global-route-opt optimization Phase 15 Iter  1         0.00        0.00      0.42       953    6897662.50  1317648512.00       32948              0.26      4143
Information: CTS will work on the following scenarios. (CTS-101)
   Mfunc:max    (Mode: Mfunc; Corner: max)
   Mfunc:min    (Mode: Mfunc; Corner: min)
Information: CTS will work on all clocks in active scenarios, including 5 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   fsa0m_a_generic_core_c/BUF1
   fsa0m_a_generic_core_c/BUF12CK
   fsa0m_a_generic_core_c/BUF1CK
   fsa0m_a_generic_core_c/BUF1S
   fsa0m_a_generic_core_c/BUF2
   fsa0m_a_generic_core_c/BUF2CK
   fsa0m_a_generic_core_c/BUF3
   fsa0m_a_generic_core_c/BUF3CK
   fsa0m_a_generic_core_c/BUF4
   fsa0m_a_generic_core_c/BUF4CK
   fsa0m_a_generic_core_c/BUF6
   fsa0m_a_generic_core_c/BUF6CK
   fsa0m_a_generic_core_c/BUF8
   fsa0m_a_generic_core_c/BUF8CK
   fsa0m_a_generic_core_c/DELA
   fsa0m_a_generic_core_c/DELB
   fsa0m_a_generic_core_c/DELC
   fsa0m_a_generic_core_c/INV1
   fsa0m_a_generic_core_c/INV12
   fsa0m_a_generic_core_c/INV12CK
   fsa0m_a_generic_core_c/INV1CK
   fsa0m_a_generic_core_c/INV1S
   fsa0m_a_generic_core_c/INV2
   fsa0m_a_generic_core_c/INV2CK
   fsa0m_a_generic_core_c/INV3
   fsa0m_a_generic_core_c/INV3CK
   fsa0m_a_generic_core_c/INV4
   fsa0m_a_generic_core_c/INV4CK
   fsa0m_a_generic_core_c/INV6
   fsa0m_a_generic_core_c/INV6CK
   fsa0m_a_generic_core_c/INV8
   fsa0m_a_generic_core_c/INV8CK

ICG reference list:
   fsa0m_a_generic_core_c/GCKETF
   fsa0m_a_generic_core_c/GCKETN
   fsa0m_a_generic_core_c/GCKETP
   fsa0m_a_generic_core_c/GCKETT


register reference list:
   fsa0m_a_generic_core_c/DBFRBN
   fsa0m_a_generic_core_c/DBFRSBN
   fsa0m_a_generic_core_c/DBHRBN
   fsa0m_a_generic_core_c/DBHRBS
   fsa0m_a_generic_core_c/DBZRBN
   fsa0m_a_generic_core_c/DBZRSBN
   fsa0m_a_generic_core_c/DFCLRBN
   fsa0m_a_generic_core_c/DFCRBN
   fsa0m_a_generic_core_c/DFFN
   fsa0m_a_generic_core_c/DFFP
   fsa0m_a_generic_core_c/DFFS
   fsa0m_a_generic_core_c/DFFRBN
   fsa0m_a_generic_core_c/DFFRBP
   fsa0m_a_generic_core_c/DFFRBS
   fsa0m_a_generic_core_c/DFFRBT
   fsa0m_a_generic_core_c/DFFRSBN
   fsa0m_a_generic_core_c/DFFSBN
   fsa0m_a_generic_core_c/DFTRBN
   fsa0m_a_generic_core_c/DFTRBS
   fsa0m_a_generic_core_c/DFZCLRBN
   fsa0m_a_generic_core_c/DFZCRBN
   fsa0m_a_generic_core_c/DFZN
   fsa0m_a_generic_core_c/DFZP
   fsa0m_a_generic_core_c/DFZS
   fsa0m_a_generic_core_c/DFZRBN
   fsa0m_a_generic_core_c/DFZRBP
   fsa0m_a_generic_core_c/DFZRBS
   fsa0m_a_generic_core_c/DFZRBT
   fsa0m_a_generic_core_c/DFZRSBN
   fsa0m_a_generic_core_c/DFZSBN
   fsa0m_a_generic_core_c/DFZTRBN
   fsa0m_a_generic_core_c/DFZTRBS
   fsa0m_a_generic_core_c/DLHN
   fsa0m_a_generic_core_c/DLHP
   fsa0m_a_generic_core_c/DLHS
   fsa0m_a_generic_core_c/DLHRBN
   fsa0m_a_generic_core_c/DLHRBP
   fsa0m_a_generic_core_c/DLHRBS
   fsa0m_a_generic_core_c/JKFN
   fsa0m_a_generic_core_c/JKFRBN
   fsa0m_a_generic_core_c/JKFRBP
   fsa0m_a_generic_core_c/JKZN
   fsa0m_a_generic_core_c/JKZRBN
   fsa0m_a_generic_core_c/JKZRBP
   fsa0m_a_generic_core_c/QDBHN
   fsa0m_a_generic_core_c/QDBHS
   fsa0m_a_generic_core_c/QDFFN
   fsa0m_a_generic_core_c/QDFFP
   fsa0m_a_generic_core_c/QDFFS
   fsa0m_a_generic_core_c/QDFFRBN
   fsa0m_a_generic_core_c/QDFFRBP
   fsa0m_a_generic_core_c/QDFFRBS
   fsa0m_a_generic_core_c/QDFFRBT
   fsa0m_a_generic_core_c/QDFFRSBN
   fsa0m_a_generic_core_c/QDFZN
   fsa0m_a_generic_core_c/QDFZP
   fsa0m_a_generic_core_c/QDFZS
   fsa0m_a_generic_core_c/QDFZRBN
   fsa0m_a_generic_core_c/QDFZRBP
   fsa0m_a_generic_core_c/QDFZRBS
   fsa0m_a_generic_core_c/QDFZRBT
   fsa0m_a_generic_core_c/QDFZRSBN
   fsa0m_a_generic_core_c/QDLHN
   fsa0m_a_generic_core_c/QDLHP
   fsa0m_a_generic_core_c/QDLHS
   fsa0m_a_generic_core_c/QDLHRBN
   fsa0m_a_generic_core_c/QDLHRBP
   fsa0m_a_generic_core_c/QDLHRBS
   fsa0m_a_generic_core_c/QDLHSN
   fsa0m_a_generic_core_c/RAM2
   fsa0m_a_generic_core_c/RAM2S
   fsa0m_a_generic_core_c/RAM3
   fsa0m_a_generic_core_c/RAM3S
   fsa0m_a_generic_core_c/RAM5
   fsa0m_a_generic_core_c/RAM5S

Information: 'max' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.561955, elapsed 0.298457, speed up 1.882867.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 32 threads
CTSSC route status detected: clock (VR 0, GR 59, DR 13790), data (VR 472, GR 169438, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Number of Site types in the design = 1
Total power = 189.004807, Leakage = 1.317649, Internal = 181.265244, Switching = 6.421919

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.000446, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.002947, TNHS = 0.000000, NHVP = 0

    Scenario Mfunc:max  WNS = 0.000446, TNS = 0.000000, NVP = 0
    Scenario Mfunc:min  WNHS = 0.002947, TNHS = 0.000000, NHVP = 0
    Scenario Mfunc:max
       Path Group cpu_clk  WNS = 0.000446, TNS = 0.000000, NVP = 0
       Path Group axi_clk  WNS = 16.008944, TNS = 0.000000, NVP = 0
       Path Group dram_clk  WNS = 23.310837, TNS = 0.000000, NVP = 0
       Path Group pwm_clk  WNS = 30.686157, TNS = 0.000000, NVP = 0
       Path Group rom_clk  WNS = 45.112968, TNS = 0.000000, NVP = 0
    Scenario Mfunc:max
    Scenario Mfunc:min
       Path Group pwm_clk  WNHS = 0.002947, TNHS = 0.000000, NHVP = 0
       Path Group axi_clk  WNHS = 0.125410, TNHS = 0.000000, NHVP = 0
       Path Group cpu_clk  WNHS = 0.136147, TNHS = 0.000000, NHVP = 0
       Path Group dram_clk  WNHS = 0.153838, TNHS = 0.000000, NHVP = 0
       Path Group rom_clk  WNHS = 0.163603, TNHS = 0.000000, NHVP = 0
       Path Group **in2reg_default**  WNHS = 0.286029, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.000, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.003, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000
CCD-QoR: Area: Clock Repeater Area (count) = 2199.86 (65), Clock std Cell Area (count) = 2199.86 (65), Flop Area (count) = 6427933.38 (6514), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 189.004807, Leakage = 1.317649, Internal = 181.265244, Switching = 6.421919
18,18|29,29|31,31|35,35|36,36|40,40|39,39|40,40|42,42|40,40|42,42|42,42|42,42|42,42|44,44|44,44|43,43|46,46|45,45|46,46|46,46|47,47|46,46|45,45|46,46|47,47|46,46|44,44|44,44|44,44|45,45|45,45|46,46|45,45|47,47|46,46|46,46|45,45|46,46|46,46|47,47|47,47|47,47|47,47|49,49|48,48|48,48|49,49|48,48|
48,48|49,49|47,47|47,47|46,46|47,47|46,46|46,46|47,47|46,46|46,46|46,46|45,45|46,46|46,46|46,46|46,46|47,47|47,47|49,49|47,47|46,46|46,46|45,45|44,44|43,43|43,43|43,43|43,43|43,43|41,41|41,41|43,43|42,42|43,43|41,41|39,39|38,38|40,40|39,39|38,38|39,39|40,40|40,40|36,36|36,36|33,33|33,33|28,28|25,25|
26,26|27,27|25,25|23,23|22,22|22,22|20,20|19,19|18,18|18,18|16,16|15,15|14,14|14,14|11,11|12,12|11,11|9,9|9,9|8,8|7,7|5,1,6|3,3|3,3|3,3|3,3|2,2|2,2|3,3|3,3|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|2,2|2,2|1,1|1,1|1,1|1,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =       5991
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =       1342
        # Failed main graph committ          =          1
        # Successful main graph commit      =       4648
        # Subgraph evaluation success rate in percent =     0.7760
        # Sg2Main acceptance ratio in percent      =     0.9998
        # NumCTCells changed               =          0

        # Number of cells sized                =       4648
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:16m:51s
        # Total elapsed time              = 00h:01m:00s
        # Flow total speed up             =    16.5999
        # Commit CPU time                 = 00h:13m:10s
        # Commit elapsed time             = 00h:00m:34s
        # Commit speed up                 =    23.0290
        # Generator CPU time              = 00h:00m:03s
        # Generator elapsed time          = 00h:00m:03s
        # Generator speed up              =     1.0097
        # Filter CPU time                 = 00h:01m:17s
        # Filter elapsed time             = 00h:00m:08s
        # Filter speed up                 =     9.1352
        # Sg CPU time                     = 00h:02m:19s
        # Sg elapsed time                 = 00h:00m:14s
        # Sg speed up                     =     9.7028
        # The rest of flow speed up       =     8.3001

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.001337, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.002947, TNHS = 0.000000, NHVP = 0

    Scenario Mfunc:max  WNS = 0.001337, TNS = 0.000000, NVP = 0
    Scenario Mfunc:min  WNHS = 0.002947, TNHS = 0.000000, NHVP = 0
    Scenario Mfunc:max
       Path Group cpu_clk  WNS = 0.001337, TNS = 0.000000, NVP = 0
       Path Group axi_clk  WNS = 15.956334, TNS = 0.000000, NVP = 0
       Path Group dram_clk  WNS = 23.276199, TNS = 0.000000, NVP = 0
       Path Group pwm_clk  WNS = 30.686157, TNS = 0.000000, NVP = 0
       Path Group rom_clk  WNS = 45.112968, TNS = 0.000000, NVP = 0
    Scenario Mfunc:max
    Scenario Mfunc:min
       Path Group pwm_clk  WNHS = 0.002947, TNHS = 0.000000, NHVP = 0
       Path Group cpu_clk  WNHS = 0.123801, TNHS = 0.000000, NHVP = 0
       Path Group axi_clk  WNHS = 0.134742, TNHS = 0.000000, NHVP = 0
       Path Group dram_clk  WNHS = 0.153815, TNHS = 0.000000, NHVP = 0
       Path Group rom_clk  WNHS = 0.163603, TNHS = 0.000000, NHVP = 0
       Path Group **in2reg_default**  WNHS = 0.286029, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.001, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.003, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000
CCD-QoR: Area: Clock Repeater Area (count) = 2115.49 (65), Clock std Cell Area (count) = 2115.49 (65), Flop Area (count) = 6427883.38 (6514), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 188.967392, Leakage = 1.316886, Internal = 181.286285, Switching = 6.364216
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 1027.555420, elapsed 62.060307, speed up 16.557369.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 16 Iter  1         0.00        0.00      0.42       953    6897528.50  1316885632.00       32948              0.27      4143
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 17 Iter  1         0.00        0.00      0.42       953    6897528.50  1316885248.00       32948              0.28      4143
Global-route-opt optimization Phase 17 Iter  2         0.00        0.00      0.42       953    6897528.50  1316885248.00       32948              0.28      4143

Global-route-opt optimization Phase 18 Iter  1         0.00        0.00      0.42       953    6894506.50  1316570624.00       32948              0.28      4143

Core Area = 50 X 50 ()
Core Area = 50 X 50 ()
Global-route-opt optimization Phase 19 Iter  1         0.00        0.00      0.42       953    6893566.00  1316501504.00       32871              0.28      4143
Warning: Port pwm_o_3 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_3_reg/Q skipped
Invalid driver optlc_113/O : drivn by tie cell
Invalid driver optlc_108/O : drivn by tie cell
Invalid driver optlc_106/O : drivn by tie cell
Invalid driver optlc_98/O : drivn by tie cell
Invalid driver optlc_95/O : drivn by tie cell
Invalid driver optlc_93/O : drivn by tie cell
Invalid driver optlc_90/O : drivn by tie cell
Invalid driver optlc_84/O : drivn by tie cell
Invalid driver optlc_82/O : drivn by tie cell
Invalid driver optlc_63/O : drivn by tie cell
Invalid driver optlc_62/O : drivn by tie cell
Invalid driver optlc_60/O : drivn by tie cell
Invalid driver optlc_56/O : drivn by tie cell
Invalid driver optlc_54/O : drivn by tie cell
Warning: Port pwm_o_0 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_0_reg/Q skipped
Invalid driver optlc_52/O : drivn by tie cell
Invalid driver optlc_1452/O : drivn by tie cell
Warning: Port pwm_o_1 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_1_reg/Q skipped
Invalid driver optlc_1450/O : drivn by tie cell
Invalid driver optlc_1448/O : drivn by tie cell
Invalid driver optlc_1446/O : drivn by tie cell
Invalid driver optlc_1442/O : drivn by tie cell
Warning: Port pwm_o_2 does not have valid locaiton, buffert-tree root PWM/pwm0/pwm_o_2_reg/Q skipped
Invalid driver optlc_153/O : drivn by tie cell
Invalid driver optlc_151/O : drivn by tie cell
Invalid driver optlc_149/O : drivn by tie cell
Invalid driver optlc_148/O : drivn by tie cell
Invalid driver optlc_146/O : drivn by tie cell
Invalid driver optlc_137/O : drivn by tie cell
Invalid driver optlc_133/O : drivn by tie cell
Invalid driver optlc_131/O : drivn by tie cell
Invalid driver optlc_125/O : drivn by tie cell
Invalid driver optlc_121/O : drivn by tie cell
Invalid driver optlc_117/O : drivn by tie cell
Warning: Port sensor_en does not have valid locaiton, buffert-tree root sensor_ctrl/sensor_ctrl/U828/O skipped
Invalid driver optlc_1470/O : drivn by tie cell
Invalid driver optlc_1462/O : drivn by tie cell
Invalid driver optlc_1460/O : drivn by tie cell
Invalid driver optlc_1456/O : drivn by tie cell
Warning: Buffert-tree root sram_rst skipped, because it has no valid location
Warning: Buffert-tree root rom_rst skipped, because it has no valid location
Warning: Buffert-tree root cpu_rst skipped, because it has no valid location
Invalid driver optlc_4/O : drivn by tie cell
Invalid driver optlc_21/O : drivn by tie cell
Invalid driver optlc_26/O : drivn by tie cell
Warning: Buffert-tree root sram_rst skipped, because it has no valid location
Invalid driver optlc_41/O : drivn by tie cell
Warning: Buffert-tree root sram_rst skipped, because it has no valid location
Invalid driver optlc_46/O : drivn by tie cell
Warning: Buffert-tree root cpu_rst skipped, because it has no valid location
Warning: Buffert-tree root rom_rst skipped, because it has no valid location
Warning: Buffert-tree root rom_rst skipped, because it has no valid location
Warning: Buffert-tree root cpu_rst skipped, because it has no valid location
Warning: Buffert-tree root pwm_rst skipped, because it has no valid location
Warning: Buffert-tree root dram_rst skipped, because it has no valid location
Warning: Buffert-tree root axi_rst skipped, because it has no valid location
Warning: Buffert-tree root dram_rst skipped, because it has no valid location
Warning: Buffert-tree root dram_rst skipped, because it has no valid location
Warning: Buffert-tree root pwm_rst skipped, because it has no valid location
Warning: Buffert-tree root axi_rst skipped, because it has no valid location
Warning: Buffert-tree root pwm_rst skipped, because it has no valid location
Warning: Buffert-tree root axi_rst skipped, because it has no valid location
Warning: Port ROM_address[4] does not have valid locaiton, buffert-tree root ROM/U94/O skipped
Warning: Port ROM_address[0] does not have valid locaiton, buffert-tree root ROM/U100/O skipped
Warning: Port ROM_address[3] does not have valid locaiton, buffert-tree root ROM/U95/O skipped
Warning: Port ROM_address[2] does not have valid locaiton, buffert-tree root ROM/U96/O skipped
Warning: Port ROM_address[1] does not have valid locaiton, buffert-tree root ROM/U97/O skipped
Warning: Port ROM_address[11] does not have valid locaiton, buffert-tree root ROM/U98/O skipped
Warning: Port ROM_address[10] does not have valid locaiton, buffert-tree root ROM/U99/O skipped
Warning: Port ROM_address[9] does not have valid locaiton, buffert-tree root ROM/U89/O skipped
Warning: Port ROM_address[8] does not have valid locaiton, buffert-tree root ROM/U90/O skipped
Warning: Port ROM_address[7] does not have valid locaiton, buffert-tree root ROM/U91/O skipped
Warning: Port ROM_address[6] does not have valid locaiton, buffert-tree root ROM/U92/O skipped
Warning: Port ROM_address[5] does not have valid locaiton, buffert-tree root ROM/U93/O skipped
Warning: Port DRAM_RASn does not have valid locaiton, buffert-tree root DRAM/U71/O skipped
Warning: Port DRAM_A[10] does not have valid locaiton, buffert-tree root DRAM/U366/O skipped

Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 20 Iter  1         0.00        0.00      0.42       953    6893497.50  1316495104.00       32865              0.28      4143


Global-route-opt optimization Phase 22 Iter  1         0.00        0.00      0.42       953    6893497.50  1316495104.00       32865              0.28      4143
Global-route-opt optimization Phase 22 Iter  2         0.00        0.00      0.42       953    6893497.50  1316495104.00       32865              0.28      4143


rtapi Thread-server 29: shutdown 
rtapi Thread-server 6: shutdown 
rtapi Thread-server 10: shutdown 
rtapi Thread-server 23: shutdown 
rtapi Thread-server 20: shutdown 
Mgr Thread-server 29: Dtor 
rtapi Thread-server 22: shutdown 
rtapi Thread-server 15: shutdown 
rtapi Thread-server 25: shutdown 
rtapi Thread-server 24: shutdown 
rtapi Thread-server 31: shutdown 
Mgr Thread-server 6: Dtor 
rtapi Thread-server 27: shutdown 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 0: shutdown 
rtapi Thread-server 16: shutdown 
Mgr Thread-server 10: Dtor 
rtapi Thread-server 18: shutdown 
rtapi Thread-server 9: shutdown 
rtapi Thread-server 8: shutdown 
rtapi Thread-server 19: shutdown 
Mgr Thread-server 8: Dtor 
rtapi Thread-server 11: shutdown 
rtapi Thread-server 5: shutdown 
rtapi Thread-server 1: shutdown 
rtapi Thread-server 30: shutdown 
rtapi Thread-server 13: shutdown 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 17: shutdown 
rtapi Thread-server 26: shutdown 
rtapi Thread-server 14: shutdown 
rtapi Thread-server 28: shutdown 
rtapi Thread-server 12: shutdown 
rtapi Thread-server 7: shutdown 
rtapi Thread-server 21: shutdown 
rtapi Thread-server 4: shutdown 
Mgr Thread-server 20: Dtor 
Mgr Thread-server 22: Dtor 
Mgr Thread-server 15: Dtor 
Mgr Thread-server 25: Dtor 
Mgr Thread-server 24: Dtor 
Mgr Thread-server 31: Dtor 
Mgr Thread-server 27: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 16: Dtor 
Mgr Thread-server 18: Dtor 
Mgr Thread-server 9: Dtor 
Mgr Thread-server 23: Dtor 
Mgr Thread-server 19: Dtor 
Mgr Thread-server 11: Dtor 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 30: Dtor 
Mgr Thread-server 13: Dtor 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 17: Dtor 
Mgr Thread-server 26: Dtor 
Mgr Thread-server 14: Dtor 
Mgr Thread-server 28: Dtor 
Mgr Thread-server 12: Dtor 
Mgr Thread-server 7: Dtor 
Mgr Thread-server 21: Dtor 
Mgr Thread-server 4: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =  9367 

No. doRoutes           =    50 
No. doUnroutes         =    78 
No. redoRoutes         =    16 
No. redoUnroutes       =    19 
No. undoRoutes         =    63 
No. undoUnroutes       =    93 
No. commitRoutes       =     2 
No. commitUnroutes     =     3 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
rtapi Thread-server 8: Dtor 
rtapi Thread-server 9: Dtor 
rtapi Thread-server 10: Dtor 
rtapi Thread-server 11: Dtor 
rtapi Thread-server 12: Dtor 
rtapi Thread-server 13: Dtor 
rtapi Thread-server 14: Dtor 
rtapi Thread-server 15: Dtor 
rtapi Thread-server 16: Dtor 
rtapi Thread-server 17: Dtor 
rtapi Thread-server 18: Dtor 
rtapi Thread-server 19: Dtor 
rtapi Thread-server 20: Dtor 
rtapi Thread-server 21: Dtor 
rtapi Thread-server 22: Dtor 
rtapi Thread-server 23: Dtor 
rtapi Thread-server 24: Dtor 
rtapi Thread-server 25: Dtor 
rtapi Thread-server 26: Dtor 
rtapi Thread-server 27: Dtor 
rtapi Thread-server 28: Dtor 
rtapi Thread-server 29: Dtor 
rtapi Thread-server 30: Dtor 
rtapi Thread-server 31: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 

Global-route-opt route preserve complete         CPU:  8163 s (  2.27 hr )  ELAPSE:  1016 s (  0.28 hr )  MEM-PEAK:  4143 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer metal1: cached 71 shapes out of 29500 total shapes.
Layer metal2: cached 8 shapes out of 68942 total shapes.
Cached 75224 vias out of 388295 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 189 ref cells (13 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
   9.931e+06        32856        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (5 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32856
number of references:               189
number of site rows:                625
number of locations attempted:   739490
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       32791 (266351 total sites)
avg row height over cells:        5.040 um
rms cell displacement:            0.603 um ( 0.12 row height)
rms weighted cell displacement:   0.603 um ( 0.12 row height)
max cell displacement:           16.117 um ( 3.20 row height)
avg cell displacement:            0.051 um ( 0.01 row height)
avg weighted cell displacement:   0.051 um ( 0.01 row height)
number of cells moved:              460
number of large displacements:        6
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: gre_mt_inst_12315 (BUF4CK)
  Input location: (1876.66,1872.48)
  Legal location: (1882.24,1857.36)
  Displacement:  16.117 um ( 3.20 row height)
Cell: gre_mt_inst_12293 (BUF4CK)
  Input location: (1876.66,1872.48)
  Legal location: (1864.26,1862.4)
  Displacement:  15.980 um ( 3.17 row height)
Cell: gre_mt_inst_12317 (BUF4CK)
  Input location: (1876.66,1872.48)
  Legal location: (1872.32,1887.6)
  Displacement:  15.731 um ( 3.12 row height)
Cell: gre_mt_inst_12294 (BUF4CK)
  Input location: (1876.66,1872.48)
  Legal location: (1861.78,1877.52)
  Displacement:  15.710 um ( 3.12 row height)
Cell: gre_mt_inst_12314 (BUF4CK)
  Input location: (1876.66,1872.48)
  Legal location: (1880.38,1887.6)
  Displacement:  15.571 um ( 3.09 row height)
Cell: gre_mt_inst_12313 (BUF4CK)
  Input location: (1876.66,1872.48)
  Legal location: (1890.92,1867.44)
  Displacement:  15.124 um ( 3.00 row height)
Cell: gre_mt_inst_12311 (BUF4CK)
  Input location: (1876.66,1872.48)
  Legal location: (1887.82,1882.56)
  Displacement:  15.038 um ( 2.98 row height)
Cell: gre_mt_inst_12299 (BUF4CK)
  Input location: (1876.66,1872.48)
  Legal location: (1862.4,1872.48)
  Displacement:  14.260 um ( 2.83 row height)
Cell: gre_mt_inst_12337 (BUF4CK)
  Input location: (1947.34,1907.76)
  Legal location: (1959.12,1902.72)
  Displacement:  12.813 um ( 2.54 row height)
Cell: gre_mt_inst_12306 (BUF4CK)
  Input location: (1876.66,1872.48)
  Legal location: (1869.22,1862.4)
  Displacement:  12.528 um ( 2.49 row height)

Legalization succeeded.
Total Legalizer CPU: 7.354
Total Legalizer Wall Time: 7.127
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:  8170 s (  2.27 hr )  ELAPSE:  1023 s (  0.28 hr )  MEM-PEAK:  4143 MB
****************************************
Report : Power/Ground Connection Summary
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:57:52 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 29402/32862
Ground net VSS                29402/32862
--------------------------------------------------------------------------------
Information: connections of 6920 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr   13  Proc 9358 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Turn off antenna since no rule is specified
Warning: Cannot find a default contact code for layer contact. (ZRT-022)
Warning: Ignore 405 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (via) needs more than one tracks
Warning: Layer metal1 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.580. (ZRT-026)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 8.90 outside the layer range.
Warning: Standard cell pin DFCLRBN/LD has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUF1S/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HS/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin MXL2HS/OB has no valid via regions. (ZRT-044)
Warning: Standard cell pin ND3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin OR2B1/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XOR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XNR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HP/O has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:01 usr=0:00:33 total=0:00:34
[End of Read DB] Stage (MB): Used   77  Alloctr   81  Proc    0 
[End of Read DB] Total (MB): Used   84  Alloctr   94  Proc 9358 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Reducing number of threads in GR to 16
numPartCol 2 numPartRow 2 numCol 384 numRow 384
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Design statistics:
Design Bounding Box (0.00,0.00,3752.70,3750.00)
Number of routing layers = 6
layer metal1, dir Hor, min width = 0.24, min space = 0.24 pitch = 0.56
layer metal2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal5, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal6, dir Ver, min width = 1.2, min space = 1 pitch = 2.4
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   90  Alloctr  101  Proc 9358 
Net statistics:
Total number of nets     = 34285
Number of nets to route  = 33855
Number of single or zero port nets = 399
Number of nets with min-layer-mode soft = 139
Number of nets with min-layer-mode soft-cost-low = 139
3162 nets are partially connected,
 of which 28 are detail routed and 3142 are global routed.
30642 nets are fully connected,
 of which 31 are detail routed and 30598 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   17  Alloctr   19  Proc    0 
[End of Build All Nets] Total (MB): Used  108  Alloctr  120  Proc 9358 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Average gCell capacity  4.03     on layer (1)    metal1
Average gCell capacity  4.42     on layer (2)    metal2
Average gCell capacity  5.03     on layer (3)    metal3
Average gCell capacity  4.16     on layer (4)    metal4
Average gCell capacity  6.21     on layer (5)    metal5
Average gCell capacity  2.10     on layer (6)    metal6
Average number of tracks per gCell 8.99  on layer (1)    metal1
Average number of tracks per gCell 8.14  on layer (2)    metal2
Average number of tracks per gCell 8.99  on layer (3)    metal3
Average number of tracks per gCell 8.14  on layer (4)    metal4
Average number of tracks per gCell 8.99  on layer (5)    metal5
Average number of tracks per gCell 2.10  on layer (6)    metal6
Number of gCells = 3325680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   61  Alloctr   61  Proc    0 
[End of Build Congestion map] Total (MB): Used  169  Alloctr  182  Proc 9358 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Net Count 33855, Total HPWL 2360578 microns
HPWL   0 ~  100 microns: Net Count    28754     Total HPWL     702120 microns
HPWL 100 ~  200 microns: Net Count     2295     Total HPWL     329045 microns
HPWL 200 ~  300 microns: Net Count      952     Total HPWL     231957 microns
HPWL 300 ~  400 microns: Net Count      574     Total HPWL     200999 microns
HPWL 400 ~  500 microns: Net Count      325     Total HPWL     144489 microns
HPWL 500 ~  600 microns: Net Count      246     Total HPWL     134830 microns
HPWL 600 ~  700 microns: Net Count      188     Total HPWL     120952 microns
HPWL 700 ~  800 microns: Net Count      133     Total HPWL      99805 microns
HPWL 800 ~  900 microns: Net Count      156     Total HPWL     133613 microns
HPWL 900 ~ 1000 microns: Net Count       46     Total HPWL      43541 microns
HPWL     > 1000 microns: Net Count      186     Total HPWL     219223 microns
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   86  Alloctr   88  Proc    0 
[End of Build Data] Total (MB): Used  171  Alloctr  183  Proc 9358 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  347  Alloctr  359  Proc 9358 
Information: Using 16 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 2 numPartRow 2 numCol 384 numRow 384
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Initial Routing] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  348  Alloctr  361  Proc 9358 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Initial. Routing result:
Initial. Both Dirs: Overflow =   323 Max = 3 GRCs =   482 (0.04%)
Initial. H routing: Overflow =   231 Max = 3 (GRCs =  1) GRCs =   340 (0.06%)
Initial. V routing: Overflow =    92 Max = 3 (GRCs =  3) GRCs =   142 (0.03%)
Initial. metal1     Overflow =   218 Max = 3 (GRCs =  1) GRCs =   325 (0.06%)
Initial. metal2     Overflow =    92 Max = 3 (GRCs =  3) GRCs =   141 (0.03%)
Initial. metal3     Overflow =    12 Max = 1 (GRCs = 15) GRCs =    15 (0.00%)
Initial. metal4     Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  1 GRCs =     1 (0.00%)
Initial. H routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal1     Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2408926.58
Initial. Layer metal1 wire length = 27022.73
Initial. Layer metal2 wire length = 566295.23
Initial. Layer metal3 wire length = 794932.98
Initial. Layer metal4 wire length = 589876.98
Initial. Layer metal5 wire length = 332702.10
Initial. Layer metal6 wire length = 98096.56
Initial. Total Number of Contacts = 226667
Initial. Via VIA12A count = 111224
Initial. Via VIA23 count = 98656
Initial. Via VIA34 count = 12892
Initial. Via VIA45 count = 3146
Initial. Via VIA56 count = 749
Initial. completed.

Start GR phase 1
Mon Jan  8 22:57:58 2024
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  348  Alloctr  361  Proc 9358 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
phase1. Routing result:
phase1. Both Dirs: Overflow =   198 Max = 2 GRCs =   366 (0.03%)
phase1. H routing: Overflow =   137 Max = 1 (GRCs = 254) GRCs =   254 (0.05%)
phase1. V routing: Overflow =    61 Max = 2 (GRCs =  10) GRCs =   112 (0.02%)
phase1. metal1     Overflow =   137 Max = 1 (GRCs = 254) GRCs =   254 (0.05%)
phase1. metal2     Overflow =    61 Max = 2 (GRCs =  10) GRCs =   112 (0.02%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2408849.69
phase1. Layer metal1 wire length = 26879.37
phase1. Layer metal2 wire length = 565372.59
phase1. Layer metal3 wire length = 795499.61
phase1. Layer metal4 wire length = 590972.66
phase1. Layer metal5 wire length = 332309.80
phase1. Layer metal6 wire length = 97815.66
phase1. Total Number of Contacts = 226640
phase1. Via VIA12A count = 111146
phase1. Via VIA23 count = 98675
phase1. Via VIA34 count = 12923
phase1. Via VIA45 count = 3149
phase1. Via VIA56 count = 747
phase1. completed.

Start GR phase 2
Mon Jan  8 22:57:59 2024
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  348  Alloctr  361  Proc 9358 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
phase2. Routing result:
phase2. Both Dirs: Overflow =   198 Max = 2 GRCs =   365 (0.03%)
phase2. H routing: Overflow =   137 Max = 1 (GRCs = 254) GRCs =   254 (0.05%)
phase2. V routing: Overflow =    61 Max = 2 (GRCs =  10) GRCs =   111 (0.02%)
phase2. metal1     Overflow =   137 Max = 1 (GRCs = 254) GRCs =   254 (0.05%)
phase2. metal2     Overflow =    61 Max = 2 (GRCs =  10) GRCs =   111 (0.02%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2408854.45
phase2. Layer metal1 wire length = 26879.37
phase2. Layer metal2 wire length = 565367.27
phase2. Layer metal3 wire length = 795499.61
phase2. Layer metal4 wire length = 590982.74
phase2. Layer metal5 wire length = 332309.80
phase2. Layer metal6 wire length = 97815.66
phase2. Total Number of Contacts = 226641
phase2. Via VIA12A count = 111146
phase2. Via VIA23 count = 98674
phase2. Via VIA34 count = 12925
phase2. Via VIA45 count = 3149
phase2. Via VIA56 count = 747
phase2. completed.

Start GR phase 3
Mon Jan  8 22:58:00 2024
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  348  Alloctr  361  Proc 9358 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
phase3. Routing result:
phase3. Both Dirs: Overflow =   198 Max = 2 GRCs =   365 (0.03%)
phase3. H routing: Overflow =   137 Max = 1 (GRCs = 254) GRCs =   254 (0.05%)
phase3. V routing: Overflow =    61 Max = 2 (GRCs =  10) GRCs =   111 (0.02%)
phase3. metal1     Overflow =   137 Max = 1 (GRCs = 254) GRCs =   254 (0.05%)
phase3. metal2     Overflow =    61 Max = 2 (GRCs =  10) GRCs =   111 (0.02%)
phase3. metal3     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. metal4     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. metal5     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  1 GRCs =     1 (0.00%)
phase3. H routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal1     Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 2408854.45
phase3. Layer metal1 wire length = 26879.37
phase3. Layer metal2 wire length = 565367.27
phase3. Layer metal3 wire length = 795499.61
phase3. Layer metal4 wire length = 590982.74
phase3. Layer metal5 wire length = 332309.80
phase3. Layer metal6 wire length = 97815.66
phase3. Total Number of Contacts = 226641
phase3. Via VIA12A count = 111146
phase3. Via VIA23 count = 98674
phase3. Via VIA34 count = 12925
phase3. Via VIA45 count = 3149
phase3. Via VIA56 count = 747
phase3. completed.
Total number of nets with coarse-to-detailed routing failures: 0
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:13 total=0:00:15
[End of Whole Chip Routing] Stage (MB): Used  264  Alloctr  266  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  348  Alloctr  361  Proc 9358 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)

Congestion utilization per direction:
Average vertical track utilization   =  6.17 %
Peak    vertical track utilization   = 114.29 %
Average horizontal track utilization =  3.54 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -51  Alloctr  -51  Proc    0 
[GR: Done] Total (MB): Used  299  Alloctr  312  Proc 9358 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:08 
[GR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:00:46 total=0:00:50
[GR: Done] Stage (MB): Used  292  Alloctr  298  Proc    0 
[GR: Done] Total (MB): Used  299  Alloctr  312  Proc 9358 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:09 
[End of Global Routing] Elapsed cpu  time: sys=0:00:03 usr=0:00:48 total=0:00:51
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   43  Proc 9358 

Global-route-opt Incremental Global-routing complete  CPU:  8219 s (  2.28 hr )  ELAPSE:  1034 s (  0.29 hr )  MEM-PEAK:  4143 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design top has 34282 nets, 33824 global routed, 60 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.737255
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254905 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217581 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197728 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34280, routed nets = 33884, across physical hierarchy nets = 0, parasitics cached nets = 34280, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Total 0.6000 seconds to load 32856 cell instances into cellmap
Moveable cells: 32791; Application fixed cells: 65; Macro cells: 0; User fixed cells: 0
0 out of 34247 data nets is detail routed, 70 out of 70 clock nets are detail routed and total 34317 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 5.0389, cell height 5.0400, cell area 25.3959 for total 32856 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
APS-MCMM: Hold scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.6200 1.9800
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.6200 1.9800
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.6200 1.9800
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Turn off antenna since no rule is specified
Warning: Cannot find a default contact code for layer contact. (ZRT-022)
Warning: Ignore 405 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (via) needs more than one tracks
Warning: Layer metal1 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.580. (ZRT-026)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 8.90 outside the layer range.
Warning: Standard cell pin AOI13HS/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin DFCLRBN/LD has no valid via regions. (ZRT-044)
Warning: Standard cell pin XOR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUF1S/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin OR2B1/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XNR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin MXL2HS/OB has no valid via regions. (ZRT-044)
Warning: Standard cell pin ND3HT/O has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
Loading timing information to the router ...
Design  Scenario Mfunc:max (Mode Mfunc Corner max)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Average gCell capacity  4.03     on layer (1)    metal1
Average gCell capacity  4.42     on layer (2)    metal2
Average gCell capacity  5.03     on layer (3)    metal3
Average gCell capacity  4.16     on layer (4)    metal4
Average gCell capacity  6.21     on layer (5)    metal5
Average gCell capacity  2.10     on layer (6)    metal6
Average number of tracks per gCell 8.99  on layer (1)    metal1
Average number of tracks per gCell 8.14  on layer (2)    metal2
Average number of tracks per gCell 8.99  on layer (3)    metal3
Average number of tracks per gCell 8.14  on layer (4)    metal4
Average number of tracks per gCell 8.99  on layer (5)    metal5
Average number of tracks per gCell 2.10  on layer (6)    metal6
Number of gCells = 3325680
Created 32 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 29: startup 
rtapi Thread-server 6: startup 
rtapi Thread-server 10: startup 
rtapi Thread-server 20: startup 
rtapi Thread-server 8: startup 
rtapi Thread-server 22: startup 
rtapi Thread-server 15: startup 
Mgr Thread-server 29: Ctor 
rtapi Thread-server 25: startup 
rtapi Thread-server 24: startup 
rtapi Thread-server 31: startup 
rtapi Thread-server 16: startup 
rtapi Thread-server 3: startup 
rtapi Thread-server 27: startup 
rtapi Thread-server 0: startup 
rtapi Thread-server 11: startup 
rtapi Thread-server 19: startup 
rtapi Thread-server 5: startup 
rtapi Thread-server 30: startup 
rtapi Thread-server 18: startup 
rtapi Thread-server 23: startup 
rtapi Thread-server 13: startup 
rtapi Thread-server 17: startup 
rtapi Thread-server 1: startup 
rtapi Thread-server 2: startup 
rtapi Thread-server 12: startup 
rtapi Thread-server 28: startup 
rtapi Thread-server 14: startup 
rtapi Thread-server 9: startup 
rtapi Thread-server 7: startup 
rtapi Thread-server 4: startup 
rtapi Thread-server 26: startup 
rtapi Thread-server 21: startup 
Mgr Thread-server 6: Ctor 
Mgr Thread-server 10: Ctor 
Mgr Thread-server 20: Ctor 
Mgr Thread-server 8: Ctor 
Mgr Thread-server 22: Ctor 
Mgr Thread-server 15: Ctor 
Mgr Thread-server 25: Ctor 
Mgr Thread-server 24: Ctor 
Mgr Thread-server 31: Ctor 
Mgr Thread-server 16: Ctor 
Mgr Thread-server 3: Ctor 
Mgr Thread-server 27: Ctor 
Mgr Thread-server 0: Ctor 
Mgr Thread-server 11: Ctor 
Mgr Thread-server 19: Ctor 
Mgr Thread-server 5: Ctor 
Mgr Thread-server 30: Ctor 
Mgr Thread-server 18: Ctor 
Mgr Thread-server 23: Ctor 
Mgr Thread-server 13: Ctor 
Mgr Thread-server 17: Ctor 
Mgr Thread-server 1: Ctor 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 12: Ctor 
Mgr Thread-server 28: Ctor 
Mgr Thread-server 14: Ctor 
Mgr Thread-server 9: Ctor 
Mgr Thread-server 7: Ctor 
Mgr Thread-server 4: Ctor 
Mgr Thread-server 26: Ctor 
Mgr Thread-server 21: Ctor 
Core Area = 50 X 50 ()
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.


Global-route-opt optimization Phase 27 Iter  1        10.06       10.06      0.42      1568    6893469.00  1316493312.00       32862              0.29      4143
Global-route-opt optimization Phase 27 Iter  2        10.06       10.06      0.42      1568    6893469.00  1316493312.00       32862              0.29      4143
Global-route-opt optimization Phase 27 Iter  3        10.06       10.06      0.42      1568    6893469.00  1316493312.00       32862              0.29      4143
Global-route-opt optimization Phase 27 Iter  4        10.06       10.06      0.42      1568    6893469.00  1316493312.00       32862              0.29      4143
Global-route-opt optimization Phase 27 Iter  5        10.06       10.06      0.42      1568    6893469.00  1316493312.00       32862              0.29      4143

Global-route-opt optimization Phase 28 Iter  1         0.19        0.19      0.42      1059    6894622.50  1316573568.00       32862              0.30      4143
Global-route-opt optimization Phase 28 Iter  2         0.19        0.19      0.42      1059    6894622.50  1316573568.00       32862              0.30      4143
Global-route-opt optimization Phase 28 Iter  3         0.19        0.19      0.42      1059    6894622.50  1316573568.00       32862              0.30      4143
Global-route-opt optimization Phase 28 Iter  4         0.19        0.19      0.42      1059    6894622.50  1316573568.00       32862              0.30      4143
Global-route-opt optimization Phase 28 Iter  5         0.19        0.19      0.42      1059    6894622.50  1316573568.00       32862              0.30      4143
Global-route-opt optimization Phase 28 Iter  6         0.19        0.19      0.42      1059    6894622.50  1316573568.00       32862              0.30      4143
Global-route-opt optimization Phase 28 Iter  7         0.19        0.19      0.42      1059    6894622.50  1316573568.00       32862              0.30      4143
Global-route-opt optimization Phase 28 Iter  8         0.19        0.19      0.42      1059    6894622.50  1316573568.00       32862              0.30      4143
Global-route-opt optimization Phase 28 Iter  9         0.19        0.19      0.42      1059    6894622.50  1316573568.00       32862              0.30      4143
Global-route-opt optimization Phase 28 Iter 10         0.19        0.19      0.42      1059    6894622.50  1316573568.00       32862              0.30      4143
Global-route-opt optimization Phase 28 Iter 11         0.19        0.19      0.42      1059    6894622.50  1316573568.00       32862              0.30      4143


Global-route-opt optimization Phase 30 Iter  1         0.19        0.19      0.42      1059    6894878.50  1316590976.00       32862              0.30      4143
Global-route-opt optimization Phase 30 Iter  2         0.19        0.19      0.42      1059    6894878.50  1316590976.00       32862              0.30      4143
Global-route-opt optimization Phase 30 Iter  3         0.19        0.19      0.42      1059    6894878.50  1316590976.00       32862              0.30      4143
Global-route-opt optimization Phase 30 Iter  4         0.19        0.19      0.42      1059    6894878.50  1316590976.00       32862              0.30      4143

Global-route-opt optimization Phase 31 Iter  1         0.00        0.00      0.42      1059    6895866.00  1316714496.00       32862              0.30      4143
Global-route-opt optimization Phase 31 Iter  2         0.00        0.00      0.42      1059    6895866.00  1316714496.00       32862              0.30      4143

rtapi Thread-server 6: shutdown 
rtapi Thread-server 22: shutdown 
rtapi Thread-server 0: shutdown 
rtapi Thread-server 27: shutdown 
rtapi Thread-server 30: shutdown 
Mgr Thread-server 6: Dtor 
rtapi Thread-server 20: shutdown 
rtapi Thread-server 25: shutdown 
rtapi Thread-server 11: shutdown 
rtapi Thread-server 15: shutdown 
rtapi Thread-server 16: shutdown 
rtapi Thread-server 5: shutdown 
rtapi Thread-server 31: shutdown 
rtapi Thread-server 28: shutdown 
Mgr Thread-server 22: Dtor 
rtapi Thread-server 26: shutdown 
rtapi Thread-server 12: shutdown 
rtapi Thread-server 17: shutdown 
Mgr Thread-server 0: Dtor 
rtapi Thread-server 24: shutdown 
rtapi Thread-server 29: shutdown 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 23: shutdown 
rtapi Thread-server 13: shutdown 
Mgr Thread-server 23: Dtor 
rtapi Thread-server 10: shutdown 
rtapi Thread-server 7: shutdown 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 18: shutdown 
rtapi Thread-server 19: shutdown 
Mgr Thread-server 3: Dtor 
rtapi Thread-server 14: shutdown 
rtapi Thread-server 21: shutdown 
rtapi Thread-server 4: shutdown 
rtapi Thread-server 1: shutdown 
rtapi Thread-server 9: shutdown 
Mgr Thread-server 20: Dtor 
rtapi Thread-server 8: shutdown 
Mgr Thread-server 25: Dtor 
Mgr Thread-server 11: Dtor 
Mgr Thread-server 15: Dtor 
Mgr Thread-server 16: Dtor 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 31: Dtor 
Mgr Thread-server 28: Dtor 
Mgr Thread-server 26: Dtor 
Mgr Thread-server 12: Dtor 
Mgr Thread-server 17: Dtor 
Mgr Thread-server 24: Dtor 
Mgr Thread-server 29: Dtor 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 27: Dtor 
Mgr Thread-server 13: Dtor 
Mgr Thread-server 10: Dtor 
Mgr Thread-server 7: Dtor 
Mgr Thread-server 30: Dtor 
Mgr Thread-server 18: Dtor 
Mgr Thread-server 19: Dtor 
Mgr Thread-server 14: Dtor 
Mgr Thread-server 21: Dtor 
Mgr Thread-server 4: Dtor 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 9: Dtor 
Mgr Thread-server 8: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =   825 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
rtapi Thread-server 8: Dtor 
rtapi Thread-server 9: Dtor 
rtapi Thread-server 10: Dtor 
rtapi Thread-server 11: Dtor 
rtapi Thread-server 12: Dtor 
rtapi Thread-server 13: Dtor 
rtapi Thread-server 14: Dtor 
rtapi Thread-server 15: Dtor 
rtapi Thread-server 16: Dtor 
rtapi Thread-server 17: Dtor 
rtapi Thread-server 18: Dtor 
rtapi Thread-server 19: Dtor 
rtapi Thread-server 20: Dtor 
rtapi Thread-server 21: Dtor 
rtapi Thread-server 22: Dtor 
rtapi Thread-server 23: Dtor 
rtapi Thread-server 24: Dtor 
rtapi Thread-server 25: Dtor 
rtapi Thread-server 26: Dtor 
rtapi Thread-server 27: Dtor 
rtapi Thread-server 28: Dtor 
rtapi Thread-server 29: Dtor 
rtapi Thread-server 30: Dtor 
rtapi Thread-server 31: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 

Global-route-opt optimization complete                 0.00        0.00      0.42      1059    6895866.00  1316714496.00       32862              0.30      4143

Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt route preserve complete         CPU:  8558 s (  2.38 hr )  ELAPSE:  1068 s (  0.30 hr )  MEM-PEAK:  4143 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer metal1: cached 71 shapes out of 29881 total shapes.
Layer metal2: cached 8 shapes out of 69536 total shapes.
Cached 75224 vias out of 390814 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 192 ref cells (13 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
   9.931e+06        32856        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (5 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32856
number of references:               192
number of site rows:                625
number of locations attempted:   712518
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       32791 (267118 total sites)
avg row height over cells:        5.040 um
rms cell displacement:            0.298 um ( 0.06 row height)
rms weighted cell displacement:   0.298 um ( 0.06 row height)
max cell displacement:           10.975 um ( 2.18 row height)
avg cell displacement:            0.026 um ( 0.01 row height)
avg weighted cell displacement:   0.026 um ( 0.01 row height)
number of cells moved:              358
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: axi_duv_bridge/U798 (NR2)
  Input location: (1853.1,1872.48)
  Legal location: (1848.76,1862.4)
  Displacement:  10.975 um ( 2.18 row height)
Cell: axi_duv_bridge/aw_m2/U182 (OAI22S)
  Input location: (1895.88,1867.44)
  Legal location: (1898.36,1877.52)
  Displacement:  10.381 um ( 2.06 row height)
Cell: axi_duv_bridge/aw_m1/U104 (INV1S)
  Input location: (1866.12,1857.36)
  Legal location: (1864.26,1847.28)
  Displacement:  10.250 um ( 2.03 row height)
Cell: axi_duv_bridge/aw_m2/U126 (MOAI1S)
  Input location: (1889.06,1857.36)
  Legal location: (1894.64,1852.32)
  Displacement:   7.519 um ( 1.49 row height)
Cell: axi_duv_bridge/U971 (NR2)
  Input location: (1887.2,1857.36)
  Legal location: (1881.62,1852.32)
  Displacement:   7.519 um ( 1.49 row height)
Cell: axi_duv_bridge/U969 (NR2)
  Input location: (1892.78,1857.36)
  Legal location: (1898.36,1852.32)
  Displacement:   7.519 um ( 1.49 row height)
Cell: gre_mt_inst_12306 (BUF4CK)
  Input location: (1869.22,1862.4)
  Legal location: (1864.26,1857.36)
  Displacement:   7.071 um ( 1.40 row height)
Cell: gre_mt_inst_12312 (BUF4CK)
  Input location: (1876.04,1867.44)
  Legal location: (1880.38,1862.4)
  Displacement:   6.651 um ( 1.32 row height)
Cell: axi_duv_bridge/aw_m2/U212 (ND2S)
  Input location: (1966.56,1912.8)
  Legal location: (1970.9,1917.84)
  Displacement:   6.651 um ( 1.32 row height)
Cell: axi_duv_bridge/U804 (NR2)
  Input location: (1862.4,1862.4)
  Legal location: (1858.68,1857.36)
  Displacement:   6.264 um ( 1.24 row height)

Legalization succeeded.
Total Legalizer CPU: 6.415
Total Legalizer Wall Time: 6.423
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:  8564 s (  2.38 hr )  ELAPSE:  1075 s (  0.30 hr )  MEM-PEAK:  4143 MB
****************************************
Report : Power/Ground Connection Summary
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:58:44 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 32862/32862
Ground net VSS                32862/32862
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9102 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Turn off antenna since no rule is specified
Warning: Cannot find a default contact code for layer contact. (ZRT-022)
Warning: Ignore 405 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (via) needs more than one tracks
Warning: Layer metal1 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.580. (ZRT-026)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 8.90 outside the layer range.
Warning: Standard cell pin DFCLRBN/LD has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HS/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUF1S/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin MXL2HS/OB has no valid via regions. (ZRT-044)
Warning: Standard cell pin ND3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin OR2B1/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XOR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XNR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HP/O has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:01 usr=0:00:32 total=0:00:33
[End of Read DB] Stage (MB): Used   77  Alloctr   81  Proc    0 
[End of Read DB] Total (MB): Used   84  Alloctr   89  Proc 9102 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Reducing number of threads in GR to 16
numPartCol 2 numPartRow 2 numCol 384 numRow 384
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Design statistics:
Design Bounding Box (0.00,0.00,3752.70,3750.00)
Number of routing layers = 6
layer metal1, dir Hor, min width = 0.24, min space = 0.24 pitch = 0.56
layer metal2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal5, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal6, dir Ver, min width = 1.2, min space = 1 pitch = 2.4
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   91  Alloctr   95  Proc 9102 
Net statistics:
Total number of nets     = 34285
Number of nets to route  = 33856
Number of single or zero port nets = 399
Number of nets with min-layer-mode soft = 139
Number of nets with min-layer-mode soft-cost-low = 139
1018 nets are partially connected,
 of which 8 are detail routed and 1017 are global routed.
32868 nets are fully connected,
 of which 30 are detail routed and 32804 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   17  Alloctr   19  Proc    0 
[End of Build All Nets] Total (MB): Used  108  Alloctr  114  Proc 9102 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Average gCell capacity  4.03     on layer (1)    metal1
Average gCell capacity  4.42     on layer (2)    metal2
Average gCell capacity  5.03     on layer (3)    metal3
Average gCell capacity  4.16     on layer (4)    metal4
Average gCell capacity  6.21     on layer (5)    metal5
Average gCell capacity  2.10     on layer (6)    metal6
Average number of tracks per gCell 8.99  on layer (1)    metal1
Average number of tracks per gCell 8.14  on layer (2)    metal2
Average number of tracks per gCell 8.99  on layer (3)    metal3
Average number of tracks per gCell 8.14  on layer (4)    metal4
Average number of tracks per gCell 8.99  on layer (5)    metal5
Average number of tracks per gCell 2.10  on layer (6)    metal6
Number of gCells = 3325680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   61  Alloctr   61  Proc    0 
[End of Build Congestion map] Total (MB): Used  170  Alloctr  176  Proc 9102 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Net Count 33856, Total HPWL 2361387 microns
HPWL   0 ~  100 microns: Net Count    28755     Total HPWL     702212 microns
HPWL 100 ~  200 microns: Net Count     2294     Total HPWL     329018 microns
HPWL 200 ~  300 microns: Net Count      952     Total HPWL     231977 microns
HPWL 300 ~  400 microns: Net Count      573     Total HPWL     200616 microns
HPWL 400 ~  500 microns: Net Count      328     Total HPWL     145809 microns
HPWL 500 ~  600 microns: Net Count      245     Total HPWL     134332 microns
HPWL 600 ~  700 microns: Net Count      188     Total HPWL     120954 microns
HPWL 700 ~  800 microns: Net Count      129     Total HPWL      96713 microns
HPWL 800 ~  900 microns: Net Count      159     Total HPWL     136027 microns
HPWL 900 ~ 1000 microns: Net Count       47     Total HPWL      44468 microns
HPWL     > 1000 microns: Net Count      186     Total HPWL     219257 microns
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   86  Alloctr   88  Proc    0 
[End of Build Data] Total (MB): Used  171  Alloctr  178  Proc 9102 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  347  Alloctr  354  Proc 9102 
Information: Using 16 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 2 numPartRow 2 numCol 384 numRow 384
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  348  Alloctr  354  Proc 9102 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Initial. Routing result:
Initial. Both Dirs: Overflow =   271 Max = 3 GRCs =   438 (0.04%)
Initial. H routing: Overflow =   178 Max = 2 (GRCs =  4) GRCs =   299 (0.05%)
Initial. V routing: Overflow =    93 Max = 3 (GRCs =  3) GRCs =   139 (0.03%)
Initial. metal1     Overflow =   171 Max = 2 (GRCs =  4) GRCs =   291 (0.05%)
Initial. metal2     Overflow =    93 Max = 3 (GRCs =  3) GRCs =   138 (0.02%)
Initial. metal3     Overflow =     7 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
Initial. metal4     Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  1 GRCs =     1 (0.00%)
Initial. H routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal1     Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2409432.76
Initial. Layer metal1 wire length = 26879.04
Initial. Layer metal2 wire length = 565685.66
Initial. Layer metal3 wire length = 795737.45
Initial. Layer metal4 wire length = 590986.19
Initial. Layer metal5 wire length = 332328.76
Initial. Layer metal6 wire length = 97815.66
Initial. Total Number of Contacts = 226786
Initial. Via VIA12A count = 111155
Initial. Via VIA23 count = 98781
Initial. Via VIA34 count = 12940
Initial. Via VIA45 count = 3163
Initial. Via VIA56 count = 747
Initial. completed.

Start GR phase 1
Mon Jan  8 22:58:49 2024
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  348  Alloctr  355  Proc 9102 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
phase1. Routing result:
phase1. Both Dirs: Overflow =   202 Max = 3 GRCs =   369 (0.03%)
phase1. H routing: Overflow =   137 Max = 1 (GRCs = 255) GRCs =   255 (0.05%)
phase1. V routing: Overflow =    65 Max = 3 (GRCs =   1) GRCs =   114 (0.02%)
phase1. metal1     Overflow =   137 Max = 1 (GRCs = 255) GRCs =   255 (0.05%)
phase1. metal2     Overflow =    65 Max = 3 (GRCs =   1) GRCs =   114 (0.02%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2409408.15
phase1. Layer metal1 wire length = 26817.64
phase1. Layer metal2 wire length = 565175.86
phase1. Layer metal3 wire length = 795376.27
phase1. Layer metal4 wire length = 591470.53
phase1. Layer metal5 wire length = 332752.19
phase1. Layer metal6 wire length = 97815.66
phase1. Total Number of Contacts = 226809
phase1. Via VIA12A count = 111136
phase1. Via VIA23 count = 98785
phase1. Via VIA34 count = 12972
phase1. Via VIA45 count = 3169
phase1. Via VIA56 count = 747
phase1. completed.

Start GR phase 2
Mon Jan  8 22:58:50 2024
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  348  Alloctr  355  Proc 9102 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
phase2. Routing result:
phase2. Both Dirs: Overflow =   202 Max = 3 GRCs =   369 (0.03%)
phase2. H routing: Overflow =   137 Max = 1 (GRCs = 255) GRCs =   255 (0.05%)
phase2. V routing: Overflow =    65 Max = 3 (GRCs =   1) GRCs =   114 (0.02%)
phase2. metal1     Overflow =   137 Max = 1 (GRCs = 255) GRCs =   255 (0.05%)
phase2. metal2     Overflow =    65 Max = 3 (GRCs =   1) GRCs =   114 (0.02%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2409408.15
phase2. Layer metal1 wire length = 26817.64
phase2. Layer metal2 wire length = 565175.86
phase2. Layer metal3 wire length = 795376.27
phase2. Layer metal4 wire length = 591470.53
phase2. Layer metal5 wire length = 332752.19
phase2. Layer metal6 wire length = 97815.66
phase2. Total Number of Contacts = 226809
phase2. Via VIA12A count = 111136
phase2. Via VIA23 count = 98785
phase2. Via VIA34 count = 12972
phase2. Via VIA45 count = 3169
phase2. Via VIA56 count = 747
phase2. completed.

Start GR phase 3
Mon Jan  8 22:58:51 2024
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  348  Alloctr  355  Proc 9102 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
phase3. Routing result:
phase3. Both Dirs: Overflow =   202 Max = 3 GRCs =   369 (0.03%)
phase3. H routing: Overflow =   137 Max = 1 (GRCs = 255) GRCs =   255 (0.05%)
phase3. V routing: Overflow =    65 Max = 3 (GRCs =   1) GRCs =   114 (0.02%)
phase3. metal1     Overflow =   137 Max = 1 (GRCs = 255) GRCs =   255 (0.05%)
phase3. metal2     Overflow =    65 Max = 3 (GRCs =   1) GRCs =   114 (0.02%)
phase3. metal3     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. metal4     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. metal5     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  1 GRCs =     1 (0.00%)
phase3. H routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal1     Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. metal2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 2409408.15
phase3. Layer metal1 wire length = 26817.64
phase3. Layer metal2 wire length = 565175.86
phase3. Layer metal3 wire length = 795376.27
phase3. Layer metal4 wire length = 591470.53
phase3. Layer metal5 wire length = 332752.19
phase3. Layer metal6 wire length = 97815.66
phase3. Total Number of Contacts = 226809
phase3. Via VIA12A count = 111136
phase3. Via VIA23 count = 98785
phase3. Via VIA34 count = 12972
phase3. Via VIA45 count = 3169
phase3. Via VIA56 count = 747
phase3. completed.
Total number of nets with coarse-to-detailed routing failures: 0
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:12 total=0:00:14
[End of Whole Chip Routing] Stage (MB): Used  264  Alloctr  266  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  348  Alloctr  355  Proc 9102 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)

Congestion utilization per direction:
Average vertical track utilization   =  6.17 %
Peak    vertical track utilization   = 114.29 %
Average horizontal track utilization =  3.54 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -51  Alloctr  -51  Proc    0 
[GR: Done] Total (MB): Used  299  Alloctr  306  Proc 9102 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:07 
[GR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:00:45 total=0:00:48
[GR: Done] Stage (MB): Used  292  Alloctr  298  Proc    0 
[GR: Done] Total (MB): Used  299  Alloctr  306  Proc 9102 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:09 
[End of Global Routing] Elapsed cpu  time: sys=0:00:03 usr=0:00:46 total=0:00:50
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 9102 

Global-route-opt Incremental Global-routing complete  CPU:  8611 s (  2.39 hr )  ELAPSE:  1085 s (  0.30 hr )  MEM-PEAK:  4143 MB
Co-efficient Ratio Summary:
4.193421600052  6.578038126227  2.479639230764  7.744181340401  0.485050000353  3.179565833784  5.567214754587  2.894451687461  6.565338509634  9.017935805874  441.124378493398  6.922784385160  7.815573408527
4.420834117280  1.811560443283  9.922502651811  6.462399806413  8.237022122693  8.718402961931  4.242940666909  6.875275296466  1.318489611212  4.657877622478  894.246479522191  1.930860360963  7.344697942700  1.484490613840  4.500076803750
2.060531699785  4.588422993487  2.011679504924  6.784739177862  2.430567183867  3.879771541805  8.450958570596  1.115122214701  2.873375636482  1.355131898278  482.055556518372  5.779721733443  6.401421586760  9.731684517389  4.385796366981
9.999761751260  7.347087760485  6.393266764172  8.063326483131  4.288630190245  5.817928364870  2.343539722627  0.037325205045  0.494197959579  8.173641813985  385.162739402100  6.290846147185  8.968722707466  5.306318048788  0.882400668572
5.367847593456  1.826354097444  2.637726095401  5.283406761425  3.867463816766  5.291991874740  2.249505136567  9.662159775706  1.856678807311  4.610371014723  252.738879075365  7.346210441822  1.072761562469  7.562003527387  1.193353560867
3.380650480704  3.459472455177  4.093368481569  9.944897611549  0.206860152609  4.522000145824  6.919095945907  6.892196541709  5.120322619244  4.435476292308  557.571557405588  3.049543726522  4.827623379456  7.350449870545  1.168603001288
8.717343471019  0.993966295058  3.361795292489  3.894686263765  2.116996953270  7.452994665626  2.309097940979  5.558071113699  3.113546399542  0.072180162525  506.741649376900  6.072217343711  0.173597435135  8.115158462695  8.267730233424
3.493832024518  2.162179108673  6.121434240771  3.111576821040  8.235191416280  3.561612866938  0.220195692842  6.031321558445  0.248199735153  3.593592313535  538.268987201280  4.702562568126  5.303246300041  7.760372433183  3.872897481644
8.557737196477  8.373112452347  6.801055947911  1.494121725421  2.305316610900  7.627270112330  8.107178452560  7.471105685851  4.743714645798  4.676975334932  552.341597015511  9.577697873005  0.823456607546  8.503076819614  2.141591027813
0.334141833287  7.515565096862  0.989360293850  0.264254190202  0.920846499784  7.149511774674  5.773404731712  7.472148898159  2.074178665836  1.463719704135  370.506404509910  1.565840502798  2.064225302827  9.245265623407  2.595809869363
0.086963367137  1.037847095134  5.157027413829  1.564766544246  9.766505239565  9.210874802189  6.473823894401  4.638320231610  4.193595827677  6.578034073730  378.626719927777  4.097407190104  8.508294435331  7.956553378455  6.721807058728
9.445438746899  6.592121788883  1.793750589924  0.467080693398  6.343950985160  7.812396408527  4.420834112383  1.811566190796  9.922676820846  6.462391906413  954.465003469387  1.429949243142  4.297250090968  7.527869646613  1.807664544146
5.787932247316  3.589181124438  1.351036962200  7.341410542700  1.484438813840  4.500644403750  2.060531697663  4.588428696212  2.011743729271  6.784735577862  374.719600640238  7.556804403284  5.098081459611  1.512341470128  7.396224320513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347083463210  6.393330989429  8.063322883131  559.527552788058  1.371592300723  4.356106662700  3.732640504504  9.478456639281
7.363161398525  4.405441002100  6.611012747185  8.965545707466  5.306356248788  0.882078268572  5.367847591334  1.826350790279  2.637890210758  5.283402161425  417.400825676652  9.778847474022  4.953707056796  6.215097570618  5.626541413446
1.036181472312  1.071581675365  7.767486041822  1.079584562469  7.562041730742  1.193921101630  3.380650088682  3.459478158902  4.093432606816  9.944894211549  151.340558924445  2.889770405169  1.902728990768  9.219774170951  2.091922606744
3.546609230842  6.814269005588  3.460719326522  4.824446379456  7.350487070545  1.168271601288  8.717343371851  0.993952970837  3.361859499780  3.894674363765  342.353446527074  5.878122712623  0.902988897955  5.807231769931  1.313309235100
7.217096259339  5.159474480599  6.493222307300  0.170316335135  8.115196662695  8.267308833424  3.493832924350  2.162165883179  6.121598447528  3.111563721040  954.197604828035  6.740938443802  2.012753084260  3.132555244502  4.802983963135
9.359521350332  7.563451515879  4.123477822715  5.300058100041  7.760313533183  3.872465081644  8.557737188484  8.373118248293  6.801129242435  1.494121325421  361.119185890076  2.306763083081  0.710039056074  7.110968985147  4.364474927646
7.697943490051  1.693877313982  9.998999021476  0.820268407546  8.503017919614  2.141169627813  0.334141833553  7.515561794379  0.989434400069  0.264251690202  123.631601378471  4.530527017457  7.343667971274  7.214289215920  7.400876931414
6.371380410124  9.843613591630  1.986197644418  2.061037802827  9.245295623407  2.595477269363  0.086963367403  1.037843793641  5.157191620038  1.564763044246  007.200673356592  1.666736818964  7.385566540146  3.832415861041  9.342592115565
7.803817370624  7.963928919497  4.418754232824  8.505006935331  7.956583378455  6.721475458728  9.445438746165  6.592127486390  1.793824796133  0.467087193398  765.934508916078  1.818989502744  2.086697738318  1.156001679699  2.250692932464
6.239500648982  3.702212451007  1.840296385862  4.294062590968  7.527899646613  1.807232944146  5.787932247876  3.589187822191  1.351100179665  7.341417042700  279.082391784045  0.643789025020  6.056345266345  8.842251221220  1.167382875967
8.473967783824  3.056717232958  7.977150295904  5.095893959611  1.512371470128  7.396892720513  5.512169827835  1.398264818372  5.190061542145  6.408241686760  004.701781138943  8.115735348199  9.979351414873  4.708738921063  9.326008890780
6.332698310742  8.863018970778  1.792832592443  4.353918162700  3.732670504504  9.478024039281  7.363161398525  4.405447702100  6.611186956887  8.965542807466  661.274134278808  8.886165507253  6.787935633418  2.635461627926  3.772031923652
8.340626149138  6.746381868372  9.199187666742  4.950519556796  6.215027570618  5.626119813446  1.036181472312  1.071587375365  7.767550250524  1.079581662469  887.843682138711  9.971455736733  8.068224368234  5.947207490240  9.336270539499
4.489711151502  0.686014116165  2.200010697889  1.909530490768  9.219704170951  2.091590006744  3.546609230842  6.814265705588  3.460883535224  4.824443479456  866.687217454511  6.406409878887  1.737513685109  9.395689683733  6.178959826838
9.467726389659  1.699695991924  5.299466136573  0.909792997955  5.807261369931  1.313977635100  7.217096252547  5.159484976900  6.493395924606  0.170321935135  942.158997469582  6.319129242434  9.386478635021  6.216970817961  2.142853427731
1.156782117110  3.519141292985  6.161286267752  2.019567184260  3.132585844502  4.802551363135  9.359521353540  7.563461001280  4.123540449011  5.300063700041  807.670684518338  7.825844064485  5.776994048483  7.311216329368  0.105934286714
9.412422543876  0.531661002998  2.727011245903  0.717847556074  7.110998585147  4.364042327646  7.697943493242  1.693874415511  9.998062734421  0.820269207546  981.958047761421  4.795324931303  3.417369555375  1.556561937909  8.936450036702
6.425459020209  2.084649978471  4.951177467457  7.340473171274  7.214219815920  7.400444331414  6.371380413524  9.843610709910  1.986260463114  2.061038602827  055.178559940725  9.126103786300  8.699512940310  3.784761864151  5.702172033615
6.476694424697  6.650523956592  1.087480218964  7.382389440146  3.832453161041  9.342160515565  7.803817373024  7.963925127777  4.418827051520  8.505007735331  826.207324445567  2.726922622894  4.546050816565  9.212130139017  9.375489643104
6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260832464  6.239500641382  3.702219769387  1.840313802344  4.294064990968  883.350303261318  0.302770014657  8.796400987635  8.918174719113  5.103027996373
4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056714540238  7.977277712486  5.095895359611  282.808586612873  9.268758651355  1.219168983513  9.826873337251  9.099164244364
0.824458676097  3.162271738943  8.536496698199  9.976175914873  4.708776321063  9.326676790780  6.332698313142  8.863015288058  1.792959019925  4.353910562700  404.838499050494  7.481989528173  6.319315052544  0.544162710066  1.101605618589
6.554570746653  0.635624878808  8.207826857253  6.784759133418  2.635409027926  3.772609823652  8.340626142538  6.746388176652  9.199204183224  4.950511956796  752.173196661856  2.290467944610  3.611323431210  7.158129036577  6.748035082210
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design top has 34282 nets, 33820 global routed, 64 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.737255
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254905 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217581 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197728 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34280, routed nets = 33884, across physical hierarchy nets = 0, parasitics cached nets = 34280, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: Mfunc:max
2: Mfunc:min

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: cpu_clk
8: axi_clk
9: rom_clk
10: dram_clk
11: pwm_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0004     0.0007      3   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0004     0.0007   0.0007      3   0.0000     0.0000      0       67  1279.8553       69 1316714496
    2   *        -          -        -      -   0.0000     0.0000      0       75   676.6082       82          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0004     0.0007   0.0007      3   0.0000     0.0000      0       75  1280.4847       82 1316714496   6895866.00      32862        625       4319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0004     0.0007   0.0007      3   0.0000     0.0000      0       75       82 1316714496   6895866.00      32862

Global-route-opt command complete                CPU:  8755 s (  2.43 hr )  ELAPSE:  1091 s (  0.30 hr )  MEM-PEAK:  4143 MB
Global-route-opt command statistics  CPU=2759 sec (0.77 hr) ELAPSED=245 sec (0.07 hr) MEM-PEAK=4.046 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2024-01-08 22:59:00 / Session: 0.30 hr / Command: 0.15 hr / Memory: 4144 MB (FLW-8100)
report_timing
Warning: Scenario Mfunc:min is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:59:00 2024
****************************************

  Startpoint: CPU_wrapper/CPU2/MEM_WB0/forward_rd_out_reg_2_ (rising edge-triggered flip-flop clocked by cpu_clk)
  Endpoint: CPU_wrapper/L1C_inst1/TA/i_tag_array (rising edge-triggered flip-flop clocked by cpu_clk)
  Mode: Mfunc
  Corner: max
  Scenario: Mfunc:max
  Path Group: cpu_clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock cpu_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.79      0.79

  CPU_wrapper/CPU2/MEM_WB0/forward_rd_out_reg_2_/CK (DFCLRBN)
                                                   0.00      0.79 r
  CPU_wrapper/CPU2/MEM_WB0/forward_rd_out_reg_2_/Q (DFCLRBN)
                                                   0.55      1.34 r
  CPU_wrapper/CPU2/Reg_file0/ZBUF_486_inst_1928/O (BUF6)
                                                   0.22      1.56 r
  CPU_wrapper/CPU2/Reg_file0/U272/O (INV4)         0.08      1.64 f
  CPU_wrapper/CPU2/Reg_file0/U82/O (OR3B2)         0.23      1.88 f
  CPU_wrapper/CPU2/Reg_file0/U437/O (INV2)         0.10      1.98 r
  CPU_wrapper/CPU2/Reg_file0/U233/O (BUF6)         0.27      2.25 r
  CPU_wrapper/CPU2/Reg_file0/ctmTdsLR_1_9012/O (AN2T)
                                                   0.49      2.74 r
  CPU_wrapper/CPU2/Reg_file0/U3022/O (AO222S)      0.48      3.22 r
  CPU_wrapper/CPU2/Reg_file0/ctmTdsLR_3_9197/O (OR2)
                                                   0.25      3.47 r
  CPU_wrapper/CPU2/Reg_file0/ctmTdsLR_2_11755/O (NR2)
                                                   0.11      3.58 f
  CPU_wrapper/CPU2/Reg_file0/ctmTdsLR_1_11754/O (ND3P)
                                                   0.14      3.72 r
  CPU_wrapper/CPU2/Reg_file0/U296/O (AO22S)        0.31      4.03 r
  CPU_wrapper/CPU2/Reg_file0/U438/O (INV1S)        0.20      4.22 f
  CPU_wrapper/CPU2/Reg_file0/U967/O (MOAI1)        0.26      4.48 r
  CPU_wrapper/CPU2/Mux2_15/ctmTdsLR_1_9588/O (MUX2S)
                                                   0.25      4.73 r
  CPU_wrapper/CPU2/Comparator0/r371/U252/O (INV1S)
                                                   0.15      4.87 f
  CPU_wrapper/CPU2/Comparator0/r371/U223/O (XNR2HS)
                                                   0.18      5.05 f
  CPU_wrapper/CPU2/Comparator0/r371/U251/O (NR2P)
                                                   0.19      5.24 r
  CPU_wrapper/CPU2/Comparator0/r371/U332/O (ND2P)
                                                   0.11      5.35 f
  CPU_wrapper/CPU2/Comparator0/r371/U210/O (NR2P)
                                                   0.12      5.48 r
  CPU_wrapper/CPU2/Comparator0/r371/U209/O (ND2P)
                                                   0.09      5.56 f
  CPU_wrapper/CPU2/Comparator0/r371/U240/O (OAI12H)
                                                   0.19      5.76 r
  CPU_wrapper/CPU2/Comparator0/r371/U227/O (AOI12H)
                                                   0.11      5.87 f
  CPU_wrapper/CPU2/Comparator0/r371/U180/O (OAI12H)
                                                   0.18      6.05 r
  CPU_wrapper/CPU2/Comparator0/r371/U182/O (AOI12H)
                                                   0.12      6.16 f
  CPU_wrapper/CPU2/Comparator0/r371/U245/O (OAI12H)
                                                   0.17      6.34 r
  CPU_wrapper/CPU2/Comparator0/ctmTdsLR_3_10136/O (OA12S)
                                                   0.23      6.57 r
  CPU_wrapper/CPU2/Comparator0/ctmTdsLR_1_10134/OB (MXL2HS)
                                                   0.12      6.69 f
  CPU_wrapper/CPU2/Comparator0/U3/OB (MXL2HS)      0.21      6.89 r
  CPU_wrapper/CPU2/Control0/U3/O (ND3P)            0.14      7.03 f
  CPU_wrapper/CPU2/Control0/U5/O (ND2T)            0.13      7.16 r
  CPU_wrapper/CPU2/Mux16_1_0/U31/O (AN2)           0.28      7.44 r
  CPU_wrapper/CPU2/Mux16_1_0/U44/O (AN2T)          0.51      7.95 r
  CPU_wrapper/CPU2/Mux16_1_0/U251/O (AOI22S)       0.12      8.07 f
  CPU_wrapper/CPU2/Mux16_1_0/U253/O (ND2S)         0.16      8.23 r
  CPU_wrapper/CPU2/Mux16_1_0/U26/O (OR3P)          0.31      8.54 r
  CPU_wrapper/L1C_inst1/U15/O (INV4)               0.11      8.65 f
  CPU_wrapper/L1C_inst1/U18/O (OAI22HP)            0.21      8.86 r
  CPU_wrapper/L1C_inst1/TA/ZBUF_13_inst_1247/O (BUF3)
                                                   0.29      9.15 r
  CPU_wrapper/L1C_inst1/TA/i_tag_array/A4 (tag_array)
                                                   0.01      9.16 r
  data arrival time                                          9.16

  clock cpu_clk (rise edge)                       10.00     10.00
  clock network delay (propagated)                 0.78     10.78
  CPU_wrapper/L1C_inst1/TA/i_tag_array/CK (tag_array)
                                                   0.00     10.78 r
  clock uncertainty                               -0.50     10.28
  library setup time                              -1.12      9.16
  data required time                                         9.16
  ------------------------------------------------------------------------
  data required time                                         9.16
  data arrival time                                         -9.16
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00


report_timing -sign 4 > cts_setup.log
report_timing -sign 4 -delay_type min > cts_hold.log
save_block
Information: Saving block 'CHIP:top.design'
save_block -as CHIP:cts.design
Information: Saving 'CHIP:top.design' to 'CHIP:cts.design'. (DES-028)
save_lib
Saving library 'CHIP'
###############################
#     stage 3:    route       #
###############################
# if CTS slack < 0, can use following command optimize in route stage
set_app_options -name  route_opt.flow.enable_ccd  -value true
route_auto
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-01-08 22:59:04 / Session: 0.30 hr / Command: 0.00 hr / Memory: 4144 MB (FLW-8100)
Information: The net parasitics of block top are cleared. (TIM-123)
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Turn off antenna since no rule is specified
Warning: Cannot find a default contact code for layer contact. (ZRT-022)
Warning: Ignore 405 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (via) needs more than one tracks
Warning: Layer metal1 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.580. (ZRT-026)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 8.90 outside the layer range.
Warning: Standard cell pin DFCLRBN/LD has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HS/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUF1S/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin MXL2HS/OB has no valid via regions. (ZRT-044)
Warning: Standard cell pin ND3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XOR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin OR2B1/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XNR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HP/O has no valid via regions. (ZRT-044)
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 32 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:01 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[Track Assign: Read routes] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Track Assign: Read routes] Total (MB): Used   97  Alloctr  101  Proc 9102 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Assign Vertical partitions, iteration 0
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Number of wires with overlap after iteration 0 = 81887 of 295926


[Track Assign: Iteration 0] Elapsed real time: 0:00:05 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:29
[Track Assign: Iteration 0] Stage (MB): Used   19  Alloctr   24  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   96  Alloctr  106  Proc 9102 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Assign Vertical partitions, iteration 1
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

[Track Assign: Iteration 1] Elapsed real time: 0:00:08 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:35 total=0:00:35
[Track Assign: Iteration 1] Stage (MB): Used   19  Alloctr   25  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   97  Alloctr  107  Proc 9102 

Number of wires with overlap after iteration 1 = 50653 of 273244


Wire length and via report:
---------------------------
Number of metal1 wires: 13931             : 0
Number of metal2 wires: 159373           VIA12A: 117237
Number of metal3 wires: 87615            VIA23: 129358
Number of metal4 wires: 9591             VIA34: 15945
Number of metal5 wires: 2272             VIA45: 3437
Number of metal6 wires: 462              VIA56: 799
Total number of wires: 273244            vias: 266776

Total metal1 wire length: 28812.6
Total metal2 wire length: 578911.2
Total metal3 wire length: 834029.2
Total metal4 wire length: 605991.6
Total metal5 wire length: 334024.7
Total metal6 wire length: 100916.8
Total wire length: 2482686.2

Longest metal1 wire length: 1135.8
Longest metal2 wire length: 957.0
Longest metal3 wire length: 1447.1
Longest metal4 wire length: 1071.3
Longest metal5 wire length: 1506.6
Longest metal6 wire length: 959.3


[Track Assign: Done] Elapsed real time: 0:00:09 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:55 total=0:00:56
[Track Assign: Done] Stage (MB): Used   12  Alloctr   11  Proc    0 
[Track Assign: Done] Total (MB): Used   90  Alloctr   93  Proc 9102 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Dr init] Total (MB): Used  105  Alloctr  108  Proc 9102 
Total number of nets = 34285, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 32 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  4464/5625 Partitions, Violations =      13
Routed  4465/5625 Partitions, Violations =      23
Routed  4466/5625 Partitions, Violations =      43
Routed  4467/5625 Partitions, Violations =      57
Routed  4468/5625 Partitions, Violations =      57
Routed  4469/5625 Partitions, Violations =      57
Routed  4470/5625 Partitions, Violations =      57
Routed  4471/5625 Partitions, Violations =      79
Routed  4472/5625 Partitions, Violations =      79
Routed  4473/5625 Partitions, Violations =      81
Routed  4474/5625 Partitions, Violations =      95
Routed  4475/5625 Partitions, Violations =      91
Routed  4476/5625 Partitions, Violations =      97
Routed  4477/5625 Partitions, Violations =      97
Routed  4478/5625 Partitions, Violations =      100
Routed  4479/5625 Partitions, Violations =      129
Routed  4480/5625 Partitions, Violations =      120
Routed  4481/5625 Partitions, Violations =      131
Routed  4482/5625 Partitions, Violations =      131
Routed  4483/5625 Partitions, Violations =      157
Routed  4484/5625 Partitions, Violations =      157
Routed  4485/5625 Partitions, Violations =      167
Routed  4486/5625 Partitions, Violations =      192
Routed  4487/5625 Partitions, Violations =      192
Routed  4488/5625 Partitions, Violations =      192
Routed  4489/5625 Partitions, Violations =      192
Routed  4490/5625 Partitions, Violations =      194
Routed  4491/5625 Partitions, Violations =      194
Routed  4492/5625 Partitions, Violations =      194
Routed  4493/5625 Partitions, Violations =      208
Routed  4494/5625 Partitions, Violations =      198
Routed  4495/5625 Partitions, Violations =      189
Routed  4496/5625 Partitions, Violations =      189
Routed  4497/5625 Partitions, Violations =      189
Routed  4498/5625 Partitions, Violations =      189
Routed  4499/5625 Partitions, Violations =      189
Routed  4500/5625 Partitions, Violations =      195
Routed  4501/5625 Partitions, Violations =      195
Routed  4502/5625 Partitions, Violations =      185
Routed  4503/5625 Partitions, Violations =      189
Routed  4504/5625 Partitions, Violations =      196
Routed  4505/5625 Partitions, Violations =      207
Routed  4506/5625 Partitions, Violations =      214
Routed  4507/5625 Partitions, Violations =      243
Routed  4508/5625 Partitions, Violations =      243
Routed  4509/5625 Partitions, Violations =      243
Routed  4510/5625 Partitions, Violations =      243
Routed  4511/5625 Partitions, Violations =      243
Routed  4512/5625 Partitions, Violations =      243
Routed  4513/5625 Partitions, Violations =      243
Routed  4514/5625 Partitions, Violations =      243
Routed  4515/5625 Partitions, Violations =      243
Routed  4516/5625 Partitions, Violations =      243
Routed  4517/5625 Partitions, Violations =      243
Routed  4518/5625 Partitions, Violations =      243
Routed  4519/5625 Partitions, Violations =      243
Routed  4520/5625 Partitions, Violations =      243
Routed  4521/5625 Partitions, Violations =      243
Routed  4522/5625 Partitions, Violations =      245
Routed  4523/5625 Partitions, Violations =      246
Routed  4524/5625 Partitions, Violations =      251
Routed  4525/5625 Partitions, Violations =      251
Routed  4526/5625 Partitions, Violations =      251
Routed  4527/5625 Partitions, Violations =      251
Routed  4528/5625 Partitions, Violations =      251
Routed  4529/5625 Partitions, Violations =      251
Routed  4530/5625 Partitions, Violations =      251
Routed  4531/5625 Partitions, Violations =      251
Routed  4532/5625 Partitions, Violations =      251
Routed  4533/5625 Partitions, Violations =      251
Routed  4534/5625 Partitions, Violations =      251
Routed  4535/5625 Partitions, Violations =      251
Routed  4536/5625 Partitions, Violations =      251
Routed  4537/5625 Partitions, Violations =      251
Routed  4538/5625 Partitions, Violations =      251
Routed  4539/5625 Partitions, Violations =      251
Routed  4540/5625 Partitions, Violations =      245
Routed  4541/5625 Partitions, Violations =      245
Routed  4542/5625 Partitions, Violations =      245
Routed  4543/5625 Partitions, Violations =      245
Routed  4544/5625 Partitions, Violations =      245
Routed  4545/5625 Partitions, Violations =      245
Routed  4546/5625 Partitions, Violations =      271
Routed  4547/5625 Partitions, Violations =      271
Routed  4548/5625 Partitions, Violations =      271
Routed  4549/5625 Partitions, Violations =      271
Routed  4550/5625 Partitions, Violations =      271
Routed  4551/5625 Partitions, Violations =      271
Routed  4552/5625 Partitions, Violations =      265
Routed  4553/5625 Partitions, Violations =      265
Routed  4554/5625 Partitions, Violations =      265
Routed  4555/5625 Partitions, Violations =      271
Routed  4556/5625 Partitions, Violations =      271
Routed  4557/5625 Partitions, Violations =      265
Routed  4558/5625 Partitions, Violations =      265
Routed  4559/5625 Partitions, Violations =      273
Routed  4560/5625 Partitions, Violations =      273
Routed  4561/5625 Partitions, Violations =      273
Routed  4562/5625 Partitions, Violations =      273
Routed  4563/5625 Partitions, Violations =      282
Routed  4564/5625 Partitions, Violations =      282
Routed  4565/5625 Partitions, Violations =      282
Routed  4566/5625 Partitions, Violations =      282
Routed  4568/5625 Partitions, Violations =      282
Routed  4568/5625 Partitions, Violations =      282
Routed  4569/5625 Partitions, Violations =      282
Routed  4570/5625 Partitions, Violations =      282
Routed  4571/5625 Partitions, Violations =      282
Routed  4572/5625 Partitions, Violations =      288
Routed  4573/5625 Partitions, Violations =      315
Routed  4574/5625 Partitions, Violations =      330
Routed  4575/5625 Partitions, Violations =      330
Routed  4576/5625 Partitions, Violations =      338
Routed  4577/5625 Partitions, Violations =      338
Routed  4578/5625 Partitions, Violations =      338
Routed  4579/5625 Partitions, Violations =      338
Routed  4580/5625 Partitions, Violations =      338
Routed  4581/5625 Partitions, Violations =      335
Routed  4582/5625 Partitions, Violations =      335
Routed  4583/5625 Partitions, Violations =      335
Routed  4584/5625 Partitions, Violations =      335
Routed  4585/5625 Partitions, Violations =      335
Routed  4586/5625 Partitions, Violations =      335
Routed  4587/5625 Partitions, Violations =      335
Routed  4588/5625 Partitions, Violations =      335
Routed  4589/5625 Partitions, Violations =      330
Routed  4590/5625 Partitions, Violations =      346
Routed  4591/5625 Partitions, Violations =      346
Routed  4592/5625 Partitions, Violations =      340
Routed  4593/5625 Partitions, Violations =      340
Routed  4594/5625 Partitions, Violations =      340
Routed  4595/5625 Partitions, Violations =      340
Routed  4596/5625 Partitions, Violations =      340
Routed  4597/5625 Partitions, Violations =      348
Routed  4598/5625 Partitions, Violations =      348
Routed  4599/5625 Partitions, Violations =      366
Routed  4600/5625 Partitions, Violations =      366
Routed  4602/5625 Partitions, Violations =      366
Routed  4602/5625 Partitions, Violations =      366
Routed  4603/5625 Partitions, Violations =      366
Routed  4604/5625 Partitions, Violations =      366
Routed  4605/5625 Partitions, Violations =      366
Routed  4606/5625 Partitions, Violations =      359
Routed  4607/5625 Partitions, Violations =      357
Routed  4608/5625 Partitions, Violations =      359
Routed  4609/5625 Partitions, Violations =      359
Routed  4610/5625 Partitions, Violations =      359
Routed  4611/5625 Partitions, Violations =      377
Routed  4612/5625 Partitions, Violations =      377
Routed  4613/5625 Partitions, Violations =      377
Routed  4614/5625 Partitions, Violations =      377
Routed  4615/5625 Partitions, Violations =      397
Routed  4616/5625 Partitions, Violations =      397
Routed  4617/5625 Partitions, Violations =      397
Routed  4618/5625 Partitions, Violations =      394
Routed  4619/5625 Partitions, Violations =      394
Routed  4620/5625 Partitions, Violations =      394
Routed  4621/5625 Partitions, Violations =      394
Routed  4622/5625 Partitions, Violations =      394
Routed  4623/5625 Partitions, Violations =      394
Routed  4624/5625 Partitions, Violations =      394
Routed  4625/5625 Partitions, Violations =      409
Routed  4626/5625 Partitions, Violations =      409
Routed  4627/5625 Partitions, Violations =      414
Routed  4628/5625 Partitions, Violations =      414
Routed  4629/5625 Partitions, Violations =      420
Routed  4648/5625 Partitions, Violations =      446
Routed  4676/5625 Partitions, Violations =      497
Routed  4704/5625 Partitions, Violations =      508
Routed  4732/5625 Partitions, Violations =      537
Routed  4760/5625 Partitions, Violations =      626
Routed  4788/5625 Partitions, Violations =      678
Routed  4816/5625 Partitions, Violations =      709
Routed  4844/5625 Partitions, Violations =      714
Routed  4872/5625 Partitions, Violations =      714
Routed  4900/5625 Partitions, Violations =      720
Routed  4928/5625 Partitions, Violations =      754
Routed  4956/5625 Partitions, Violations =      793
Routed  4984/5625 Partitions, Violations =      871
Routed  5012/5625 Partitions, Violations =      901
Routed  5040/5625 Partitions, Violations =      911
Routed  5068/5625 Partitions, Violations =      874
Routed  5096/5625 Partitions, Violations =      817
Routed  5124/5625 Partitions, Violations =      786
Routed  5152/5625 Partitions, Violations =      825
Routed  5180/5625 Partitions, Violations =      860
Routed  5208/5625 Partitions, Violations =      833
Routed  5236/5625 Partitions, Violations =      801
Routed  5264/5625 Partitions, Violations =      767
Routed  5292/5625 Partitions, Violations =      732
Routed  5320/5625 Partitions, Violations =      648
Routed  5348/5625 Partitions, Violations =      690
Routed  5376/5625 Partitions, Violations =      651
Routed  5404/5625 Partitions, Violations =      601
Routed  5432/5625 Partitions, Violations =      509
Routed  5460/5625 Partitions, Violations =      476
Routed  5488/5625 Partitions, Violations =      381
Routed  5516/5625 Partitions, Violations =      372
Routed  5544/5625 Partitions, Violations =      259
Routed  5572/5625 Partitions, Violations =      180
Routed  5600/5625 Partitions, Violations =      112

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6
        Diff net spacing : 1
        Same net spacing : 2
        Short : 3

[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:42 usr=0:01:03 total=0:01:46
[Iter 0] Stage (MB): Used   44  Alloctr   48  Proc   53 
[Iter 0] Total (MB): Used  134  Alloctr  141  Proc 9155 

End DR iteration 0 with 5625 parts

Start DR iteration 1: non-uniform partition
Routed  1/22 Partitions, Violations =   4
Routed  2/22 Partitions, Violations =   4
Routed  3/22 Partitions, Violations =   3
Routed  4/22 Partitions, Violations =   0
Routed  5/22 Partitions, Violations =   0
Routed  6/22 Partitions, Violations =   0
Routed  7/22 Partitions, Violations =   0
Routed  8/22 Partitions, Violations =   0
Routed  9/22 Partitions, Violations =   0
Routed  10/22 Partitions, Violations =  0
Routed  12/22 Partitions, Violations =  0
Routed  12/22 Partitions, Violations =  0
Routed  13/22 Partitions, Violations =  0
Routed  14/22 Partitions, Violations =  0
Routed  15/22 Partitions, Violations =  0
Routed  16/22 Partitions, Violations =  0
Routed  17/22 Partitions, Violations =  0
Routed  18/22 Partitions, Violations =  0
Routed  19/22 Partitions, Violations =  0
Routed  20/22 Partitions, Violations =  0
Routed  21/22 Partitions, Violations =  0
Routed  22/22 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:06 
[Iter 1] Elapsed cpu  time: sys=0:01:06 usr=0:01:11 total=0:02:17
[Iter 1] Stage (MB): Used   44  Alloctr   48  Proc   53 
[Iter 1] Total (MB): Used  134  Alloctr  141  Proc 9155 

End DR iteration 1 with 22 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:01:06 usr=0:01:11 total=0:02:18
[DR] Stage (MB): Used    9  Alloctr   13  Proc   53 
[DR] Total (MB): Used   99  Alloctr  107  Proc 9155 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:01:06 usr=0:01:11 total=0:02:18
[DR: Done] Stage (MB): Used    9  Alloctr   13  Proc   53 
[DR: Done] Total (MB): Used   99  Alloctr  107  Proc 9155 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    2555683 micron
Total Number of Contacts =             282653
Total Number of Wires =                246376
Total Number of PtConns =              2304
Total Number of Routed Wires =       246376
Total Routed Wire Length =           2555096 micron
Total Number of Routed Contacts =       282653
        Layer      metal1 :      36252 micron
        Layer      metal2 :     562336 micron
        Layer      metal3 :     865970 micron
        Layer      metal4 :     652433 micron
        Layer      metal5 :     336812 micron
        Layer      metal6 :     101878 micron
        Via         VIA56 :        816
        Via         VIA45 :       3631
        Via         VIA34 :      24555
        Via         VIA23 :     132030
        Via        VIA12A :     121331
        Via   VIA12A(rot) :        290

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 282653 vias)
 
    Layer via        =  0.00% (0      / 121621  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (121621  vias)
    Layer via2       =  0.00% (0      / 132030  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (132030  vias)
    Layer via3       =  0.00% (0      / 24555   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24555   vias)
    Layer via4       =  0.00% (0      / 3631    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3631    vias)
    Layer via5       =  0.00% (0      / 816     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (816     vias)
 
  Total double via conversion rate    =  0.00% (0 / 282653 vias)
 
    Layer via        =  0.00% (0      / 121621  vias)
    Layer via2       =  0.00% (0      / 132030  vias)
    Layer via3       =  0.00% (0      / 24555   vias)
    Layer via4       =  0.00% (0      / 3631    vias)
    Layer via5       =  0.00% (0      / 816     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 282653 vias)
 
    Layer via        =  0.00% (0      / 121621  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (121621  vias)
    Layer via2       =  0.00% (0      / 132030  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (132030  vias)
    Layer via3       =  0.00% (0      / 24555   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24555   vias)
    Layer via4       =  0.00% (0      / 3631    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3631    vias)
    Layer via5       =  0.00% (0      / 816     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (816     vias)
 

Total number of nets = 34285
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2024-01-08 22:59:24 / Session: 0.31 hr / Command: 0.01 hr / Memory: 4197 MB (FLW-8100)
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2024-01-08 22:59:24 / Session: 0.31 hr / Command: 0.00 hr / Memory: 4197 MB (FLW-8100)
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:  8918 s (  2.48 hr )  ELAPSE:  1116 s (  0.31 hr )  MEM-PEAK:  4197 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design top has 34282 nets, 0 global routed, 33884 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'top'. (NEX-022)
---extraction options---
Corner: min
 late_cap_scale                : 1.
 late_res_scale                : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
Corner: max
 late_cap_scale                : 1.
 late_res_scale                : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 32
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: top 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 33884 nets are successfully extracted. (NEX-028)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254905 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217581 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197728 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34280, routed nets = 33884, across physical hierarchy nets = 0, parasitics cached nets = 34280, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt timing update complete          CPU:  8954 s (  2.49 hr )  ELAPSE:  1119 s (  0.31 hr )  MEM-PEAK:  4197 MB
INFO: Propagating Switching Activities
Note - message 'POW-024' limit (10) exceeded. Remainder will be suppressed.
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Scenario Mfunc:max, iteration 1: expecting at least 5
Scenario Mfunc:max, iteration 2: expecting at least 6
Scenario Mfunc:max, iteration 3: expecting at least 7
Scenario Mfunc:max, iteration 4: expecting at least 7
Scenario Mfunc:max, iteration 5: expecting at least 7
Scenario Mfunc:max, iteration 6: expecting at least 7
Scenario Mfunc:max, iteration 7: expecting at least 7
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: Mfunc:max
2: Mfunc:min

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: cpu_clk
8: axi_clk
9: rom_clk
10: dram_clk
11: pwm_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0617     0.9401     51   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0617     0.9401   0.9401     51   0.0000     0.0000      0       68  1280.7275       70 1316714496
    2   *        -          -        -      -   0.0000     0.0000      0       78   677.9291       84          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0617     0.9401   0.9401     51   0.0000     0.0000      0       79  1282.2977       84 1316714496   6895866.00      32862
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0617     0.9401   0.9401     51   0.0000     0.0000      0       79       84 1316714496   6895866.00      32862
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 32 threads
Route-opt initialization complete         CPU:  8994 s (  2.50 hr )  ELAPSE:  1129 s (  0.31 hr )  MEM-PEAK:  4197 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer metal1: cached 71 shapes out of 22544 total shapes.
Layer metal2: cached 8 shapes out of 119844 total shapes.
Cached 75224 vias out of 425953 total vias.
Total 0.4900 seconds to build cellmap data
Total 0.5700 seconds to load 32856 cell instances into cellmap
Moveable cells: 32791; Application fixed cells: 65; Macro cells: 0; User fixed cells: 0
33814 out of 34247 data nets are detail routed, 70 out of 70 clock nets are detail routed and total 34317 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 5.0534, cell height 5.0400, cell area 25.4689 for total 32856 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Some nets are not fully connected before route_opt. Some examples of open nets are listed below. (ROPT-004)
  cpu_rst
  axi_rst
  rom_rst
  dram_rst
  sram_rst
  pwm_rst
  sensor_ready
  sensor_out_0[31]
  sensor_out_0[30]
  sensor_out_0[29]
Warning: Cannot find any max transition constraint on the design. (OPT-070)


Route-opt optimization Phase 2 Iter  1          1.40        1.40      0.00       968    6895866.00  1316714496.00       32862              0.31      4197

Route-opt optimization Phase 3 Iter  1          1.40        1.40      0.00       968    6895866.00  1316714496.00       32862              0.31      4197

Route-opt optimization Phase 4 Iter  1          1.40        1.40      0.00       968    6891513.00  1316233216.00       32862              0.32      4197
Route-opt optimization Phase 4 Iter  2          1.40        1.40      0.00       968    6891513.00  1316233216.00       32862              0.32      4197
Route-opt optimization Phase 4 Iter  3          1.40        1.40      0.00       968    6891513.00  1316233216.00       32862              0.32      4197
Route-opt optimization Phase 4 Iter  4          1.40        1.40      0.00       968    6891513.00  1316233216.00       32862              0.32      4197

Route-opt optimization Phase 5 Iter  1          1.40        1.40      0.00       968    6892653.50  1316375552.00       32884              0.32      4197
Route-opt optimization Phase 5 Iter  2          1.40        1.40      0.00       968    6892653.50  1316375552.00       32884              0.32      4197
Route-opt optimization Phase 5 Iter  3          1.40        1.40      0.00       968    6892653.50  1316375552.00       32884              0.32      4197
Route-opt optimization Phase 5 Iter  4          1.40        1.40      0.00       968    6892653.50  1316375552.00       32884              0.32      4197
Route-opt optimization Phase 5 Iter  5          1.40        1.40      0.00       968    6892653.50  1316375552.00       32884              0.32      4197
Route-opt optimization Phase 5 Iter  6          1.40        1.40      0.00       968    6892653.50  1316375552.00       32884              0.32      4197
Route-opt optimization Phase 5 Iter  7          1.40        1.40      0.00       968    6892653.50  1316375552.00       32884              0.32      4197
Route-opt optimization Phase 5 Iter  8          1.40        1.40      0.00       968    6892653.50  1316375552.00       32884              0.32      4197
Route-opt optimization Phase 5 Iter  9          1.40        1.40      0.00       968    6892653.50  1316375552.00       32884              0.32      4197
Route-opt optimization Phase 5 Iter 10          1.40        1.40      0.00       968    6892653.50  1316375552.00       32884              0.32      4197
Route-opt optimization Phase 5 Iter 11          1.40        1.40      0.00       968    6892653.50  1316375552.00       32884              0.32      4197
Route-opt optimization Phase 5 Iter 12          1.40        1.40      0.00       968    6892653.50  1316375552.00       32884              0.32      4197
Route-opt optimization Phase 5 Iter 13          1.40        1.40      0.00       968    6892653.50  1316375552.00       32884              0.32      4197

Route-opt optimization Phase 6 Iter  1          1.40        1.40      0.00       953    6896606.50  1316821504.00       32884              0.32      4197
Route-opt optimization Phase 6 Iter  2          1.40        1.40      0.00       953    6896606.50  1316821504.00       32884              0.32      4197


Route-opt optimization Phase 8 Iter  1          1.40        1.40      0.00       953    6897025.00  1316851072.00       32885              0.32      4197
Information: CTS will work on the following scenarios. (CTS-101)
   Mfunc:max    (Mode: Mfunc; Corner: max)
   Mfunc:min    (Mode: Mfunc; Corner: min)
Information: CTS will work on all clocks in active scenarios, including 5 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   fsa0m_a_generic_core_c/BUF1
   fsa0m_a_generic_core_c/BUF12CK
   fsa0m_a_generic_core_c/BUF1CK
   fsa0m_a_generic_core_c/BUF1S
   fsa0m_a_generic_core_c/BUF2
   fsa0m_a_generic_core_c/BUF2CK
   fsa0m_a_generic_core_c/BUF3
   fsa0m_a_generic_core_c/BUF3CK
   fsa0m_a_generic_core_c/BUF4
   fsa0m_a_generic_core_c/BUF4CK
   fsa0m_a_generic_core_c/BUF6
   fsa0m_a_generic_core_c/BUF6CK
   fsa0m_a_generic_core_c/BUF8
   fsa0m_a_generic_core_c/BUF8CK
   fsa0m_a_generic_core_c/DELA
   fsa0m_a_generic_core_c/DELB
   fsa0m_a_generic_core_c/DELC
   fsa0m_a_generic_core_c/INV1
   fsa0m_a_generic_core_c/INV12
   fsa0m_a_generic_core_c/INV12CK
   fsa0m_a_generic_core_c/INV1CK
   fsa0m_a_generic_core_c/INV1S
   fsa0m_a_generic_core_c/INV2
   fsa0m_a_generic_core_c/INV2CK
   fsa0m_a_generic_core_c/INV3
   fsa0m_a_generic_core_c/INV3CK
   fsa0m_a_generic_core_c/INV4
   fsa0m_a_generic_core_c/INV4CK
   fsa0m_a_generic_core_c/INV6
   fsa0m_a_generic_core_c/INV6CK
   fsa0m_a_generic_core_c/INV8
   fsa0m_a_generic_core_c/INV8CK

ICG reference list:
   fsa0m_a_generic_core_c/GCKETF
   fsa0m_a_generic_core_c/GCKETN
   fsa0m_a_generic_core_c/GCKETP
   fsa0m_a_generic_core_c/GCKETT


register reference list:
   fsa0m_a_generic_core_c/DBFRBN
   fsa0m_a_generic_core_c/DBFRSBN
   fsa0m_a_generic_core_c/DBHRBN
   fsa0m_a_generic_core_c/DBHRBS
   fsa0m_a_generic_core_c/DBZRBN
   fsa0m_a_generic_core_c/DBZRSBN
   fsa0m_a_generic_core_c/DFCLRBN
   fsa0m_a_generic_core_c/DFCRBN
   fsa0m_a_generic_core_c/DFFN
   fsa0m_a_generic_core_c/DFFP
   fsa0m_a_generic_core_c/DFFS
   fsa0m_a_generic_core_c/DFFRBN
   fsa0m_a_generic_core_c/DFFRBP
   fsa0m_a_generic_core_c/DFFRBS
   fsa0m_a_generic_core_c/DFFRBT
   fsa0m_a_generic_core_c/DFFRSBN
   fsa0m_a_generic_core_c/DFFSBN
   fsa0m_a_generic_core_c/DFTRBN
   fsa0m_a_generic_core_c/DFTRBS
   fsa0m_a_generic_core_c/DFZCLRBN
   fsa0m_a_generic_core_c/DFZCRBN
   fsa0m_a_generic_core_c/DFZN
   fsa0m_a_generic_core_c/DFZP
   fsa0m_a_generic_core_c/DFZS
   fsa0m_a_generic_core_c/DFZRBN
   fsa0m_a_generic_core_c/DFZRBP
   fsa0m_a_generic_core_c/DFZRBS
   fsa0m_a_generic_core_c/DFZRBT
   fsa0m_a_generic_core_c/DFZRSBN
   fsa0m_a_generic_core_c/DFZSBN
   fsa0m_a_generic_core_c/DFZTRBN
   fsa0m_a_generic_core_c/DFZTRBS
   fsa0m_a_generic_core_c/DLHN
   fsa0m_a_generic_core_c/DLHP
   fsa0m_a_generic_core_c/DLHS
   fsa0m_a_generic_core_c/DLHRBN
   fsa0m_a_generic_core_c/DLHRBP
   fsa0m_a_generic_core_c/DLHRBS
   fsa0m_a_generic_core_c/JKFN
   fsa0m_a_generic_core_c/JKFRBN
   fsa0m_a_generic_core_c/JKFRBP
   fsa0m_a_generic_core_c/JKZN
   fsa0m_a_generic_core_c/JKZRBN
   fsa0m_a_generic_core_c/JKZRBP
   fsa0m_a_generic_core_c/QDBHN
   fsa0m_a_generic_core_c/QDBHS
   fsa0m_a_generic_core_c/QDFFN
   fsa0m_a_generic_core_c/QDFFP
   fsa0m_a_generic_core_c/QDFFS
   fsa0m_a_generic_core_c/QDFFRBN
   fsa0m_a_generic_core_c/QDFFRBP
   fsa0m_a_generic_core_c/QDFFRBS
   fsa0m_a_generic_core_c/QDFFRBT
   fsa0m_a_generic_core_c/QDFFRSBN
   fsa0m_a_generic_core_c/QDFZN
   fsa0m_a_generic_core_c/QDFZP
   fsa0m_a_generic_core_c/QDFZS
   fsa0m_a_generic_core_c/QDFZRBN
   fsa0m_a_generic_core_c/QDFZRBP
   fsa0m_a_generic_core_c/QDFZRBS
   fsa0m_a_generic_core_c/QDFZRBT
   fsa0m_a_generic_core_c/QDFZRSBN
   fsa0m_a_generic_core_c/QDLHN
   fsa0m_a_generic_core_c/QDLHP
   fsa0m_a_generic_core_c/QDLHS
   fsa0m_a_generic_core_c/QDLHRBN
   fsa0m_a_generic_core_c/QDLHRBP
   fsa0m_a_generic_core_c/QDLHRBS
   fsa0m_a_generic_core_c/QDLHSN
   fsa0m_a_generic_core_c/RAM2
   fsa0m_a_generic_core_c/RAM2S
   fsa0m_a_generic_core_c/RAM3
   fsa0m_a_generic_core_c/RAM3S
   fsa0m_a_generic_core_c/RAM5
   fsa0m_a_generic_core_c/RAM5S

Information: 'max' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Drc Mode Option: auto
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.604871, elapsed 0.299920, speed up 2.016774.

CCD-Info: App options set by user
   ccd.hold_control_effort = low
CCD: using 32 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 14116), data (VR 456, GR 0, DR 234807); stage = auto, isPostRoute = TRUE
Number of Site types in the design = 1
Total power = 188.759460, Leakage = 1.316851, Internal = 181.247742, Switching = 6.194866

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.038328, TNS = -0.962375, NVP = 45
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario Mfunc:max  WNS = -0.038328, TNS = -0.962375, NVP = 45
    Scenario Mfunc:max
       Path Group cpu_clk  WNS = -0.038328, TNS = -0.962375, NVP = 45
       Path Group axi_clk  WNS = 15.799771, TNS = 0.000000, NVP = 0
       Path Group dram_clk  WNS = 23.141310, TNS = 0.000000, NVP = 0
       Path Group pwm_clk  WNS = 30.673822, TNS = 0.000000, NVP = 0
       Path Group rom_clk  WNS = 45.127949, TNS = 0.000000, NVP = 0
    Scenario Mfunc:max
    Scenario Mfunc:min
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.038, TNS = -0.962, NVP = 45, UNWEIGHTED_TNS = -0.962, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan
CCD-QoR: Area: Clock Repeater Area (count) = 2115.49 (65), Clock std Cell Area (count) = 2115.49 (65), Flop Area (count) = 6427883.38 (6514), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 188.759460, Leakage = 1.316851, Internal = 181.247742, Switching = 6.194866

CCD: Before drc optimization


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9988

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.038328, TNS = -0.962375, NVP = 45
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario Mfunc:max  WNS = -0.038328, TNS = -0.962375, NVP = 45
    Scenario Mfunc:max
       Path Group cpu_clk  WNS = -0.038328, TNS = -0.962375, NVP = 45
       Path Group axi_clk  WNS = 15.799771, TNS = 0.000000, NVP = 0
       Path Group dram_clk  WNS = 23.141310, TNS = 0.000000, NVP = 0
       Path Group pwm_clk  WNS = 30.673822, TNS = 0.000000, NVP = 0
       Path Group rom_clk  WNS = 45.127949, TNS = 0.000000, NVP = 0
    Scenario Mfunc:max
    Scenario Mfunc:min
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.038, TNS = -0.962, NVP = 45, UNWEIGHTED_TNS = -0.962, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan
CCD-QoR: Area: Clock Repeater Area (count) = 2115.49 (65), Clock std Cell Area (count) = 2115.49 (65), Flop Area (count) = 6427883.38 (6514), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 188.759460, Leakage = 1.316851, Internal = 181.247742, Switching = 6.194866

Commit #1 not accepted, out of 1
Commit #2 accepted 1 out of 1, tns improved from 0.962375 to 0.622011, 42.964725 percent 
Commit #3 accepted 1 out of 2, tns improved from 0.622011 to 0.681799, -9.171236 percent 
Commit #4 accepted 1 out of 3, tns improved from 0.681799 to 0.384398, 55.787132 percent 
Commit #5 not accepted, out of 1

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         12
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          7
        # Failed main graph committ          =          2
        # Successful main graph commit      =          3
        # Subgraph evaluation success rate in percent =     0.4167
        # Sg2Main acceptance ratio in percent      =     0.6000
        # NumCTCells changed               =          1

        # Number of cells sized                =          0
        # Number of cells added                =          1
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:16s
        # Total elapsed time              = 00h:00m:02s
        # Flow total speed up             =     8.0993
        # Commit CPU time                 = 00h:00m:14s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =    21.3882
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     3.8375
        # Sg CPU time                     = 00h:00m:01s
        # Sg elapsed time                 = 00h:00m:01s
        # Sg speed up                     =     1.6016
        # The rest of flow speed up       =     1.9947

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.022887, TNS = -0.384398, NVP = 32
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario Mfunc:max  WNS = -0.022887, TNS = -0.384398, NVP = 32
    Scenario Mfunc:max
       Path Group cpu_clk  WNS = -0.022887, TNS = -0.384398, NVP = 32
       Path Group axi_clk  WNS = 15.799771, TNS = 0.000000, NVP = 0
       Path Group dram_clk  WNS = 23.141310, TNS = 0.000000, NVP = 0
       Path Group pwm_clk  WNS = 30.673822, TNS = 0.000000, NVP = 0
       Path Group rom_clk  WNS = 45.127949, TNS = 0.000000, NVP = 0
    Scenario Mfunc:max
    Scenario Mfunc:min
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.023, TNS = -0.384, NVP = 32, UNWEIGHTED_TNS = -0.384, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan
CCD-QoR: Area: Clock Repeater Area (count) = 2156.11 (66), Clock std Cell Area (count) = 2156.11 (66), Flop Area (count) = 6427883.38 (6514), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 188.830231, Leakage = 1.316856, Internal = 181.324478, Switching = 6.188900
Number of Site types in the design = 1
 CCD flow runtime: cpu 27.480175, elapsed 3.011154, speed up 9.126127.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 9 Iter  1          0.57        0.57      0.00       953    6897066.00  1316855552.00       32886              0.32      4197
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 10 Iter  1         0.54        0.54      0.00       953    6897066.00  1316857984.00       32886              0.32      4197
Route-opt optimization Phase 10 Iter  2         0.54        0.54      0.00       953    6897066.00  1316857984.00       32886              0.32      4197
Route-opt optimization Phase 10 Iter  3         0.54        0.54      0.00       953    6897066.00  1316857984.00       32886              0.32      4197
Route-opt optimization Phase 10 Iter  4         0.54        0.54      0.00       953    6897066.00  1316857984.00       32886              0.32      4197
Route-opt optimization Phase 10 Iter  5         0.54        0.54      0.00       953    6897066.00  1316857984.00       32886              0.32      4197
Route-opt optimization Phase 10 Iter  6         0.54        0.54      0.00       953    6897066.00  1316857984.00       32886              0.32      4197
Route-opt optimization Phase 10 Iter  7         0.54        0.54      0.00       953    6897066.00  1316857984.00       32886              0.32      4197
Route-opt optimization Phase 10 Iter  8         0.54        0.54      0.00       953    6897066.00  1316857984.00       32886              0.32      4197


Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00       953    6897247.00  1316874112.00       32886              0.32      4197
Route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00       953    6897247.00  1316874112.00       32886              0.32      4197

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00       953    6897247.00  1316874112.00       32886              0.32      4197
Information: CTS will work on the following scenarios. (CTS-101)
   Mfunc:max    (Mode: Mfunc; Corner: max)
   Mfunc:min    (Mode: Mfunc; Corner: min)
Information: CTS will work on all clocks in active scenarios, including 5 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   fsa0m_a_generic_core_c/BUF1
   fsa0m_a_generic_core_c/BUF12CK
   fsa0m_a_generic_core_c/BUF1CK
   fsa0m_a_generic_core_c/BUF1S
   fsa0m_a_generic_core_c/BUF2
   fsa0m_a_generic_core_c/BUF2CK
   fsa0m_a_generic_core_c/BUF3
   fsa0m_a_generic_core_c/BUF3CK
   fsa0m_a_generic_core_c/BUF4
   fsa0m_a_generic_core_c/BUF4CK
   fsa0m_a_generic_core_c/BUF6
   fsa0m_a_generic_core_c/BUF6CK
   fsa0m_a_generic_core_c/BUF8
   fsa0m_a_generic_core_c/BUF8CK
   fsa0m_a_generic_core_c/DELA
   fsa0m_a_generic_core_c/DELB
   fsa0m_a_generic_core_c/DELC
   fsa0m_a_generic_core_c/INV1
   fsa0m_a_generic_core_c/INV12
   fsa0m_a_generic_core_c/INV12CK
   fsa0m_a_generic_core_c/INV1CK
   fsa0m_a_generic_core_c/INV1S
   fsa0m_a_generic_core_c/INV2
   fsa0m_a_generic_core_c/INV2CK
   fsa0m_a_generic_core_c/INV3
   fsa0m_a_generic_core_c/INV3CK
   fsa0m_a_generic_core_c/INV4
   fsa0m_a_generic_core_c/INV4CK
   fsa0m_a_generic_core_c/INV6
   fsa0m_a_generic_core_c/INV6CK
   fsa0m_a_generic_core_c/INV8
   fsa0m_a_generic_core_c/INV8CK

ICG reference list:
   fsa0m_a_generic_core_c/GCKETF
   fsa0m_a_generic_core_c/GCKETN
   fsa0m_a_generic_core_c/GCKETP
   fsa0m_a_generic_core_c/GCKETT


register reference list:
   fsa0m_a_generic_core_c/DBFRBN
   fsa0m_a_generic_core_c/DBFRSBN
   fsa0m_a_generic_core_c/DBHRBN
   fsa0m_a_generic_core_c/DBHRBS
   fsa0m_a_generic_core_c/DBZRBN
   fsa0m_a_generic_core_c/DBZRSBN
   fsa0m_a_generic_core_c/DFCLRBN
   fsa0m_a_generic_core_c/DFCRBN
   fsa0m_a_generic_core_c/DFFN
   fsa0m_a_generic_core_c/DFFP
   fsa0m_a_generic_core_c/DFFS
   fsa0m_a_generic_core_c/DFFRBN
   fsa0m_a_generic_core_c/DFFRBP
   fsa0m_a_generic_core_c/DFFRBS
   fsa0m_a_generic_core_c/DFFRBT
   fsa0m_a_generic_core_c/DFFRSBN
   fsa0m_a_generic_core_c/DFFSBN
   fsa0m_a_generic_core_c/DFTRBN
   fsa0m_a_generic_core_c/DFTRBS
   fsa0m_a_generic_core_c/DFZCLRBN
   fsa0m_a_generic_core_c/DFZCRBN
   fsa0m_a_generic_core_c/DFZN
   fsa0m_a_generic_core_c/DFZP
   fsa0m_a_generic_core_c/DFZS
   fsa0m_a_generic_core_c/DFZRBN
   fsa0m_a_generic_core_c/DFZRBP
   fsa0m_a_generic_core_c/DFZRBS
   fsa0m_a_generic_core_c/DFZRBT
   fsa0m_a_generic_core_c/DFZRSBN
   fsa0m_a_generic_core_c/DFZSBN
   fsa0m_a_generic_core_c/DFZTRBN
   fsa0m_a_generic_core_c/DFZTRBS
   fsa0m_a_generic_core_c/DLHN
   fsa0m_a_generic_core_c/DLHP
   fsa0m_a_generic_core_c/DLHS
   fsa0m_a_generic_core_c/DLHRBN
   fsa0m_a_generic_core_c/DLHRBP
   fsa0m_a_generic_core_c/DLHRBS
   fsa0m_a_generic_core_c/JKFN
   fsa0m_a_generic_core_c/JKFRBN
   fsa0m_a_generic_core_c/JKFRBP
   fsa0m_a_generic_core_c/JKZN
   fsa0m_a_generic_core_c/JKZRBN
   fsa0m_a_generic_core_c/JKZRBP
   fsa0m_a_generic_core_c/QDBHN
   fsa0m_a_generic_core_c/QDBHS
   fsa0m_a_generic_core_c/QDFFN
   fsa0m_a_generic_core_c/QDFFP
   fsa0m_a_generic_core_c/QDFFS
   fsa0m_a_generic_core_c/QDFFRBN
   fsa0m_a_generic_core_c/QDFFRBP
   fsa0m_a_generic_core_c/QDFFRBS
   fsa0m_a_generic_core_c/QDFFRBT
   fsa0m_a_generic_core_c/QDFFRSBN
   fsa0m_a_generic_core_c/QDFZN
   fsa0m_a_generic_core_c/QDFZP
   fsa0m_a_generic_core_c/QDFZS
   fsa0m_a_generic_core_c/QDFZRBN
   fsa0m_a_generic_core_c/QDFZRBP
   fsa0m_a_generic_core_c/QDFZRBS
   fsa0m_a_generic_core_c/QDFZRBT
   fsa0m_a_generic_core_c/QDFZRSBN
   fsa0m_a_generic_core_c/QDLHN
   fsa0m_a_generic_core_c/QDLHP
   fsa0m_a_generic_core_c/QDLHS
   fsa0m_a_generic_core_c/QDLHRBN
   fsa0m_a_generic_core_c/QDLHRBP
   fsa0m_a_generic_core_c/QDLHRBS
   fsa0m_a_generic_core_c/QDLHSN
   fsa0m_a_generic_core_c/RAM2
   fsa0m_a_generic_core_c/RAM2S
   fsa0m_a_generic_core_c/RAM3
   fsa0m_a_generic_core_c/RAM3S
   fsa0m_a_generic_core_c/RAM5
   fsa0m_a_generic_core_c/RAM5S

Information: 'max' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3000000 3000000) (34527000 34500000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Drc Mode Option: auto
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.544271, elapsed 0.277098, speed up 1.964182.

CCD-Info: App options set by user
   ccd.hold_control_effort = low
CCD: using 32 threads
CTSSC route status detected: clock (VR 1, GR 0, DR 14116), data (VR 456, GR 0, DR 234807); stage = auto, isPostRoute = TRUE
Number of Site types in the design = 1
Total power = 188.830307, Leakage = 1.316874, Internal = 181.324539, Switching = 6.188900

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.000816, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario Mfunc:max  WNS = 0.000816, TNS = 0.000000, NVP = 0
    Scenario Mfunc:max
       Path Group cpu_clk  WNS = 0.000816, TNS = 0.000000, NVP = 0
       Path Group axi_clk  WNS = 15.799771, TNS = 0.000000, NVP = 0
       Path Group dram_clk  WNS = 23.141310, TNS = 0.000000, NVP = 0
       Path Group pwm_clk  WNS = 30.673822, TNS = 0.000000, NVP = 0
       Path Group rom_clk  WNS = 45.127949, TNS = 0.000000, NVP = 0
    Scenario Mfunc:max
    Scenario Mfunc:min
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.001, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan
CCD-QoR: Area: Clock Repeater Area (count) = 2156.11 (66), Clock std Cell Area (count) = 2156.11 (66), Flop Area (count) = 6427883.38 (6514), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 188.830307, Leakage = 1.316874, Internal = 181.324539, Switching = 6.188900

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9985

-------------------------------------------------


CCD: After WNS optimization (wns opto):
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.000816, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario Mfunc:max  WNS = 0.000816, TNS = 0.000000, NVP = 0
    Scenario Mfunc:max
       Path Group cpu_clk  WNS = 0.000816, TNS = 0.000000, NVP = 0
       Path Group axi_clk  WNS = 15.799771, TNS = 0.000000, NVP = 0
       Path Group dram_clk  WNS = 23.141310, TNS = 0.000000, NVP = 0
       Path Group pwm_clk  WNS = 30.673822, TNS = 0.000000, NVP = 0
       Path Group rom_clk  WNS = 45.127949, TNS = 0.000000, NVP = 0
    Scenario Mfunc:max
    Scenario Mfunc:min
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.001, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan
CCD-QoR: Area: Clock Repeater Area (count) = 2156.11 (66), Clock std Cell Area (count) = 2156.11 (66), Flop Area (count) = 6427883.38 (6514), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 188.830307, Leakage = 1.316874, Internal = 181.324539, Switching = 6.188900
0,1|0,1|1,1|1,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         55
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         51
        # Failed main graph committ          =          2
        # Successful main graph commit      =          2
        # Subgraph evaluation success rate in percent =     0.0727
        # Sg2Main acceptance ratio in percent      =     0.5000
        # NumCTCells changed               =          0

        # Number of cells sized                =          2
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:21s
        # Total elapsed time              = 00h:00m:02s
        # Flow total speed up             =     8.0366
        # Commit CPU time                 = 00h:00m:12s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =    21.5265
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9990
        # Filter CPU time                 = 00h:00m:01s
        # Filter elapsed time             = 00h:00m:00s
        # Filter speed up                 =     5.1150
        # Sg CPU time                     = 00h:00m:06s
        # Sg elapsed time                 = 00h:00m:01s
        # Sg speed up                     =     5.5327
        # The rest of flow speed up       =     4.1404

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.001278, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario Mfunc:max  WNS = 0.001278, TNS = 0.000000, NVP = 0
    Scenario Mfunc:max
       Path Group cpu_clk  WNS = 0.001278, TNS = 0.000000, NVP = 0
       Path Group axi_clk  WNS = 15.799771, TNS = 0.000000, NVP = 0
       Path Group dram_clk  WNS = 23.141310, TNS = 0.000000, NVP = 0
       Path Group pwm_clk  WNS = 30.673822, TNS = 0.000000, NVP = 0
       Path Group rom_clk  WNS = 45.127949, TNS = 0.000000, NVP = 0
    Scenario Mfunc:max
    Scenario Mfunc:min
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.001, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan
CCD-QoR: Area: Clock Repeater Area (count) = 2143.61 (66), Clock std Cell Area (count) = 2143.61 (66), Flop Area (count) = 6427883.38 (6514), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 188.846176, Leakage = 1.316873, Internal = 181.346512, Switching = 6.182795
Number of Site types in the design = 1
 CCD flow runtime: cpu 31.750465, elapsed 3.567399, speed up 8.900172.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00       953    6897234.50  1316872960.00       32886              0.33      4197
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 15 Iter  1         0.00        0.00      0.00       953    6897234.50  1316869248.00       32886              0.33      4197
Route-opt optimization Phase 15 Iter  2         0.00        0.00      0.00       953    6897234.50  1316869248.00       32886              0.33      4197

Route-opt optimization Phase 16 Iter  1         0.00        0.00      0.00       953    6893669.00  1316536704.00       32886              0.33      4197


Route-opt optimization Phase 18 Iter  1         0.00        0.00      0.00       953    6892635.00  1316430336.00       32840              0.33      4197
Route-opt optimization Phase 18 Iter  2         0.00        0.00      0.00       953    6892635.00  1316430336.00       32840              0.33      4197
Route-opt optimization Phase 18 Iter  3         0.00        0.00      0.00       953    6892635.00  1316430336.00       32840              0.33      4197
Route-opt optimization Phase 18 Iter  4         0.00        0.00      0.00       953    6892635.00  1316430336.00       32840              0.33      4197

Route-opt optimization Phase 19 Iter  1         0.00        0.00      0.00       953    6893091.00  1316474240.00       32857              0.33      4197
Route-opt optimization Phase 19 Iter  2         0.00        0.00      0.00       953    6893091.00  1316474240.00       32857              0.33      4197


Route-opt optimization complete                 0.00        0.00      0.00       953    6893091.00  1316474240.00       32857              0.33      4197

Route-opt route preserve complete         CPU:  9848 s (  2.74 hr )  ELAPSE:  1192 s (  0.33 hr )  MEM-PEAK:  4197 MB
INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/top_102058_457717760.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer metal1: cached 71 shapes out of 22717 total shapes.
Layer metal2: cached 8 shapes out of 119924 total shapes.
Cached 75224 vias out of 426043 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer poly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 184 ref cells (13 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
   9.931e+06        32851        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (5 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  32851
number of references:               184
number of site rows:                625
number of locations attempted:   722898
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       32785 (266221 total sites)
avg row height over cells:        5.040 um
rms cell displacement:            0.414 um ( 0.08 row height)
rms weighted cell displacement:   0.414 um ( 0.08 row height)
max cell displacement:           12.170 um ( 2.41 row height)
avg cell displacement:            0.038 um ( 0.01 row height)
avg weighted cell displacement:   0.038 um ( 0.01 row height)
number of cells moved:              405
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: axi_duv_bridge/aw_m2/U103 (INV1S)
  Input location: (1900.84,1882.56)
  Legal location: (1907.66,1872.48)
  Displacement:  12.170 um ( 2.41 row height)
Cell: axi_duv_bridge/aw_m2/U132 (MOAI1S)
  Input location: (1885.34,1887.6)
  Legal location: (1873.56,1887.6)
  Displacement:  11.780 um ( 2.34 row height)
Cell: axi_duv_bridge/aw_m2/U121 (MOAI1S)
  Input location: (1921.92,1892.64)
  Legal location: (1927.5,1882.56)
  Displacement:  11.521 um ( 2.29 row height)
Cell: axi_duv_bridge/aw_m2/U102 (INV1S)
  Input location: (1929.36,1892.64)
  Legal location: (1933.08,1882.56)
  Displacement:  10.745 um ( 2.13 row height)
Cell: ropt_mt_inst_12532 (BUF12CK)
  Input location: (1996.94,1932.96)
  Legal location: (2007.48,1932.96)
  Displacement:  10.540 um ( 2.09 row height)
Cell: axi_duv_bridge/aw_m2/U225 (MOAI1S)
  Input location: (1977.72,1927.92)
  Legal location: (1975.24,1938)
  Displacement:  10.381 um ( 2.06 row height)
Cell: axi_duv_bridge/aw_m2/U179 (OAI22S)
  Input location: (1895.26,1897.68)
  Legal location: (1894.02,1907.76)
  Displacement:  10.156 um ( 2.02 row height)
Cell: axi_duv_bridge/U988 (NR2)
  Input location: (1913.86,1892.64)
  Legal location: (1913.24,1902.72)
  Displacement:  10.099 um ( 2.00 row height)
Cell: axi_duv_bridge/aw_m2/U75 (NR2)
  Input location: (1964.08,1917.84)
  Legal location: (1955.4,1917.84)
  Displacement:   8.680 um ( 1.72 row height)
Cell: axi_duv_bridge/aw_m2/U18 (INV1S)
  Input location: (1962.84,1917.84)
  Legal location: (1954.16,1917.84)
  Displacement:   8.680 um ( 1.72 row height)

Legalization succeeded.
Total Legalizer CPU: 6.222
Total Legalizer Wall Time: 6.229
----------------------------------------------------------------

Route-opt legalization complete           CPU:  9854 s (  2.74 hr )  ELAPSE:  1199 s (  0.33 hr )  MEM-PEAK:  4197 MB
****************************************
Report : Power/Ground Connection Summary
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 23:00:48 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 32820/32857
Ground net VSS                32820/32857
--------------------------------------------------------------------------------
Information: connections of 74 power/ground pin(s) are created or changed.
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal6
Turn off antenna since no rule is specified
Warning: Cannot find a default contact code for layer contact. (ZRT-022)
Warning: Ignore 405 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (via) needs more than one tracks
Warning: Layer metal1 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.580. (ZRT-026)
When applicable Min-max layer allow_pin_connection mode will allow paths of length 8.90 outside the layer range.
Warning: Standard cell pin DFCLRBN/LD has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HS/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin BUF1S/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOI13HP/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin MXL2HS/OB has no valid via regions. (ZRT-044)
Warning: Standard cell pin ND3HT/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin OR2B1/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XOR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin XNR2H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3H/O has no valid via regions. (ZRT-044)
Warning: Standard cell pin NR3HP/O has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:01 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:01 usr=0:00:25 total=0:00:26
[ECO: DbIn With Extraction] Stage (MB): Used   77  Alloctr   81  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   80  Alloctr   85  Proc 9668 
[ECO: Analysis] Elapsed real time: 0:00:01 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:01 usr=0:00:25 total=0:00:26
[ECO: Analysis] Stage (MB): Used   77  Alloctr   81  Proc    0 
[ECO: Analysis] Total (MB): Used   80  Alloctr   85  Proc 9668 
Num of eco nets = 34280
Num of open eco nets = 1732
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:01 usr=0:00:25 total=0:00:26
[ECO: Init] Stage (MB): Used   87  Alloctr   92  Proc    0 
[ECO: Init] Total (MB): Used   90  Alloctr   95  Proc 9668 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   95  Alloctr  100  Proc 9668 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Reducing number of threads in GR to 16
numPartCol 2 numPartRow 2 numCol 384 numRow 384
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Design statistics:
Design Bounding Box (0.00,0.00,3752.70,3750.00)
Number of routing layers = 6
layer metal1, dir Hor, min width = 0.24, min space = 0.24 pitch = 0.56
layer metal2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.62
layer metal5, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer metal6, dir Ver, min width = 1.2, min space = 1 pitch = 2.4
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used  104  Alloctr  109  Proc 9668 
Net statistics:
Total number of nets     = 34280
Number of nets to route  = 1732
Number of single or zero port nets = 399
Number of nets with min-layer-mode soft = 135
Number of nets with min-layer-mode soft-cost-low = 135
1703 nets are partially connected,
 of which 1702 are detail routed and 44 are global routed.
32149 nets are fully connected,
 of which 32126 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   15  Alloctr   17  Proc    0 
[End of Build All Nets] Total (MB): Used  120  Alloctr  126  Proc 9668 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Average gCell capacity  4.03     on layer (1)    metal1
Average gCell capacity  4.42     on layer (2)    metal2
Average gCell capacity  5.03     on layer (3)    metal3
Average gCell capacity  4.16     on layer (4)    metal4
Average gCell capacity  6.21     on layer (5)    metal5
Average gCell capacity  2.10     on layer (6)    metal6
Average number of tracks per gCell 8.99  on layer (1)    metal1
Average number of tracks per gCell 8.14  on layer (2)    metal2
Average number of tracks per gCell 8.99  on layer (3)    metal3
Average number of tracks per gCell 8.14  on layer (4)    metal4
Average number of tracks per gCell 8.99  on layer (5)    metal5
Average number of tracks per gCell 2.10  on layer (6)    metal6
Number of gCells = 3325680
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   62  Alloctr   63  Proc    0 
[End of Build Congestion map] Total (MB): Used  183  Alloctr  190  Proc 9668 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Net Count 1732, Total HPWL 316948 microns
HPWL   0 ~  100 microns: Net Count     1098     Total HPWL      35316 microns
HPWL 100 ~  200 microns: Net Count      206     Total HPWL      29501 microns
HPWL 200 ~  300 microns: Net Count      116     Total HPWL      28142 microns
HPWL 300 ~  400 microns: Net Count       63     Total HPWL      21510 microns
HPWL 400 ~  500 microns: Net Count       49     Total HPWL      21803 microns
HPWL 500 ~  600 microns: Net Count       31     Total HPWL      16708 microns
HPWL 600 ~  700 microns: Net Count       21     Total HPWL      13682 microns
HPWL 700 ~  800 microns: Net Count       31     Total HPWL      23362 microns
HPWL 800 ~  900 microns: Net Count       34     Total HPWL      29050 microns
HPWL 900 ~ 1000 microns: Net Count       14     Total HPWL      13183 microns
HPWL     > 1000 microns: Net Count       69     Total HPWL      84684 microns
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   85  Alloctr   87  Proc    0 
[End of Build Data] Total (MB): Used  183  Alloctr  190  Proc 9668 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  359  Alloctr  366  Proc 9668 
Information: Using 16 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  360  Alloctr  367  Proc 9668 
numPartCol 2 numPartRow 2 numCol 384 numRow 384
Initial. Routing result:
Initial. Both Dirs: Overflow =   414 Max = 7 GRCs =  1009 (0.09%)
Initial. H routing: Overflow =   189 Max = 7 (GRCs =   1) GRCs =   415 (0.07%)
Initial. V routing: Overflow =   224 Max = 6 (GRCs =   1) GRCs =   594 (0.11%)
Initial. metal1     Overflow =    30 Max = 3 (GRCs =   1) GRCs =    26 (0.00%)
Initial. metal2     Overflow =   113 Max = 6 (GRCs =   1) GRCs =   207 (0.04%)
Initial. metal3     Overflow =   153 Max = 7 (GRCs =   1) GRCs =   385 (0.07%)
Initial. metal4     Overflow =    78 Max = 2 (GRCs =   7) GRCs =   238 (0.04%)
Initial. metal5     Overflow =     5 Max = 2 (GRCs =   2) GRCs =     4 (0.00%)
Initial. metal6     Overflow =    32 Max = 1 (GRCs = 149) GRCs =   149 (0.03%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    60 Max =  2 GRCs =   246 (0.05%)
Initial. H routing: Overflow =    11 Max =  2 (GRCs =   6) GRCs =    11 (0.00%)
Initial. V routing: Overflow =    48 Max =  2 (GRCs =   2) GRCs =   235 (0.10%)
Initial. metal1     Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =     7 Max =  1 (GRCs =  41) GRCs =    41 (0.02%)
Initial. metal3     Overflow =     6 Max =  2 (GRCs =   4) GRCs =     7 (0.00%)
Initial. metal4     Overflow =     8 Max =  2 (GRCs =   2) GRCs =    46 (0.02%)
Initial. metal5     Overflow =     5 Max =  2 (GRCs =   2) GRCs =     4 (0.00%)
Initial. metal6     Overflow =    32 Max =  1 (GRCs = 148) GRCs =   148 (0.06%)

Initial. Total Wire Length = 16369.07
Initial. Layer metal1 wire length = 159.61
Initial. Layer metal2 wire length = 1692.17
Initial. Layer metal3 wire length = 1844.79
Initial. Layer metal4 wire length = 3781.87
Initial. Layer metal5 wire length = 8622.68
Initial. Layer metal6 wire length = 267.95
Initial. Total Number of Contacts = 1939
Initial. Via VIA12A count = 1054
Initial. Via VIA23 count = 771
Initial. Via VIA34 count = 63
Initial. Via VIA45 count = 45
Initial. Via VIA56 count = 6
Initial. completed.

Start GR phase 1
Mon Jan  8 23:00:52 2024
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  360  Alloctr  367  Proc 9668 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
phase1. Routing result:
phase1. Both Dirs: Overflow =   403 Max = 7 GRCs =   996 (0.09%)
phase1. H routing: Overflow =   178 Max = 7 (GRCs =   1) GRCs =   402 (0.07%)
phase1. V routing: Overflow =   225 Max = 6 (GRCs =   1) GRCs =   594 (0.11%)
phase1. metal1     Overflow =    25 Max = 3 (GRCs =   1) GRCs =    23 (0.00%)
phase1. metal2     Overflow =   113 Max = 6 (GRCs =   1) GRCs =   207 (0.04%)
phase1. metal3     Overflow =   147 Max = 7 (GRCs =   1) GRCs =   375 (0.07%)
phase1. metal4     Overflow =    78 Max = 2 (GRCs =   7) GRCs =   238 (0.04%)
phase1. metal5     Overflow =     5 Max = 2 (GRCs =   2) GRCs =     4 (0.00%)
phase1. metal6     Overflow =    32 Max = 1 (GRCs = 149) GRCs =   149 (0.03%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    60 Max =  2 GRCs =   246 (0.05%)
phase1. H routing: Overflow =    11 Max =  2 (GRCs =   6) GRCs =    11 (0.00%)
phase1. V routing: Overflow =    48 Max =  2 (GRCs =   2) GRCs =   235 (0.10%)
phase1. metal1     Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     7 Max =  1 (GRCs =  41) GRCs =    41 (0.02%)
phase1. metal3     Overflow =     6 Max =  2 (GRCs =   4) GRCs =     7 (0.00%)
phase1. metal4     Overflow =     8 Max =  2 (GRCs =   2) GRCs =    46 (0.02%)
phase1. metal5     Overflow =     5 Max =  2 (GRCs =   2) GRCs =     4 (0.00%)
phase1. metal6     Overflow =    32 Max =  1 (GRCs = 148) GRCs =   148 (0.06%)

phase1. Total Wire Length = 16411.87
phase1. Layer metal1 wire length = 157.62
phase1. Layer metal2 wire length = 1748.65
phase1. Layer metal3 wire length = 1851.15
phase1. Layer metal4 wire length = 3765.87
phase1. Layer metal5 wire length = 8620.63
phase1. Layer metal6 wire length = 267.95
phase1. Total Number of Contacts = 1934
phase1. Via VIA12A count = 1050
phase1. Via VIA23 count = 770
phase1. Via VIA34 count = 63
phase1. Via VIA45 count = 45
phase1. Via VIA56 count = 6
phase1. completed.

Start GR phase 2
Mon Jan  8 23:00:52 2024
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  360  Alloctr  367  Proc 9668 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
phase2. Routing result:
phase2. Both Dirs: Overflow =   402 Max = 7 GRCs =   995 (0.09%)
phase2. H routing: Overflow =   177 Max = 7 (GRCs =   1) GRCs =   401 (0.07%)
phase2. V routing: Overflow =   225 Max = 6 (GRCs =   1) GRCs =   594 (0.11%)
phase2. metal1     Overflow =    25 Max = 3 (GRCs =   1) GRCs =    23 (0.00%)
phase2. metal2     Overflow =   113 Max = 6 (GRCs =   1) GRCs =   207 (0.04%)
phase2. metal3     Overflow =   146 Max = 7 (GRCs =   1) GRCs =   374 (0.07%)
phase2. metal4     Overflow =    78 Max = 2 (GRCs =   7) GRCs =   238 (0.04%)
phase2. metal5     Overflow =     5 Max = 2 (GRCs =   2) GRCs =     4 (0.00%)
phase2. metal6     Overflow =    32 Max = 1 (GRCs = 149) GRCs =   149 (0.03%)


Overflow over macro areas

phase2. Both Dirs: Overflow =    60 Max =  2 GRCs =   246 (0.05%)
phase2. H routing: Overflow =    11 Max =  2 (GRCs =   6) GRCs =    11 (0.00%)
phase2. V routing: Overflow =    48 Max =  2 (GRCs =   2) GRCs =   235 (0.10%)
phase2. metal1     Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     7 Max =  1 (GRCs =  41) GRCs =    41 (0.02%)
phase2. metal3     Overflow =     6 Max =  2 (GRCs =   4) GRCs =     7 (0.00%)
phase2. metal4     Overflow =     8 Max =  2 (GRCs =   2) GRCs =    46 (0.02%)
phase2. metal5     Overflow =     5 Max =  2 (GRCs =   2) GRCs =     4 (0.00%)
phase2. metal6     Overflow =    32 Max =  1 (GRCs = 148) GRCs =   148 (0.06%)

phase2. Total Wire Length = 16422.51
phase2. Layer metal1 wire length = 157.62
phase2. Layer metal2 wire length = 1753.97
phase2. Layer metal3 wire length = 1851.15
phase2. Layer metal4 wire length = 3771.19
phase2. Layer metal5 wire length = 8620.63
phase2. Layer metal6 wire length = 267.95
phase2. Total Number of Contacts = 1934
phase2. Via VIA12A count = 1050
phase2. Via VIA23 count = 770
phase2. Via VIA34 count = 63
phase2. Via VIA45 count = 45
phase2. Via VIA56 count = 6
phase2. completed.

Start GR phase 3
Mon Jan  8 23:00:53 2024
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  360  Alloctr  367  Proc 9668 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)
phase3. Routing result:
phase3. Both Dirs: Overflow =   402 Max = 7 GRCs =   994 (0.09%)
phase3. H routing: Overflow =   177 Max = 7 (GRCs =   1) GRCs =   400 (0.07%)
phase3. V routing: Overflow =   225 Max = 6 (GRCs =   1) GRCs =   594 (0.11%)
phase3. metal1     Overflow =    25 Max = 3 (GRCs =   1) GRCs =    23 (0.00%)
phase3. metal2     Overflow =   113 Max = 6 (GRCs =   1) GRCs =   207 (0.04%)
phase3. metal3     Overflow =   146 Max = 7 (GRCs =   1) GRCs =   373 (0.07%)
phase3. metal4     Overflow =    78 Max = 2 (GRCs =   7) GRCs =   238 (0.04%)
phase3. metal5     Overflow =     5 Max = 2 (GRCs =   2) GRCs =     4 (0.00%)
phase3. metal6     Overflow =    32 Max = 1 (GRCs = 149) GRCs =   149 (0.03%)


Overflow over macro areas

phase3. Both Dirs: Overflow =    60 Max =  2 GRCs =   246 (0.05%)
phase3. H routing: Overflow =    11 Max =  2 (GRCs =   6) GRCs =    11 (0.00%)
phase3. V routing: Overflow =    48 Max =  2 (GRCs =   2) GRCs =   235 (0.10%)
phase3. metal1     Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. metal2     Overflow =     7 Max =  1 (GRCs =  41) GRCs =    41 (0.02%)
phase3. metal3     Overflow =     6 Max =  2 (GRCs =   4) GRCs =     7 (0.00%)
phase3. metal4     Overflow =     8 Max =  2 (GRCs =   2) GRCs =    46 (0.02%)
phase3. metal5     Overflow =     5 Max =  2 (GRCs =   2) GRCs =     4 (0.00%)
phase3. metal6     Overflow =    32 Max =  1 (GRCs = 148) GRCs =   148 (0.06%)

phase3. Total Wire Length = 16440.60
phase3. Layer metal1 wire length = 157.62
phase3. Layer metal2 wire length = 1758.72
phase3. Layer metal3 wire length = 1848.53
phase3. Layer metal4 wire length = 3787.15
phase3. Layer metal5 wire length = 8620.63
phase3. Layer metal6 wire length = 267.95
phase3. Total Number of Contacts = 1935
phase3. Via VIA12A count = 1050
phase3. Via VIA23 count = 769
phase3. Via VIA34 count = 65
phase3. Via VIA45 count = 45
phase3. Via VIA56 count = 6
phase3. completed.
Total number of nets with coarse-to-detailed routing failures: 0
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:06 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  261  Alloctr  264  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  360  Alloctr  367  Proc 9668 
numPartCol 6 numPartRow 6 numCol 128 numRow 128
Number of partitions: 36 (6 x 6)

Congestion utilization per direction:
Average vertical track utilization   = 10.39 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization =  6.50 %
Peak    horizontal track utilization = 122.22 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -53  Alloctr  -53  Proc    0 
[GR: Done] Total (MB): Used  309  Alloctr  316  Proc 9668 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:06 total=0:00:08
[GR: Done] Stage (MB): Used  214  Alloctr  216  Proc    0 
[GR: Done] Total (MB): Used  309  Alloctr  316  Proc 9668 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:07 total=0:00:09
[End of Global Routing] Stage (MB): Used   32  Alloctr   33  Proc    0 
[End of Global Routing] Total (MB): Used  127  Alloctr  133  Proc 9668 
[ECO: GR] Elapsed real time: 0:00:05 
[ECO: GR] Elapsed cpu  time: sys=0:00:03 usr=0:00:32 total=0:00:35
[ECO: GR] Stage (MB): Used  124  Alloctr  129  Proc    0 
[ECO: GR] Total (MB): Used  127  Alloctr  133  Proc 9668 

Start track assignment

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 32 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used   95  Alloctr  101  Proc 9668 

Start initial assignment
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

Number of wires with overlap after iteration 0 = 3703 of 7506


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   97  Alloctr  103  Proc 9668 

Reroute to fix overlaps
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   97  Alloctr  103  Proc 9668 

Number of wires with overlap after iteration 1 = 3031 of 6702


Wire length and via report:
---------------------------
Number of metal1 wires: 1828              : 0
Number of metal2 wires: 3058             VIA12A: 2584
Number of metal3 wires: 1646             VIA23: 2291
Number of metal4 wires: 123              VIA34: 154
Number of metal5 wires: 43               VIA45: 55
Number of metal6 wires: 4                VIA56: 8
Total number of wires: 6702              vias: 5092

Total metal1 wire length: 1430.5
Total metal2 wire length: 3319.5
Total metal3 wire length: 3829.1
Total metal4 wire length: 4123.9
Total metal5 wire length: 8614.1
Total metal6 wire length: 266.0
Total wire length: 21583.2

Longest metal1 wire length: 5.6
Longest metal2 wire length: 64.4
Longest metal3 wire length: 241.2
Longest metal4 wire length: 240.2
Longest metal5 wire length: 651.1
Longest metal6 wire length: 205.5


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:01 total=0:00:03
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   91  Alloctr   97  Proc 9668 
[ECO: CDR] Elapsed real time: 0:00:06 
[ECO: CDR] Elapsed cpu  time: sys=0:00:04 usr=0:00:34 total=0:00:38
[ECO: CDR] Stage (MB): Used   87  Alloctr   93  Proc    0 
[ECO: CDR] Total (MB): Used   91  Alloctr   97  Proc 9668 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
Total number of nets = 34280, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 32 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  4464/5625 Partitions, Violations =      0
Routed  4465/5625 Partitions, Violations =      0
Routed  4466/5625 Partitions, Violations =      0
Routed  4467/5625 Partitions, Violations =      0
Routed  4468/5625 Partitions, Violations =      0
Routed  4469/5625 Partitions, Violations =      0
Routed  4470/5625 Partitions, Violations =      0
Routed  4471/5625 Partitions, Violations =      0
Routed  4472/5625 Partitions, Violations =      0
Routed  4473/5625 Partitions, Violations =      0
Routed  4474/5625 Partitions, Violations =      0
Routed  4475/5625 Partitions, Violations =      0
Routed  4476/5625 Partitions, Violations =      0
Routed  4477/5625 Partitions, Violations =      0
Routed  4478/5625 Partitions, Violations =      0
Routed  4479/5625 Partitions, Violations =      0
Routed  4480/5625 Partitions, Violations =      0
Routed  4481/5625 Partitions, Violations =      0
Routed  4483/5625 Partitions, Violations =      0
Routed  4483/5625 Partitions, Violations =      0
Routed  4484/5625 Partitions, Violations =      0
Routed  4485/5625 Partitions, Violations =      0
Routed  4486/5625 Partitions, Violations =      0
Routed  4487/5625 Partitions, Violations =      0
Routed  4488/5625 Partitions, Violations =      0
Routed  4489/5625 Partitions, Violations =      0
Routed  4490/5625 Partitions, Violations =      0
Routed  4491/5625 Partitions, Violations =      0
Routed  4492/5625 Partitions, Violations =      0
Routed  4493/5625 Partitions, Violations =      0
Routed  4494/5625 Partitions, Violations =      0
Routed  4495/5625 Partitions, Violations =      0
Routed  4496/5625 Partitions, Violations =      0
Routed  4497/5625 Partitions, Violations =      0
Routed  4498/5625 Partitions, Violations =      0
Routed  4499/5625 Partitions, Violations =      0
Routed  4500/5625 Partitions, Violations =      0
Routed  4501/5625 Partitions, Violations =      0
Routed  4502/5625 Partitions, Violations =      0
Routed  4503/5625 Partitions, Violations =      0
Routed  4504/5625 Partitions, Violations =      0
Routed  4505/5625 Partitions, Violations =      0
Routed  4506/5625 Partitions, Violations =      0
Routed  4507/5625 Partitions, Violations =      0
Routed  4508/5625 Partitions, Violations =      0
Routed  4509/5625 Partitions, Violations =      0
Routed  4510/5625 Partitions, Violations =      0
Routed  4511/5625 Partitions, Violations =      0
Routed  4512/5625 Partitions, Violations =      0
Routed  4513/5625 Partitions, Violations =      0
Routed  4514/5625 Partitions, Violations =      0
Routed  4515/5625 Partitions, Violations =      0
Routed  4516/5625 Partitions, Violations =      0
Routed  4517/5625 Partitions, Violations =      0
Routed  4518/5625 Partitions, Violations =      0
Routed  4519/5625 Partitions, Violations =      0
Routed  4520/5625 Partitions, Violations =      0
Routed  4521/5625 Partitions, Violations =      0
Routed  4523/5625 Partitions, Violations =      0
Routed  4523/5625 Partitions, Violations =      0
Routed  4524/5625 Partitions, Violations =      0
Routed  4525/5625 Partitions, Violations =      0
Routed  4526/5625 Partitions, Violations =      0
Routed  4527/5625 Partitions, Violations =      0
Routed  4528/5625 Partitions, Violations =      0
Routed  4529/5625 Partitions, Violations =      0
Routed  4530/5625 Partitions, Violations =      0
Routed  4531/5625 Partitions, Violations =      0
Routed  4532/5625 Partitions, Violations =      0
Routed  4533/5625 Partitions, Violations =      0
Routed  4534/5625 Partitions, Violations =      0
Routed  4535/5625 Partitions, Violations =      0
Routed  4536/5625 Partitions, Violations =      0
Routed  4537/5625 Partitions, Violations =      15
Routed  4538/5625 Partitions, Violations =      16
Routed  4540/5625 Partitions, Violations =      16
Routed  4540/5625 Partitions, Violations =      16
Routed  4541/5625 Partitions, Violations =      16
Routed  4542/5625 Partitions, Violations =      16
Routed  4543/5625 Partitions, Violations =      16
Routed  4544/5625 Partitions, Violations =      16
Routed  4545/5625 Partitions, Violations =      16
Routed  4546/5625 Partitions, Violations =      16
Routed  4547/5625 Partitions, Violations =      16
Routed  4548/5625 Partitions, Violations =      16
Routed  4549/5625 Partitions, Violations =      16
Routed  4550/5625 Partitions, Violations =      16
Routed  4551/5625 Partitions, Violations =      16
Routed  4552/5625 Partitions, Violations =      16
Routed  4553/5625 Partitions, Violations =      16
Routed  4554/5625 Partitions, Violations =      16
Routed  4555/5625 Partitions, Violations =      16
Routed  4556/5625 Partitions, Violations =      16
Routed  4557/5625 Partitions, Violations =      16
Routed  4558/5625 Partitions, Violations =      16
Routed  4559/5625 Partitions, Violations =      16
Routed  4560/5625 Partitions, Violations =      16
Routed  4561/5625 Partitions, Violations =      16
Routed  4562/5625 Partitions, Violations =      16
Routed  4563/5625 Partitions, Violations =      16
Routed  4564/5625 Partitions, Violations =      16
Routed  4565/5625 Partitions, Violations =      16
Routed  4566/5625 Partitions, Violations =      16
Routed  4567/5625 Partitions, Violations =      16
Routed  4568/5625 Partitions, Violations =      16
Routed  4569/5625 Partitions, Violations =      16
Routed  4570/5625 Partitions, Violations =      16
Routed  4571/5625 Partitions, Violations =      16
Routed  4572/5625 Partitions, Violations =      16
Routed  4573/5625 Partitions, Violations =      16
Routed  4574/5625 Partitions, Violations =      16
Routed  4575/5625 Partitions, Violations =      16
Routed  4576/5625 Partitions, Violations =      16
Routed  4577/5625 Partitions, Violations =      16
Routed  4578/5625 Partitions, Violations =      16
Routed  4579/5625 Partitions, Violations =      16
Routed  4580/5625 Partitions, Violations =      16
Routed  4581/5625 Partitions, Violations =      16
Routed  4582/5625 Partitions, Violations =      16
Routed  4583/5625 Partitions, Violations =      16
Routed  4584/5625 Partitions, Violations =      16
Routed  4585/5625 Partitions, Violations =      24
Routed  4586/5625 Partitions, Violations =      24
Routed  4587/5625 Partitions, Violations =      24
Routed  4588/5625 Partitions, Violations =      24
Routed  4589/5625 Partitions, Violations =      24
Routed  4590/5625 Partitions, Violations =      24
Routed  4591/5625 Partitions, Violations =      24
Routed  4592/5625 Partitions, Violations =      24
Routed  4593/5625 Partitions, Violations =      24
Routed  4594/5625 Partitions, Violations =      24
Routed  4595/5625 Partitions, Violations =      24
Routed  4596/5625 Partitions, Violations =      24
Routed  4597/5625 Partitions, Violations =      24
Routed  4598/5625 Partitions, Violations =      24
Routed  4599/5625 Partitions, Violations =      24
Routed  4600/5625 Partitions, Violations =      24
Routed  4601/5625 Partitions, Violations =      24
Routed  4602/5625 Partitions, Violations =      24
Routed  4603/5625 Partitions, Violations =      24
Routed  4604/5625 Partitions, Violations =      24
Routed  4605/5625 Partitions, Violations =      24
Routed  4606/5625 Partitions, Violations =      24
Routed  4607/5625 Partitions, Violations =      24
Routed  4608/5625 Partitions, Violations =      24
Routed  4609/5625 Partitions, Violations =      24
Routed  4610/5625 Partitions, Violations =      24
Routed  4611/5625 Partitions, Violations =      24
Routed  4612/5625 Partitions, Violations =      24
Routed  4613/5625 Partitions, Violations =      24
Routed  4614/5625 Partitions, Violations =      24
Routed  4615/5625 Partitions, Violations =      24
Routed  4616/5625 Partitions, Violations =      24
Routed  4617/5625 Partitions, Violations =      24
Routed  4618/5625 Partitions, Violations =      24
Routed  4619/5625 Partitions, Violations =      24
Routed  4620/5625 Partitions, Violations =      24
Routed  4621/5625 Partitions, Violations =      24
Routed  4622/5625 Partitions, Violations =      24
Routed  4623/5625 Partitions, Violations =      24
Routed  4624/5625 Partitions, Violations =      24
Routed  4625/5625 Partitions, Violations =      24
Routed  4626/5625 Partitions, Violations =      27
Routed  4627/5625 Partitions, Violations =      27
Routed  4628/5625 Partitions, Violations =      27
Routed  4629/5625 Partitions, Violations =      27
Routed  4648/5625 Partitions, Violations =      27
Routed  4676/5625 Partitions, Violations =      33
Routed  4704/5625 Partitions, Violations =      34
Routed  4732/5625 Partitions, Violations =      34
Routed  4760/5625 Partitions, Violations =      27
Routed  4788/5625 Partitions, Violations =      35
Routed  4816/5625 Partitions, Violations =      38
Routed  4844/5625 Partitions, Violations =      33
Routed  4872/5625 Partitions, Violations =      52
Routed  4900/5625 Partitions, Violations =      48
Routed  4928/5625 Partitions, Violations =      64
Routed  4956/5625 Partitions, Violations =      60
Routed  4984/5625 Partitions, Violations =      61
Routed  5012/5625 Partitions, Violations =      72
Routed  5040/5625 Partitions, Violations =      64
Routed  5068/5625 Partitions, Violations =      63
Routed  5096/5625 Partitions, Violations =      71
Routed  5124/5625 Partitions, Violations =      80
Routed  5152/5625 Partitions, Violations =      82
Routed  5180/5625 Partitions, Violations =      86
Routed  5208/5625 Partitions, Violations =      86
Routed  5236/5625 Partitions, Violations =      90
Routed  5264/5625 Partitions, Violations =      90
Routed  5292/5625 Partitions, Violations =      90
Routed  5320/5625 Partitions, Violations =      116
Routed  5348/5625 Partitions, Violations =      116
Routed  5376/5625 Partitions, Violations =      112
Routed  5404/5625 Partitions, Violations =      121
Routed  5432/5625 Partitions, Violations =      102
Routed  5460/5625 Partitions, Violations =      78
Routed  5488/5625 Partitions, Violations =      80
Routed  5516/5625 Partitions, Violations =      115
Routed  5544/5625 Partitions, Violations =      129
Routed  5572/5625 Partitions, Violations =      81
Routed  5600/5625 Partitions, Violations =      18

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:04 
[Iter 0] Elapsed cpu  time: sys=0:00:33 usr=0:00:44 total=0:01:17
[Iter 0] Stage (MB): Used   43  Alloctr   45  Proc    0 
[Iter 0] Total (MB): Used  134  Alloctr  142  Proc 9668 

End DR iteration 0 with 5625 parts

Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    0
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:55 usr=0:00:51 total=0:01:46
[Iter 1] Stage (MB): Used   43  Alloctr   45  Proc    0 
[Iter 1] Total (MB): Used  134  Alloctr  142  Proc 9668 

End DR iteration 1 with 2 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = gre_net_2689
Net 2 = gre_net_2655
Net 3 = gre_net_2657
Net 4 = gre_net_2656
Net 5 = gre_net_2654
Net 6 = gre_net_2653
Net 7 = gre_net_2690
Net 8 = gre_net_2667
Net 9 = gre_net_2665
Net 10 = gre_net_2648
Net 11 = gre_net_2636
Net 12 = gre_net_2635
Net 13 = gre_net_2650
Net 14 = gre_net_2643
Net 15 = gre_net_2639
Net 16 = gre_net_2646
Net 17 = gre_net_2638
Net 18 = gre_net_2637
Net 19 = gre_net_2645
Net 20 = gre_net_2694
Net 21 = gre_net_2693
Net 22 = gre_net_2685
Net 23 = gre_net_2687
Net 24 = gre_net_2695
Net 25 = gre_net_2682
Net 26 = gre_net_2676
Net 27 = gre_net_2680
Net 28 = gre_net_2677
Net 29 = gre_net_2679
Net 30 = gre_net_2675
Net 31 = gre_net_2672
Net 32 = gre_net_2673
Net 33 = gre_net_2666
Net 34 = gre_net_2668
Net 35 = gre_net_2647
Net 36 = gre_net_2671
Net 37 = gre_net_2674
Net 38 = gre_net_2681
Net 39 = gre_net_2670
Net 40 = gre_net_2664
Net 41 = gre_net_2691
Net 42 = gre_net_2684
Net 43 = gre_net_2686
Net 44 = gre_net_2700
Net 45 = gre_net_2678
Net 46 = gre_net_2697
Net 47 = gre_net_2692
Net 48 = gre_net_2696
Net 49 = gre_net_2699
Net 50 = gre_net_2633
Net 51 = gre_net_2630
Net 52 = CPU_wrapper/L1C_data1/DA/ZBUF_56_0
Net 53 = CPU_wrapper/L1C_inst1/ropt_net_2847
Net 54 = ropt_net_2848
Net 55 = CPU_wrapper/L1C_data1/TA/ZBUF_23_0
Net 56 = CPU_wrapper/L1C_data1/TA/ZBUF_58_0
Net 57 = CPU_wrapper/L1C_data1/ZBUF_1153_5
Net 58 = CPU_wrapper/L1C_data1/DA/HFSNET_6
Net 59 = CPU_wrapper/L1C_data1/DA/HFSNET_9
Net 60 = CPU_wrapper/L1C_data1/DA/HFSNET_14
Net 61 = CPU_wrapper/L1C_data1/DA/HFSNET_16
Net 62 = CPU_wrapper/L1C_data1/DA/HFSNET_19
Net 63 = CPU_wrapper/L1C_data1/DA/HFSNET_20
Net 64 = CPU_wrapper/L1C_data1/DA/HFSNET_21
Net 65 = CPU_wrapper/L1C_data1/DA/HFSNET_25
Net 66 = CPU_wrapper/L1C_data1/DA/HFSNET_26
Net 67 = CPU_wrapper/L1C_data1/DA/HFSNET_28
Net 68 = CPU_wrapper/L1C_data1/DA/HFSNET_29
Net 69 = CPU_wrapper/L1C_data1/DA/HFSNET_30
Net 70 = CPU_wrapper/L1C_data1/DA/HFSNET_31
Net 71 = CPU_wrapper/L1C_data1/DA/HFSNET_32
Net 72 = CPU_wrapper/L1C_data1/DA/HFSNET_34
Net 73 = CPU_wrapper/L1C_data1/DA/HFSNET_35
Net 74 = CPU_wrapper/L1C_data1/DA/HFSNET_36
Net 75 = CPU_wrapper/L1C_data1/DA/HFSNET_40
Net 76 = CPU_wrapper/L1C_data1/DA/HFSNET_41
Net 77 = CPU_wrapper/L1C_data1/DA/HFSNET_46
Net 78 = awaddr_s2_14_
Net 79 = awaddr_s2_12_
Net 80 = awaddr_s2_11_
Net 81 = awaddr_s2_10_
Net 82 = awaddr_s2_9_
Net 83 = awaddr_s2_8_
Net 84 = awaddr_s2_7_
Net 85 = awaddr_s2_6_
Net 86 = awaddr_s2_4_
Net 87 = araddr_s2_4_
Net 88 = rvalid_s2
Net 89 = IM1/HFSNET_18
Net 90 = axi_duv_bridge/aw_m1/HFSNET_0
Net 91 = arready_s3
Net 92 = axi_duv_bridge/ar_s1/HFSNET_0
Net 93 = CPU_wrapper/L1C_inst1/HFSNET_4
Net 94 = CPU_wrapper/L1C_inst1/HFSNET_5
Net 95 = CPU_wrapper/L1C_inst1/HFSNET_6
Net 96 = CPU_wrapper/L1C_inst1/HFSNET_7
Net 97 = CPU_wrapper/L1C_inst1/HFSNET_8
Net 98 = CPU_wrapper/L1C_inst1/HFSNET_9
Net 99 = CPU_wrapper/L1C_inst1/HFSNET_10
Net 100 = CPU_wrapper/L1C_inst1/HFSNET_12
.... and 1870 other nets
Total number of changed nets = 1970 (out of 34280)

[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:55 usr=0:00:51 total=0:01:46
[DR: Done] Stage (MB): Used    8  Alloctr   11  Proc    0 
[DR: Done] Total (MB): Used   99  Alloctr  108  Proc 9668 
[ECO: DR] Elapsed real time: 0:00:12 
[ECO: DR] Elapsed cpu  time: sys=0:01:00 usr=0:01:25 total=0:02:25
[ECO: DR] Stage (MB): Used   96  Alloctr  104  Proc    0 
[ECO: DR] Total (MB): Used   99  Alloctr  108  Proc 9668 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    2559953 micron
Total Number of Contacts =             283327
Total Number of Wires =                248072
Total Number of PtConns =              3037
Total Number of Routed Wires =       248072
Total Routed Wire Length =           2559045 micron
Total Number of Routed Contacts =       283327
        Layer      metal1 :      37150 micron
        Layer      metal2 :     563687 micron
        Layer      metal3 :     866082 micron
        Layer      metal4 :     652808 micron
        Layer      metal5 :     338108 micron
        Layer      metal6 :     102117 micron
        Via         VIA56 :        824
        Via         VIA45 :       3645
        Via         VIA34 :      24744
        Via         VIA23 :     132500
        Via        VIA12A :     121308
        Via   VIA12A(rot) :        306

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 283327 vias)
 
    Layer via        =  0.00% (0      / 121614  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (121614  vias)
    Layer via2       =  0.00% (0      / 132500  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (132500  vias)
    Layer via3       =  0.00% (0      / 24744   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24744   vias)
    Layer via4       =  0.00% (0      / 3645    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3645    vias)
    Layer via5       =  0.00% (0      / 824     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (824     vias)
 
  Total double via conversion rate    =  0.00% (0 / 283327 vias)
 
    Layer via        =  0.00% (0      / 121614  vias)
    Layer via2       =  0.00% (0      / 132500  vias)
    Layer via3       =  0.00% (0      / 24744   vias)
    Layer via4       =  0.00% (0      / 3645    vias)
    Layer via5       =  0.00% (0      / 824     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 283327 vias)
 
    Layer via        =  0.00% (0      / 121614  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (121614  vias)
    Layer via2       =  0.00% (0      / 132500  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (132500  vias)
    Layer via3       =  0.00% (0      / 24744   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24744   vias)
    Layer via4       =  0.00% (0      / 3645    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3645    vias)
    Layer via5       =  0.00% (0      / 824     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (824     vias)
 

Total number of nets = 34280
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    2559953 micron
Total Number of Contacts =             283327
Total Number of Wires =                248072
Total Number of PtConns =              3037
Total Number of Routed Wires =       248072
Total Routed Wire Length =           2559045 micron
Total Number of Routed Contacts =       283327
        Layer      metal1 :      37150 micron
        Layer      metal2 :     563687 micron
        Layer      metal3 :     866082 micron
        Layer      metal4 :     652808 micron
        Layer      metal5 :     338108 micron
        Layer      metal6 :     102117 micron
        Via         VIA56 :        824
        Via         VIA45 :       3645
        Via         VIA34 :      24744
        Via         VIA23 :     132500
        Via        VIA12A :     121308
        Via   VIA12A(rot) :        306

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 283327 vias)
 
    Layer via        =  0.00% (0      / 121614  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (121614  vias)
    Layer via2       =  0.00% (0      / 132500  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (132500  vias)
    Layer via3       =  0.00% (0      / 24744   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24744   vias)
    Layer via4       =  0.00% (0      / 3645    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3645    vias)
    Layer via5       =  0.00% (0      / 824     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (824     vias)
 
  Total double via conversion rate    =  0.00% (0 / 283327 vias)
 
    Layer via        =  0.00% (0      / 121614  vias)
    Layer via2       =  0.00% (0      / 132500  vias)
    Layer via3       =  0.00% (0      / 24744   vias)
    Layer via4       =  0.00% (0      / 3645    vias)
    Layer via5       =  0.00% (0      / 824     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 283327 vias)
 
    Layer via        =  0.00% (0      / 121614  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (121614  vias)
    Layer via2       =  0.00% (0      / 132500  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (132500  vias)
    Layer via3       =  0.00% (0      / 24744   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24744   vias)
    Layer via4       =  0.00% (0      / 3645    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3645    vias)
    Layer via5       =  0.00% (0      / 824     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (824     vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 1970 nets
[ECO: End] Elapsed real time: 0:00:12 
[ECO: End] Elapsed cpu  time: sys=0:01:00 usr=0:01:25 total=0:02:26
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 9668 

Route-opt ECO routing complete            CPU:  9941 s (  2.76 hr )  ELAPSE:  1212 s (  0.34 hr )  MEM-PEAK:  4197 MB
Co-efficient Ratio Summary:
4.193421605198  6.578038173704  2.479639287241  7.744187840401  0.485050000353  3.179565833784  5.567214754587  2.894451887461  6.565049255237  9.017935705874  441.038429693398  6.922436585160  7.815572608527  4.420896612383  1.811991390796
9.922502604480  6.462395090428  8.237022116608  8.718407061931  4.242940666909  6.875278996466  1.318072329441  4.657876222478  7.635919030994  9.113518769609  768.912859542700  1.063914413840  4.503820603750
2.060531693729  4.588422980227  2.011679591764  6.784734777862  2.430567170402  3.879771500032  8.450958970596  1.115129514701  2.873086999959  1.355128698278  482.969607718372  5.779473933443  6.401420786760
9.731622713445  4.385364950996  9.999761743153  7.347082863210  6.393266767907  8.063326983131  4.288630187880  5.817924123007  2.343657194371  0.037323705045  170.049463639281  7.942647998525  4.408627202100
6.611012847232  8.965555896202  5.306366337524  0.882098868572  5.367847591334  1.826354090279  2.637726098236  5.283402061425  3.867581818937  5.291998874740  355.573834256796  6.894178870618  5.629395013446
1.036181572469  1.071591764101  7.767496130668  1.079504162469  7.562041727387  1.193921160867  3.380650488682  3.459478158902  4.093469322795  9.944894211549  151.213569124445  2.889275755169  1.902712990768
9.219704182340  2.091590328718  3.546609552816  6.814266305588  3.460719326522  4.824446379456  7.350487070545  1.168277301288  8.717444219252  0.993952170837  467.750677126838  9.046386926521  1.692873727074
5.299466565456  0.909794083182  5.807261355168  1.313971135100  7.217096252547  5.159474176900  6.493222093711  0.170316135135  8.115297500096  8.267304733424  470.968399635021  6.895610817961  2.145600027731
1.156782107815  3.519141614262  6.161286689039  2.019563784260  3.132585844502  4.802551363135  9.359521353540  7.563457901280  4.123578456527  5.300058100041  807.616450518338  7.825200664485  5.776996348483
7.311254821547  0.105503314155  9.412422570564  0.531664290076  2.727011233081  0.717845256074  7.110998585147  4.364048027646  7.697044331643  1.693873915511  020.474427500508  2.605956354685  0.304979561421
4.116962783582  3.414183381841  1.556509463475  8.936022336702  6.425459020209  2.084649978471  4.951177467457  7.340479871274  7.214310753321  7.400440231414  768.713739752498  4.940036591019  8.612923879820
6.103190282792  4.529562340725  9.547726936300  8.696336740310  3.784709364151  5.702741133615  6.476694424697  6.650529656592  1.087581156365  7.382385340146  414.822727304193  4.895775256578  0.384915902479
6.392872777744  1.875404010485  0.500003533179  5.658337845567  2.147545872894  4.543874616565  9.212178639017  9.375054443104  6.708100277264  4.395094416078  254.541496474420  8.920847531811  5.607185569922
5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.723294414657  8.793220487635  8.918213157514  5.103692996373  545.786838201484  4.967852104500  6.447215102060
5.316976634588  4.229962122011  6.795077596784  7.396778622430  5.671704023879  7.715000328450  9.589705961115  1.237143712873  9.689373999756  1.216988683513  013.268594925190  9.552058136408  2.448045209731
6.227173894385  3.649669819999  7.617591487347  0.877632106393  2.667679078063  3.269831314288  6.301878805817  9.283236772343  5.391327118438  3.267056350494  811.827588817363  1.292608604405  4.413209606611
0.127471858965  5.457074665306  3.562487880882  0.782685725367  8.475913341826  3.540902792637  7.260982365283  4.062610953867  4.638268504825  9.918743302249  636.712481766215  0.854429535626  1.191312061036
1.814723121071  5.816753657767  4.860418221079  5.845624697562  0.417273871193  9.211608673380  6.504886823459  4.724585724093  3.684944888080  8.971111390206  991.792814852200  0.783317591909  5.348185289219
7.041709512091  5.900067443546  6.092308426814  2.690055883460  7.193265224824  4.463794567350  4.870705451168  2.716018588717  3.433819349196  9.562704273361  816.810291989467  7.842928711699  6.956454745299
4.665626230909  7.940979555807  2.613699311313  9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104357058115  1.966727787460  3.088330143493  963.567383816216  9.762332112142  4.228451311156
7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631359359  5.213535407563  4.512018504123  4.775177742422  0.522007717760  444.170507387246  5.660943955773  7.181669537311
2.548293680105  5.033867149412  4.225421230531  6.610900762727  0.112330810717  8.452560747110  9.985851474364  0.423272167697  9.434928908715  8.770151019998  020.360429082026  2.186845950301  7.912899914116
9.627813033414  1.833553751556  5.094379098936  0.291367026425  4.590202092084  6.499784714951  1.774674577340  4.731718447214  2.198145784522  4.443310046371  411.050948984361  3.988219298619  7.455973906103
1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239561621087  4.802175124404  3.894408763832  584.708465934216  0.194864880381  7.376209496392
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CHIP:top.design'. (TIM-125)
Information: Design top has 34277 nets, 0 global routed, 33879 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'top'. (NEX-022)
---extraction options---
Corner: min
 late_cap_scale                : 1.
 late_res_scale                : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
Corner: max
 late_cap_scale                : 1.
 late_res_scale                : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 32
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: top 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 33879 nets are successfully extracted. (NEX-028)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.254905 ohm/um, via_r = 6.500000 ohm/cut, c = 0.217581 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.193598 ohm/um, via_r = 6.500000 ohm/cut, c = 0.197728 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 34275, routed nets = 33879, across physical hierarchy nets = 0, parasitics cached nets = 34275, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: Mfunc:max
2: Mfunc:min

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: cpu_clk
8: axi_clk
9: rom_clk
10: dram_clk
11: pwm_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0418     1.1533     69   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0018     0.0018      1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0418     1.1533   1.1533     69   0.0000     0.0000      0       71   979.0510       74 1316474368
    2   *        -          -        -      -   0.0018     0.0018      1       78   521.7977       81          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0418     1.1533   1.1533     69   0.0018     0.0018      1       78   981.2296       81 1316474368   6893091.00      32857
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0418     1.1533   1.1533     69   0.0018     0.0018      1       78       81 1316474368   6893091.00      32857

Route-opt command complete                CPU:  9983 s (  2.77 hr )  ELAPSE:  1216 s (  0.34 hr )  MEM-PEAK:  4197 MB
Route-opt command statistics  CPU=1065 sec (0.30 hr) ELAPSED=100 sec (0.03 hr) MEM-PEAK=4.099 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2024-01-08 23:01:04 / Session: 0.34 hr / Command: 0.03 hr / Memory: 4197 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
report_timing
Warning: Scenario Mfunc:min is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 23:01:04 2024
****************************************

  Startpoint: CPU_wrapper/CPU2/MEM_WB0/forward_rd_out_reg_1_ (rising edge-triggered flip-flop clocked by cpu_clk)
  Endpoint: CPU_wrapper/L1C_inst1/DA/i_data_array (rising edge-triggered flip-flop clocked by cpu_clk)
  Mode: Mfunc
  Corner: max
  Scenario: Mfunc:max
  Path Group: cpu_clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock cpu_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.75      0.75

  CPU_wrapper/CPU2/MEM_WB0/forward_rd_out_reg_1_/CK (DFCLRBN)
                                                   0.00      0.75 r
  CPU_wrapper/CPU2/MEM_WB0/forward_rd_out_reg_1_/Q (DFCLRBN)
                                                   0.48      1.23 f
  CPU_wrapper/CPU2/U61/O (BUF6)                    0.20      1.43 f
  CPU_wrapper/CPU2/Reg_file0/U292/O (AN2)          0.31      1.75 f
  CPU_wrapper/CPU2/Reg_file0/U3219/O (ND2P)        0.16      1.91 r
  CPU_wrapper/CPU2/Reg_file0/U358/O (INV6)         0.18      2.09 f
  CPU_wrapper/CPU2/Reg_file0/ctmTdsLR_1_8989/O (AN2S)
                                                   0.28      2.38 f
  CPU_wrapper/CPU2/Reg_file0/U236/O (BUF3)         0.27      2.65 f
  CPU_wrapper/CPU2/Reg_file0/U2985/O (AO222S)      0.51      3.16 f
  CPU_wrapper/CPU2/Reg_file0/ctmTdsLR_3_9176/O (NR2)
                                                   0.28      3.44 r
  CPU_wrapper/CPU2/Reg_file0/ctmTdsLR_2_9175/O (AN3B2S)
                                                   0.23      3.67 r
  CPU_wrapper/CPU2/Reg_file0/ctmTdsLR_1_9174/O (ND3)
                                                   0.22      3.89 f
  CPU_wrapper/CPU2/Reg_file0/U253/O (AO22S)        0.35      4.24 f
  CPU_wrapper/CPU2/Reg_file0/U261/O (INV1)         0.17      4.40 r
  CPU_wrapper/CPU2/Reg_file0/U181/O (MOAI1)        0.16      4.57 f
  CPU_wrapper/CPU2/Mux2_14/U5/O (INV1S)            0.15      4.72 r
  CPU_wrapper/CPU2/Mux2_14/U20/O (MOAI1)           0.11      4.83 f
  CPU_wrapper/CPU2/Comparator0/r371/U333/O (XNR2HS)
                                                   0.24      5.08 f
  CPU_wrapper/CPU2/Comparator0/r371/U239/O (NR2)   0.20      5.28 r
  CPU_wrapper/CPU2/Comparator0/r371/U332/O (ND2P)
                                                   0.10      5.38 f
  CPU_wrapper/CPU2/Comparator0/r371/U238/O (OAI12H)
                                                   0.20      5.58 r
  CPU_wrapper/CPU2/Comparator0/r371/U248/O (AOI12H)
                                                   0.12      5.69 f
  CPU_wrapper/CPU2/Comparator0/r371/U240/O (OAI12H)
                                                   0.09      5.78 r
  CPU_wrapper/CPU2/Comparator0/r371/U227/O (AOI12H)
                                                   0.11      5.89 f
  CPU_wrapper/CPU2/Comparator0/r371/U180/O (OAI12H)
                                                   0.18      6.07 r
  CPU_wrapper/CPU2/Comparator0/r371/U182/O (AOI12H)
                                                   0.11      6.18 f
  CPU_wrapper/CPU2/Comparator0/r371/U245/O (OAI12H)
                                                   0.17      6.35 r
  CPU_wrapper/CPU2/Comparator0/r371/U233/O (INV1S)
                                                   0.09      6.44 f
  CPU_wrapper/CPU2/Comparator0/ctmTdsLR_2_10135/O (OA12P)
                                                   0.21      6.66 f
  CPU_wrapper/CPU2/Comparator0/ctmTdsLR_1_10134/OB (MXL2HS)
                                                   0.14      6.80 r
  CPU_wrapper/CPU2/Comparator0/U3/OB (MXL2HS)      0.15      6.94 f
  CPU_wrapper/CPU2/Control0/U3/O (ND3P)            0.15      7.10 r
  CPU_wrapper/CPU2/Control0/U5/O (ND2T)            0.10      7.20 f
  CPU_wrapper/CPU2/Mux16_1_0/U21/O (INV3)          0.09      7.29 r
  CPU_wrapper/CPU2/Mux16_1_0/U18/O (AN2T)          0.21      7.50 r
  CPU_wrapper/CPU2/Mux16_1_0/U11/O (AN2T)          0.40      7.90 r
  CPU_wrapper/CPU2/Mux16_1_0/U229/O (AOI22S)       0.17      8.07 f
  CPU_wrapper/CPU2/Mux16_1_0/U230/O (ND2S)         0.19      8.26 r
  CPU_wrapper/CPU2/Mux16_1_0/U30/O (OR3)           0.33      8.59 r
  CPU_wrapper/L1C_inst1/U12/O (INV2)               0.17      8.76 f
  CPU_wrapper/L1C_inst1/U19/O (OAI22H)             0.23      8.99 r
  CPU_wrapper/L1C_inst1/DA/ZBUF_13_inst_1242/O (BUF2)
                                                   0.34      9.33 r
  CPU_wrapper/L1C_inst1/DA/i_data_array/A2 (data_array)
                                                   0.02      9.35 r
  data arrival time                                          9.35

  clock cpu_clk (rise edge)                       10.00     10.00
  clock network delay (propagated)                 0.79     10.79
  CPU_wrapper/L1C_inst1/DA/i_data_array/CK (data_array)
                                                   0.00     10.79 r
  clock uncertainty                               -0.50     10.29
  library setup time                              -0.97      9.31
  data required time                                         9.31
  ------------------------------------------------------------------------
  data required time                                         9.31
  data arrival time                                         -9.35
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.04


report_timing -sign 4 -sort_by group > route_setup.log
report_timing -sign 4 -delay_type min -sort_by group > route_hold.log
save_block
Information: Saving block 'CHIP:top.design'
save_block -as CHIP:route.design
Information: Saving 'CHIP:top.design' to 'CHIP:route.design'. (DES-028)
save_lib
Saving library 'CHIP'
###############################
#     stage 4:  output file   #
###############################
write_verilog -exclude { scalar_wire_declarations                          leaf_module_declarations                          pg_objects                          end_cap_cells                          well_tap_cells                          filler_cells                          pad_spacer_cells                          physical_only_cells                          cover_cells                        } ../top_pr.v
write_sdf ../top_pr.sdf
Information: The command 'write_sdf' cleared the undo history. (UNDO-016)
report_power > total_power.log
report_qor > total_area.logInformation: 2 out of 3 MSG-3549 messages were not printed due to limit 1 (after 'source' at apr.tcl:2) (MSG-3913)
Information: 2 out of 12 POW-024 messages were not printed due to limit 10 (after 'source' at apr.tcl:2) (MSG-3913)
Information: 11187 out of 11197 POW-046 messages were not printed due to limit 10 (after 'source' at apr.tcl:2) (MSG-3913)
Information: 2 out of 12 POW-052 messages were not printed due to limit 10 (after 'source' at apr.tcl:2) (MSG-3913)
icc2_shell> exit
Maximum memory usage for this session: 4197.07 MB
Maximum memory usage for this session including child processes: 4197.07 MB
CPU usage for this session:   9999 seconds (  2.78 hours)
Elapsed time for this session:   1237 seconds (  0.34 hours)
Thank you for using IC Compiler II.

