###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          369   # Number of WRITE/WRITEP commands
num_reads_done                 =      1092144   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       877298   # Number of read row buffer hits
num_read_cmds                  =      1092142   # Number of READ/READP commands
num_writes_done                =          369   # Number of read requests issued
num_write_row_hits             =          282   # Number of write row buffer hits
num_act_cmds                   =       215783   # Number of ACT commands
num_pre_cmds                   =       215771   # Number of PRE commands
num_ondemand_pres              =       203425   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9396648   # Cyles of rank active rank.0
rank_active_cycles.1           =      9160838   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       603352   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       839162   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1013113   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        23711   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13316   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6381   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5089   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4523   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5300   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1206   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          570   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          585   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18792   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            1   # Write cmd latency (cycles)
write_latency[80-99]           =            2   # Write cmd latency (cycles)
write_latency[100-119]         =            3   # Write cmd latency (cycles)
write_latency[120-139]         =            6   # Write cmd latency (cycles)
write_latency[140-159]         =           14   # Write cmd latency (cycles)
write_latency[160-179]         =           16   # Write cmd latency (cycles)
write_latency[180-199]         =            9   # Write cmd latency (cycles)
write_latency[200-]            =          318   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       330220   # Read request latency (cycles)
read_latency[40-59]            =       123188   # Read request latency (cycles)
read_latency[60-79]            =       122411   # Read request latency (cycles)
read_latency[80-99]            =        71860   # Read request latency (cycles)
read_latency[100-119]          =        59752   # Read request latency (cycles)
read_latency[120-139]          =        53926   # Read request latency (cycles)
read_latency[140-159]          =        41520   # Read request latency (cycles)
read_latency[160-179]          =        33760   # Read request latency (cycles)
read_latency[180-199]          =        28101   # Read request latency (cycles)
read_latency[200-]             =       227398   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.84205e+06   # Write energy
read_energy                    =  4.40352e+09   # Read energy
act_energy                     =  5.90382e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.89609e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.02798e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86351e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71636e+09   # Active standby energy rank.1
average_read_latency           =      151.621   # Average read request latency (cycles)
average_interarrival           =       9.1526   # Average request interarrival latency (cycles)
total_energy                   =  1.79727e+10   # Total energy (pJ)
average_power                  =      1797.27   # Average power (mW)
average_bandwidth              =      9.32278   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          490   # Number of WRITE/WRITEP commands
num_reads_done                 =      1109984   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       985163   # Number of read row buffer hits
num_read_cmds                  =      1109981   # Number of READ/READP commands
num_writes_done                =          498   # Number of read requests issued
num_write_row_hits             =          398   # Number of write row buffer hits
num_act_cmds                   =       125405   # Number of ACT commands
num_pre_cmds                   =       125390   # Number of PRE commands
num_ondemand_pres              =       110243   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9287576   # Cyles of rank active rank.0
rank_active_cycles.1           =      9244970   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       712424   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       755030   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1029258   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24604   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13722   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6588   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4801   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4868   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5297   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1372   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          625   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          613   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18741   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            2   # Write cmd latency (cycles)
write_latency[100-119]         =            1   # Write cmd latency (cycles)
write_latency[120-139]         =            2   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            4   # Write cmd latency (cycles)
write_latency[180-199]         =            9   # Write cmd latency (cycles)
write_latency[200-]            =          472   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       404716   # Read request latency (cycles)
read_latency[40-59]            =       148841   # Read request latency (cycles)
read_latency[60-79]            =       105496   # Read request latency (cycles)
read_latency[80-99]            =        65862   # Read request latency (cycles)
read_latency[100-119]          =        51970   # Read request latency (cycles)
read_latency[120-139]          =        46121   # Read request latency (cycles)
read_latency[140-159]          =        35927   # Read request latency (cycles)
read_latency[160-179]          =        29381   # Read request latency (cycles)
read_latency[180-199]          =        23878   # Read request latency (cycles)
read_latency[200-]             =       197787   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.44608e+06   # Write energy
read_energy                    =  4.47544e+09   # Read energy
act_energy                     =  3.43108e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.41964e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.62414e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79545e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76886e+09   # Active standby energy rank.1
average_read_latency           =      140.882   # Average read request latency (cycles)
average_interarrival           =      9.00502   # Average request interarrival latency (cycles)
total_energy                   =  1.77943e+10   # Total energy (pJ)
average_power                  =      1779.43   # Average power (mW)
average_bandwidth              =      9.47611   # Average bandwidth
