Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 17:35:07 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/rgb_tr/UniformILPNew/rgb_tr_UniformILPNew_7_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subtract_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.071ns (31.951%)  route 2.281ns (68.049%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 6.564 - 4.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 0.828ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.750ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=4822, routed)        2.012     3.053    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X128Y346       FDCE                                         r  Delay1No7_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y346       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.132 r  Delay1No7_instance/Y_reg[8]/Q
                         net (fo=8, routed)           0.684     3.816    Delay1No6_instance/Y_reg[33]_0[8]
    SLICE_X123Y353       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     3.915 r  Delay1No6_instance/geqOp_carry_i_12/O
                         net (fo=1, routed)           0.007     3.922    Subtract_0_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X123Y353       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.075 r  Subtract_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.101    Subtract_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X123Y354       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.116 r  Subtract_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.142    Subtract_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X123Y355       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.194 r  Subtract_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.269     4.463    Delay1No7_instance/CO[0]
    SLICE_X122Y356       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.135     4.598 r  Delay1No7_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.307     4.905    Delay1No6_instance/Y_reg[23]_0[0]
    SLICE_X119Y355       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     5.028 r  Delay1No6_instance/shiftedFracY_d1[49]_i_8/O
                         net (fo=1, routed)           0.133     5.161    Delay1No6_instance/shiftedFracY_d1[49]_i_8_n_0
    SLICE_X120Y355       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.251 r  Delay1No6_instance/shiftedFracY_d1[49]_i_3/O
                         net (fo=3, routed)           0.202     5.453    Delay1No6_instance/Subtract_0_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X119Y355       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     5.503 r  Delay1No6_instance/shiftedFracY_d1[33]_i_3/O
                         net (fo=48, routed)          0.469     5.972    Delay1No7_instance/shiftVal__5[1]
    SLICE_X121Y348       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     6.122 r  Delay1No7_instance/shiftedFracY_d1[27]_i_4/O
                         net (fo=2, routed)           0.099     6.221    Delay1No7_instance/level4__0[7]
    SLICE_X121Y349       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     6.346 r  Delay1No7_instance/shiftedFracY_d1[27]_i_1/O
                         net (fo=1, routed)           0.059     6.405    Subtract_0_impl_instance/FPAddSubOp_instance/D[16]
    SLICE_X121Y349       FDRE                                         r  Subtract_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=4822, routed)        1.817     6.564    Subtract_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X121Y349       FDRE                                         r  Subtract_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]/C
                         clock pessimism              0.434     6.998    
                         clock uncertainty           -0.035     6.962    
    SLICE_X121Y349       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.987    Subtract_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  0.582    




