<!DOCTYPE html>
<html><head><title>joekychen/linux » include › memory › jedec_ddr.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>jedec_ddr.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Definitions for DDR memories based on JEDEC specs</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2012 Texas Instruments, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Aneesh V &lt;aneesh@ti.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __LINUX_JEDEC_DDR_H</span>
<span class="cp">#define __LINUX_JEDEC_DDR_H</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cm">/* DDR Densities */</span>
<span class="cp">#define DDR_DENSITY_64Mb	1</span>
<span class="cp">#define DDR_DENSITY_128Mb	2</span>
<span class="cp">#define DDR_DENSITY_256Mb	3</span>
<span class="cp">#define DDR_DENSITY_512Mb	4</span>
<span class="cp">#define DDR_DENSITY_1Gb		5</span>
<span class="cp">#define DDR_DENSITY_2Gb		6</span>
<span class="cp">#define DDR_DENSITY_4Gb		7</span>
<span class="cp">#define DDR_DENSITY_8Gb		8</span>
<span class="cp">#define DDR_DENSITY_16Gb	9</span>
<span class="cp">#define DDR_DENSITY_32Gb	10</span>

<span class="cm">/* DDR type */</span>
<span class="cp">#define DDR_TYPE_DDR2		1</span>
<span class="cp">#define DDR_TYPE_DDR3		2</span>
<span class="cp">#define DDR_TYPE_LPDDR2_S4	3</span>
<span class="cp">#define DDR_TYPE_LPDDR2_S2	4</span>
<span class="cp">#define DDR_TYPE_LPDDR2_NVM	5</span>

<span class="cm">/* DDR IO width */</span>
<span class="cp">#define DDR_IO_WIDTH_4		1</span>
<span class="cp">#define DDR_IO_WIDTH_8		2</span>
<span class="cp">#define DDR_IO_WIDTH_16		3</span>
<span class="cp">#define DDR_IO_WIDTH_32		4</span>

<span class="cm">/* Number of Row bits */</span>
<span class="cp">#define R9			9</span>
<span class="cp">#define R10			10</span>
<span class="cp">#define R11			11</span>
<span class="cp">#define R12			12</span>
<span class="cp">#define R13			13</span>
<span class="cp">#define R14			14</span>
<span class="cp">#define R15			15</span>
<span class="cp">#define R16			16</span>

<span class="cm">/* Number of Column bits */</span>
<span class="cp">#define C7			7</span>
<span class="cp">#define C8			8</span>
<span class="cp">#define C9			9</span>
<span class="cp">#define C10			10</span>
<span class="cp">#define C11			11</span>
<span class="cp">#define C12			12</span>

<span class="cm">/* Number of Banks */</span>
<span class="cp">#define B1			0</span>
<span class="cp">#define B2			1</span>
<span class="cp">#define B4			2</span>
<span class="cp">#define B8			3</span>

<span class="cm">/* Refresh rate in nano-seconds */</span>
<span class="cp">#define T_REFI_15_6		15600</span>
<span class="cp">#define T_REFI_7_8		7800</span>
<span class="cp">#define T_REFI_3_9		3900</span>

<span class="cm">/* tRFC values */</span>
<span class="cp">#define T_RFC_90		90000</span>
<span class="cp">#define T_RFC_110		110000</span>
<span class="cp">#define T_RFC_130		130000</span>
<span class="cp">#define T_RFC_160		160000</span>
<span class="cp">#define T_RFC_210		210000</span>
<span class="cp">#define T_RFC_300		300000</span>
<span class="cp">#define T_RFC_350		350000</span>

<span class="cm">/* Mode register numbers */</span>
<span class="cp">#define DDR_MR0			0</span>
<span class="cp">#define DDR_MR1			1</span>
<span class="cp">#define DDR_MR2			2</span>
<span class="cp">#define DDR_MR3			3</span>
<span class="cp">#define DDR_MR4			4</span>
<span class="cp">#define DDR_MR5			5</span>
<span class="cp">#define DDR_MR6			6</span>
<span class="cp">#define DDR_MR7			7</span>
<span class="cp">#define DDR_MR8			8</span>
<span class="cp">#define DDR_MR9			9</span>
<span class="cp">#define DDR_MR10		10</span>
<span class="cp">#define DDR_MR11		11</span>
<span class="cp">#define DDR_MR16		16</span>
<span class="cp">#define DDR_MR17		17</span>
<span class="cp">#define DDR_MR18		18</span>

<span class="cm">/*</span>
<span class="cm"> * LPDDR2 related defines</span>
<span class="cm"> */</span>

<span class="cm">/* MR4 register fields */</span>
<span class="cp">#define MR4_SDRAM_REF_RATE_SHIFT			0</span>
<span class="cp">#define MR4_SDRAM_REF_RATE_MASK				7</span>
<span class="cp">#define MR4_TUF_SHIFT					7</span>
<span class="cp">#define MR4_TUF_MASK					(1 &lt;&lt; 7)</span>

<span class="cm">/* MR4 SDRAM Refresh Rate field values */</span>
<span class="cp">#define SDRAM_TEMP_NOMINAL				0x3</span>
<span class="cp">#define SDRAM_TEMP_RESERVED_4				0x4</span>
<span class="cp">#define SDRAM_TEMP_HIGH_DERATE_REFRESH			0x5</span>
<span class="cp">#define SDRAM_TEMP_HIGH_DERATE_REFRESH_AND_TIMINGS	0x6</span>
<span class="cp">#define SDRAM_TEMP_VERY_HIGH_SHUTDOWN			0x7</span>

<span class="cp">#define NUM_DDR_ADDR_TABLE_ENTRIES			11</span>
<span class="cp">#define NUM_DDR_TIMING_TABLE_ENTRIES			4</span>

<span class="cm">/* Structure for DDR addressing info from the JEDEC spec */</span>
<span class="k">struct</span> <span class="n">lpddr2_addressing</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">num_banks</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tREFI_ns</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tRFCab_ps</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Structure for timings from the LPDDR2 datasheet</span>
<span class="cm"> * All parameters are in pico seconds(ps) unless explicitly indicated</span>
<span class="cm"> * with a suffix like tRAS_max_ns below</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">lpddr2_timings</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">max_freq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">min_freq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tRPab</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tRCD</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tWR</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tRAS_min</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tRRD</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tWTR</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tXP</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tRTP</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tCKESR</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tDQSCK_max</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tDQSCK_max_derated</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tFAW</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tZQCS</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tZQCL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tZQinit</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tRAS_max_ns</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Min value for some parameters in terms of number of tCK cycles(nCK)</span>
<span class="cm"> * Please set to zero parameters that are not valid for a given memory</span>
<span class="cm"> * type</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">lpddr2_min_tck</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">tRPab</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tRCD</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tWR</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tRASmin</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tRRD</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tWTR</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tXP</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tRTP</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tCKE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tCKESR</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tFAW</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">lpddr2_addressing</span>
	<span class="n">lpddr2_jedec_addressing_table</span><span class="p">[</span><span class="n">NUM_DDR_ADDR_TABLE_ENTRIES</span><span class="p">];</span>
<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">lpddr2_timings</span>
	<span class="n">lpddr2_jedec_timings</span><span class="p">[</span><span class="n">NUM_DDR_TIMING_TABLE_ENTRIES</span><span class="p">];</span>
<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">lpddr2_min_tck</span> <span class="n">lpddr2_jedec_min_tck</span><span class="p">;</span>

<span class="cp">#endif </span><span class="cm">/* __LINUX_JEDEC_DDR_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
