

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  200 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          2,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    2 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_kepler_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   35 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   12 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    6 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   35 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    0 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 6,4,0,2,1,6,4,0,2,1,12 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     6 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    2 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    3 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 837.0:837.0:837.0:1502.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 837000000.000000:837000000.000000:837000000.000000:1502000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000119474313023:0.00000000119474313023:0.00000000119474313023:0.00000000066577896138
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
0d0a0c32a18a6f5bd649e8f48081228c  /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out
self exe links to: /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out
Running md5sum using "md5sum /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out "
self exe links to: /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z20needle_cuda_shared_2PiS_iiii : hostFun 0x0x560bbe776e28, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_1PiS_iiiiE4temp" from 0x0 to 0x484 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_1PiS_iiiiE3ref" from 0x500 to 0x900 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_1PiS_iiii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_2PiS_iiiiE4temp" from 0x0 to 0x484 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_2PiS_iiiiE3ref" from 0x500 to 0x900 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_2PiS_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_2PiS_iiii' : regs=32, lmem=0, smem=2180, cmem=352
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_1PiS_iiii' : regs=32, lmem=0, smem=2180, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z20needle_cuda_shared_1PiS_iiii : hostFun 0x0x560bbe776c32, fat_cubin_handle = 1
WG size of kernel = 16 
Start Needleman-Wunsch
Processing top-left matrix
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z20needle_cuda_shared_1PiS_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (a.1.sm_52.ptx:53) @%p16 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (a.1.sm_52.ptx:61) cvta.to.global.u64 %rd6, %rd2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x350 (a.1.sm_52.ptx:145) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a8 (a.1.sm_52.ptx:159) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3b8 (a.1.sm_52.ptx:161) @%p18 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (a.1.sm_52.ptx:175) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x420 (a.1.sm_52.ptx:177) @%p19 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (a.1.sm_52.ptx:191) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x488 (a.1.sm_52.ptx:193) @%p20 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (a.1.sm_52.ptx:207) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4f0 (a.1.sm_52.ptx:209) @%p21 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (a.1.sm_52.ptx:223) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x558 (a.1.sm_52.ptx:225) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (a.1.sm_52.ptx:239) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5c0 (a.1.sm_52.ptx:241) @%p23 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x618 (a.1.sm_52.ptx:255) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x628 (a.1.sm_52.ptx:257) @%p24 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x680 (a.1.sm_52.ptx:271) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x690 (a.1.sm_52.ptx:273) @%p25 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e8 (a.1.sm_52.ptx:287) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6f8 (a.1.sm_52.ptx:289) @%p26 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x750 (a.1.sm_52.ptx:303) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x760 (a.1.sm_52.ptx:305) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b8 (a.1.sm_52.ptx:319) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x7c8 (a.1.sm_52.ptx:321) @%p28 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (a.1.sm_52.ptx:335) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x830 (a.1.sm_52.ptx:337) @%p29 bra BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x888 (a.1.sm_52.ptx:351) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x898 (a.1.sm_52.ptx:353) @%p30 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (a.1.sm_52.ptx:367) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x900 (a.1.sm_52.ptx:369) @%p31 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x958 (a.1.sm_52.ptx:383) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x968 (a.1.sm_52.ptx:385) @%p32 bra BB0_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c0 (a.1.sm_52.ptx:399) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x9c8 (a.1.sm_52.ptx:400) @%p31 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa20 (a.1.sm_52.ptx:414) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xa28 (a.1.sm_52.ptx:415) @%p30 bra BB0_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (a.1.sm_52.ptx:429) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xa88 (a.1.sm_52.ptx:430) @%p29 bra BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae0 (a.1.sm_52.ptx:444) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xae8 (a.1.sm_52.ptx:445) @%p28 bra BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb40 (a.1.sm_52.ptx:459) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xb48 (a.1.sm_52.ptx:460) @%p27 bra BB0_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba0 (a.1.sm_52.ptx:474) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xba8 (a.1.sm_52.ptx:475) @%p26 bra BB0_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc00 (a.1.sm_52.ptx:489) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xc08 (a.1.sm_52.ptx:490) @%p25 bra BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc60 (a.1.sm_52.ptx:504) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xc68 (a.1.sm_52.ptx:505) @%p24 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc0 (a.1.sm_52.ptx:519) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xcc8 (a.1.sm_52.ptx:520) @%p23 bra BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (a.1.sm_52.ptx:534) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xd28 (a.1.sm_52.ptx:535) @%p22 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (a.1.sm_52.ptx:549) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xd88 (a.1.sm_52.ptx:550) @%p21 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde0 (a.1.sm_52.ptx:564) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xde8 (a.1.sm_52.ptx:565) @%p20 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe40 (a.1.sm_52.ptx:579) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xe48 (a.1.sm_52.ptx:580) @%p19 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea0 (a.1.sm_52.ptx:594) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xea8 (a.1.sm_52.ptx:595) @%p18 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf00 (a.1.sm_52.ptx:609) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xf08 (a.1.sm_52.ptx:610) @%p17 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf60 (a.1.sm_52.ptx:624) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20needle_cuda_shared_1PiS_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20needle_cuda_shared_1PiS_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 16, limited by: cta_limit
Destroy streams for kernel 1: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 14895
gpu_sim_insn = 6067
gpu_ipc =       0.4073
gpu_tot_sim_cycle = 14895
gpu_tot_sim_insn = 6067
gpu_tot_ipc =       0.4073
gpu_tot_issued_cta = 1
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0099
partiton_level_parallism_total  =       0.0099
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.4567 GB/Sec
L2_BW_total  =       0.4567 GB/Sec
gpu_total_sim_rate=3033

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 275
	L1I_total_cache_misses = 35
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7
	L1C_total_cache_misses = 5
	L1C_total_cache_miss_rate = 0.7143
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 275

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
676, 
gpgpu_n_tot_thrd_icount = 17568
gpgpu_n_tot_w_icount = 549
gpgpu_n_stall_shd_mem = 497
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 66
gpgpu_n_mem_write_global = 46
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 289
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 77
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:53989	W0_Scoreboard:5165	W1:24	W2:20	W3:20	W4:20	W5:20	W6:20	W7:20	W8:20	W9:20	W10:20	W11:20	W12:20	W13:20	W14:20	W15:20	W16:245	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:295	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:127	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 528 {8:66,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1840 {40:46,}
traffic_breakdown_coretomem[INST_ACC_R] = 280 {8:35,}
traffic_breakdown_memtocore[CONST_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2640 {40:66,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 368 {8:46,}
traffic_breakdown_memtocore[INST_ACC_R] = 5600 {40:140,}
maxmflatency = 262 
max_icnt2mem_latency = 8 
maxmrqlatency = 20 
max_icnt2sh_latency = 7 
averagemflatency = 138 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 8 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	147 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        242         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        272        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        510         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       136         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        136       136         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       136       136         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        136         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0       136         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=26728 n_nop=26704 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001347
n_activity=266 dram_eff=0.1353
bk0: 10a 26627i bk1: 8a 26692i bk2: 0a 26725i bk3: 0a 26726i bk4: 0a 26726i bk5: 0a 26727i bk6: 0a 26728i bk7: 0a 26728i bk8: 0a 26728i bk9: 0a 26728i bk10: 0a 26728i bk11: 0a 26728i bk12: 0a 26729i bk13: 0a 26730i bk14: 0a 26730i bk15: 0a 26730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001347 
total_CMD = 26728 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 26570 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26728 
n_nop = 26704 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000224 
CoL_Bus_Util = 0.000673 
Either_Row_CoL_Bus_Util = 0.000898 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00890452
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=26728 n_nop=26710 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001197
n_activity=156 dram_eff=0.2051
bk0: 8a 26696i bk1: 8a 26695i bk2: 0a 26727i bk3: 0a 26727i bk4: 0a 26727i bk5: 0a 26728i bk6: 0a 26728i bk7: 0a 26728i bk8: 0a 26728i bk9: 0a 26728i bk10: 0a 26728i bk11: 0a 26728i bk12: 0a 26728i bk13: 0a 26728i bk14: 0a 26728i bk15: 0a 26729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001197 
total_CMD = 26728 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 26640 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26728 
n_nop = 26710 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000599 
Either_Row_CoL_Bus_Util = 0.000673 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00426519
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=26728 n_nop=26710 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001197
n_activity=156 dram_eff=0.2051
bk0: 8a 26695i bk1: 8a 26695i bk2: 0a 26727i bk3: 0a 26727i bk4: 0a 26727i bk5: 0a 26728i bk6: 0a 26728i bk7: 0a 26728i bk8: 0a 26728i bk9: 0a 26728i bk10: 0a 26728i bk11: 0a 26728i bk12: 0a 26728i bk13: 0a 26728i bk14: 0a 26728i bk15: 0a 26729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001197 
total_CMD = 26728 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 26640 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26728 
n_nop = 26710 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000599 
Either_Row_CoL_Bus_Util = 0.000673 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0043026
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=26728 n_nop=26710 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001197
n_activity=156 dram_eff=0.2051
bk0: 8a 26696i bk1: 8a 26695i bk2: 0a 26727i bk3: 0a 26727i bk4: 0a 26727i bk5: 0a 26728i bk6: 0a 26728i bk7: 0a 26728i bk8: 0a 26728i bk9: 0a 26728i bk10: 0a 26728i bk11: 0a 26728i bk12: 0a 26728i bk13: 0a 26728i bk14: 0a 26728i bk15: 0a 26729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001197 
total_CMD = 26728 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 26640 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26728 
n_nop = 26710 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000599 
Either_Row_CoL_Bus_Util = 0.000673 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00415295
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=26728 n_nop=26710 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001197
n_activity=156 dram_eff=0.2051
bk0: 8a 26695i bk1: 8a 26695i bk2: 0a 26727i bk3: 0a 26727i bk4: 0a 26727i bk5: 0a 26728i bk6: 0a 26728i bk7: 0a 26728i bk8: 0a 26728i bk9: 0a 26728i bk10: 0a 26728i bk11: 0a 26728i bk12: 0a 26728i bk13: 0a 26728i bk14: 0a 26728i bk15: 0a 26729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001197 
total_CMD = 26728 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 26640 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26728 
n_nop = 26710 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000599 
Either_Row_CoL_Bus_Util = 0.000673 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00422778
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=26728 n_nop=26714 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008979
n_activity=130 dram_eff=0.1846
bk0: 8a 26696i bk1: 4a 26703i bk2: 0a 26727i bk3: 0a 26727i bk4: 0a 26727i bk5: 0a 26728i bk6: 0a 26728i bk7: 0a 26728i bk8: 0a 26728i bk9: 0a 26728i bk10: 0a 26728i bk11: 0a 26728i bk12: 0a 26728i bk13: 0a 26728i bk14: 0a 26728i bk15: 0a 26729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000898 
total_CMD = 26728 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 26654 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26728 
n_nop = 26714 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000449 
Either_Row_CoL_Bus_Util = 0.000524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00415295
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=26728 n_nop=26718 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005986
n_activity=104 dram_eff=0.1538
bk0: 4a 26704i bk1: 4a 26703i bk2: 0a 26727i bk3: 0a 26727i bk4: 0a 26727i bk5: 0a 26728i bk6: 0a 26728i bk7: 0a 26728i bk8: 0a 26728i bk9: 0a 26728i bk10: 0a 26728i bk11: 0a 26728i bk12: 0a 26728i bk13: 0a 26728i bk14: 0a 26728i bk15: 0a 26729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000599 
total_CMD = 26728 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 26668 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26728 
n_nop = 26718 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000374 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00381622
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=26728 n_nop=26718 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005986
n_activity=104 dram_eff=0.1538
bk0: 4a 26704i bk1: 4a 26703i bk2: 0a 26727i bk3: 0a 26727i bk4: 0a 26727i bk5: 0a 26728i bk6: 0a 26728i bk7: 0a 26728i bk8: 0a 26728i bk9: 0a 26728i bk10: 0a 26728i bk11: 0a 26728i bk12: 0a 26728i bk13: 0a 26728i bk14: 0a 26728i bk15: 0a 26729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000599 
total_CMD = 26728 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 26668 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26728 
n_nop = 26718 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000374 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00389105
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=26728 n_nop=26718 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005986
n_activity=104 dram_eff=0.1538
bk0: 4a 26704i bk1: 4a 26703i bk2: 0a 26727i bk3: 0a 26727i bk4: 0a 26727i bk5: 0a 26728i bk6: 0a 26728i bk7: 0a 26728i bk8: 0a 26728i bk9: 0a 26728i bk10: 0a 26728i bk11: 0a 26728i bk12: 0a 26728i bk13: 0a 26728i bk14: 0a 26728i bk15: 0a 26729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000599 
total_CMD = 26728 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 26668 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26728 
n_nop = 26718 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000374 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00385364
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=26728 n_nop=26718 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005986
n_activity=104 dram_eff=0.1538
bk0: 4a 26704i bk1: 4a 26703i bk2: 0a 26727i bk3: 0a 26727i bk4: 0a 26727i bk5: 0a 26728i bk6: 0a 26728i bk7: 0a 26728i bk8: 0a 26728i bk9: 0a 26728i bk10: 0a 26728i bk11: 0a 26728i bk12: 0a 26728i bk13: 0a 26728i bk14: 0a 26728i bk15: 0a 26729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000599 
total_CMD = 26728 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 26668 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26728 
n_nop = 26718 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000374 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00381622
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=26728 n_nop=26718 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005986
n_activity=104 dram_eff=0.1538
bk0: 4a 26704i bk1: 4a 26703i bk2: 0a 26727i bk3: 0a 26727i bk4: 0a 26727i bk5: 0a 26728i bk6: 0a 26728i bk7: 0a 26728i bk8: 0a 26728i bk9: 0a 26728i bk10: 0a 26728i bk11: 0a 26728i bk12: 0a 26728i bk13: 0a 26728i bk14: 0a 26728i bk15: 0a 26729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000599 
total_CMD = 26728 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 26668 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26728 
n_nop = 26718 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000374 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00392846
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=26728 n_nop=26718 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005986
n_activity=104 dram_eff=0.1538
bk0: 4a 26704i bk1: 4a 26703i bk2: 0a 26727i bk3: 0a 26727i bk4: 0a 26727i bk5: 0a 26728i bk6: 0a 26728i bk7: 0a 26728i bk8: 0a 26728i bk9: 0a 26728i bk10: 0a 26728i bk11: 0a 26728i bk12: 0a 26728i bk13: 0a 26728i bk14: 0a 26728i bk15: 0a 26729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000599 
total_CMD = 26728 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 26668 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26728 
n_nop = 26718 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000374 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00392846

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 31, Miss = 8, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 30, Miss = 8, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 19, Miss = 4, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 254
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.5591
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 140
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=254
icnt_total_pkts_simt_to_mem=148
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5
	minimum = 5
	maximum = 5
Network latency average = 5
	minimum = 5
	maximum = 5
Slowest packet = 0
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000710235
	minimum = 0 (at node 1)
	maximum = 0.00993622 (at node 0)
Accepted packet rate average = 0.000710235
	minimum = 0 (at node 1)
	maximum = 0.0170527 (at node 0)
Injected flit rate average = 0.000710235
	minimum = 0 (at node 1)
	maximum = 0.00993622 (at node 0)
Accepted flit rate average= 0.000710235
	minimum = 0 (at node 1)
	maximum = 0.0170527 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Network latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Flit latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000710235 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00993622 (1 samples)
Accepted packet rate average = 0.000710235 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0170527 (1 samples)
Injected flit rate average = 0.000710235 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00993622 (1 samples)
Accepted flit rate average = 0.000710235 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0170527 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 3033 (inst/sec)
gpgpu_simulation_rate = 7447 (cycle/sec)
gpgpu_silicon_slowdown = 112394x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (2,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 10482
gpu_sim_insn = 12134
gpu_ipc =       1.1576
gpu_tot_sim_cycle = 25377
gpu_tot_sim_insn = 18201
gpu_tot_ipc =       0.7172
gpu_tot_issued_cta = 3
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0282
partiton_level_parallism_total  =       0.0175
partiton_level_parallism_util =       1.0534
partiton_level_parallism_util_total  =       1.0350
L2_BW  =       1.2981 GB/Sec
L2_BW_total  =       0.8042 GB/Sec
gpu_total_sim_rate=6067

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 825
	L1I_total_cache_misses = 105
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21
	L1C_total_cache_misses = 15
	L1C_total_cache_miss_rate = 0.7143
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 15
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 720
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 105
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 825

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
676, 
gpgpu_n_tot_thrd_icount = 52704
gpgpu_n_tot_w_icount = 1647
gpgpu_n_stall_shd_mem = 1491
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 198
gpgpu_n_mem_write_global = 138
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 867
gpgpu_n_store_insn = 768
gpgpu_n_shmem_insn = 5475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 231
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:126895	W0_Scoreboard:15235	W1:72	W2:60	W3:60	W4:60	W5:60	W6:60	W7:60	W8:60	W9:60	W10:60	W11:60	W12:60	W13:60	W14:60	W15:60	W16:735	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:885	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:381	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1584 {8:198,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5520 {40:138,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 240 {40:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7920 {40:198,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1104 {8:138,}
traffic_breakdown_memtocore[INST_ACC_R] = 16800 {40:420,}
maxmflatency = 262 
max_icnt2mem_latency = 8 
maxmrqlatency = 20 
max_icnt2sh_latency = 9 
averagemflatency = 136 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 8 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	340 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	428 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	332 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        471       272    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        493       323    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        986       612    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       138         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       137       138       136       138         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        136       138         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       138       138       136       136         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        136       136         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0       137       138         0       136         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=45537 n_nop=45513 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007906
n_activity=266 dram_eff=0.1353
bk0: 10a 45436i bk1: 8a 45501i bk2: 0a 45534i bk3: 0a 45535i bk4: 0a 45535i bk5: 0a 45536i bk6: 0a 45537i bk7: 0a 45537i bk8: 0a 45537i bk9: 0a 45537i bk10: 0a 45537i bk11: 0a 45537i bk12: 0a 45538i bk13: 0a 45539i bk14: 0a 45539i bk15: 0a 45539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000791 
total_CMD = 45537 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 45379 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45537 
n_nop = 45513 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00522652
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=45537 n_nop=45519 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007027
n_activity=156 dram_eff=0.2051
bk0: 8a 45505i bk1: 8a 45504i bk2: 0a 45536i bk3: 0a 45536i bk4: 0a 45536i bk5: 0a 45537i bk6: 0a 45537i bk7: 0a 45537i bk8: 0a 45537i bk9: 0a 45537i bk10: 0a 45537i bk11: 0a 45537i bk12: 0a 45537i bk13: 0a 45537i bk14: 0a 45537i bk15: 0a 45538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000703 
total_CMD = 45537 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 45449 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45537 
n_nop = 45519 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00250346
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=45537 n_nop=45519 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007027
n_activity=156 dram_eff=0.2051
bk0: 8a 45504i bk1: 8a 45504i bk2: 0a 45536i bk3: 0a 45536i bk4: 0a 45536i bk5: 0a 45537i bk6: 0a 45537i bk7: 0a 45537i bk8: 0a 45537i bk9: 0a 45537i bk10: 0a 45537i bk11: 0a 45537i bk12: 0a 45537i bk13: 0a 45537i bk14: 0a 45537i bk15: 0a 45538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000703 
total_CMD = 45537 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 45449 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45537 
n_nop = 45519 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00252542
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=45537 n_nop=45519 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007027
n_activity=156 dram_eff=0.2051
bk0: 8a 45505i bk1: 8a 45504i bk2: 0a 45536i bk3: 0a 45536i bk4: 0a 45536i bk5: 0a 45537i bk6: 0a 45537i bk7: 0a 45537i bk8: 0a 45537i bk9: 0a 45537i bk10: 0a 45537i bk11: 0a 45537i bk12: 0a 45537i bk13: 0a 45537i bk14: 0a 45537i bk15: 0a 45538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000703 
total_CMD = 45537 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 45449 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45537 
n_nop = 45519 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00243758
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=45537 n_nop=45519 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007027
n_activity=156 dram_eff=0.2051
bk0: 8a 45504i bk1: 8a 45504i bk2: 0a 45536i bk3: 0a 45536i bk4: 0a 45536i bk5: 0a 45537i bk6: 0a 45537i bk7: 0a 45537i bk8: 0a 45537i bk9: 0a 45537i bk10: 0a 45537i bk11: 0a 45537i bk12: 0a 45537i bk13: 0a 45537i bk14: 0a 45537i bk15: 0a 45538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000703 
total_CMD = 45537 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 45449 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45537 
n_nop = 45519 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0024815
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=45537 n_nop=45523 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000527
n_activity=130 dram_eff=0.1846
bk0: 8a 45505i bk1: 4a 45512i bk2: 0a 45536i bk3: 0a 45536i bk4: 0a 45536i bk5: 0a 45537i bk6: 0a 45537i bk7: 0a 45537i bk8: 0a 45537i bk9: 0a 45537i bk10: 0a 45537i bk11: 0a 45537i bk12: 0a 45537i bk13: 0a 45537i bk14: 0a 45537i bk15: 0a 45538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000527 
total_CMD = 45537 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 45463 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45537 
n_nop = 45523 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000264 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00243758
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=45537 n_nop=45527 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003514
n_activity=104 dram_eff=0.1538
bk0: 4a 45513i bk1: 4a 45512i bk2: 0a 45536i bk3: 0a 45536i bk4: 0a 45536i bk5: 0a 45537i bk6: 0a 45537i bk7: 0a 45537i bk8: 0a 45537i bk9: 0a 45537i bk10: 0a 45537i bk11: 0a 45537i bk12: 0a 45537i bk13: 0a 45537i bk14: 0a 45537i bk15: 0a 45538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 45537 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 45477 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45537 
n_nop = 45527 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000220 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00223994
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=45537 n_nop=45527 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003514
n_activity=104 dram_eff=0.1538
bk0: 4a 45513i bk1: 4a 45512i bk2: 0a 45536i bk3: 0a 45536i bk4: 0a 45536i bk5: 0a 45537i bk6: 0a 45537i bk7: 0a 45537i bk8: 0a 45537i bk9: 0a 45537i bk10: 0a 45537i bk11: 0a 45537i bk12: 0a 45537i bk13: 0a 45537i bk14: 0a 45537i bk15: 0a 45538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 45537 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 45477 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45537 
n_nop = 45527 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000220 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00228386
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=45537 n_nop=45527 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003514
n_activity=104 dram_eff=0.1538
bk0: 4a 45513i bk1: 4a 45512i bk2: 0a 45536i bk3: 0a 45536i bk4: 0a 45536i bk5: 0a 45537i bk6: 0a 45537i bk7: 0a 45537i bk8: 0a 45537i bk9: 0a 45537i bk10: 0a 45537i bk11: 0a 45537i bk12: 0a 45537i bk13: 0a 45537i bk14: 0a 45537i bk15: 0a 45538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 45537 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 45477 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45537 
n_nop = 45527 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000220 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0022619
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=45537 n_nop=45527 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003514
n_activity=104 dram_eff=0.1538
bk0: 4a 45513i bk1: 4a 45512i bk2: 0a 45536i bk3: 0a 45536i bk4: 0a 45536i bk5: 0a 45537i bk6: 0a 45537i bk7: 0a 45537i bk8: 0a 45537i bk9: 0a 45537i bk10: 0a 45537i bk11: 0a 45537i bk12: 0a 45537i bk13: 0a 45537i bk14: 0a 45537i bk15: 0a 45538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 45537 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 45477 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45537 
n_nop = 45527 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000220 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00223994
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=45537 n_nop=45527 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003514
n_activity=104 dram_eff=0.1538
bk0: 4a 45513i bk1: 4a 45512i bk2: 0a 45536i bk3: 0a 45536i bk4: 0a 45536i bk5: 0a 45537i bk6: 0a 45537i bk7: 0a 45537i bk8: 0a 45537i bk9: 0a 45537i bk10: 0a 45537i bk11: 0a 45537i bk12: 0a 45537i bk13: 0a 45537i bk14: 0a 45537i bk15: 0a 45538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 45537 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 45477 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45537 
n_nop = 45527 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000220 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00230582
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=45537 n_nop=45527 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003514
n_activity=104 dram_eff=0.1538
bk0: 4a 45513i bk1: 4a 45512i bk2: 0a 45536i bk3: 0a 45536i bk4: 0a 45536i bk5: 0a 45537i bk6: 0a 45537i bk7: 0a 45537i bk8: 0a 45537i bk9: 0a 45537i bk10: 0a 45537i bk11: 0a 45537i bk12: 0a 45537i bk13: 0a 45537i bk14: 0a 45537i bk15: 0a 45538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 45537 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 45477 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45537 
n_nop = 45527 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000220 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00230582

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57, Miss = 10, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 73, Miss = 8, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 41, Miss = 8, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 53, Miss = 8, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 43, Miss = 8, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 72, Miss = 8, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 33, Miss = 4, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 12, Miss = 4, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 12, Miss = 4, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 12, Miss = 4, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12, Miss = 4, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 41, Miss = 4, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 30, Miss = 4, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 31, Miss = 4, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 12, Miss = 4, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 12, Miss = 4, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 12, Miss = 4, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 12, Miss = 4, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 762
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.1864
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 198
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 280
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 198
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 420
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=762
icnt_total_pkts_simt_to_mem=444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0995
	minimum = 5
	maximum = 9
Network latency average = 5.0995
	minimum = 5
	maximum = 9
Slowest packet = 599
Flit latency average = 5.0995
	minimum = 5
	maximum = 9
Slowest flit = 599
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0020185
	minimum = 0 (at node 0)
	maximum = 0.0141194 (at node 1)
Accepted packet rate average = 0.0020185
	minimum = 0 (at node 0)
	maximum = 0.024232 (at node 1)
Injected flit rate average = 0.0020185
	minimum = 0 (at node 0)
	maximum = 0.0141194 (at node 1)
Accepted flit rate average= 0.0020185
	minimum = 0 (at node 0)
	maximum = 0.024232 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.04975 (2 samples)
	minimum = 5 (2 samples)
	maximum = 7 (2 samples)
Network latency average = 5.04975 (2 samples)
	minimum = 5 (2 samples)
	maximum = 7 (2 samples)
Flit latency average = 5.04975 (2 samples)
	minimum = 5 (2 samples)
	maximum = 7 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00136437 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0120278 (2 samples)
Accepted packet rate average = 0.00136437 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0206424 (2 samples)
Injected flit rate average = 0.00136437 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0120278 (2 samples)
Accepted flit rate average = 0.00136437 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0206424 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 6067 (inst/sec)
gpgpu_simulation_rate = 8459 (cycle/sec)
gpgpu_silicon_slowdown = 98947x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (3,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 10483
gpu_sim_insn = 18201
gpu_ipc =       1.7362
gpu_tot_sim_cycle = 35860
gpu_tot_sim_insn = 36402
gpu_tot_ipc =       1.0151
gpu_tot_issued_cta = 6
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0424
partiton_level_parallism_total  =       0.0248
partiton_level_parallism_util =       1.0725
partiton_level_parallism_util_total  =       1.0534
L2_BW  =       1.9469 GB/Sec
L2_BW_total  =       1.1383 GB/Sec
gpu_total_sim_rate=7280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1650
	L1I_total_cache_misses = 210
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 42
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.7143
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 210
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 42
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1650

Total_core_cache_fail_stats:
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
676, 
gpgpu_n_tot_thrd_icount = 105408
gpgpu_n_tot_w_icount = 3294
gpgpu_n_stall_shd_mem = 2982
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 396
gpgpu_n_mem_write_global = 276
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 6
gpgpu_n_load_insn  = 1734
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 10950
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 462
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:236233	W0_Scoreboard:30339	W1:144	W2:120	W3:120	W4:120	W5:120	W6:120	W7:120	W8:120	W9:120	W10:120	W11:120	W12:120	W13:120	W14:120	W15:120	W16:1470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:1770	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:762	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 48 {8:6,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3168 {8:396,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11040 {40:276,}
traffic_breakdown_coretomem[INST_ACC_R] = 1680 {8:210,}
traffic_breakdown_memtocore[CONST_ACC_R] = 480 {40:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15840 {40:396,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2208 {8:276,}
traffic_breakdown_memtocore[INST_ACC_R] = 33600 {40:840,}
maxmflatency = 262 
max_icnt2mem_latency = 10 
maxmrqlatency = 20 
max_icnt2sh_latency = 9 
averagemflatency = 136 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 8 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	682 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	830 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	651 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        548      1003    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        493      1088    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         17         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        986      2142    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         34         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       138         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0       136         0         0         0         0         0         0         0       137       138       136       138         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0       136         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        136       138         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        136         0         0         0         0         0         0         0         0         0       138       138       136       138         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0       136         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        136       137         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        136         0         0         0         0         0         0         0         0         0       137       138         0       139         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0       136         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64347 n_nop=64323 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005595
n_activity=266 dram_eff=0.1353
bk0: 10a 64246i bk1: 8a 64311i bk2: 0a 64344i bk3: 0a 64345i bk4: 0a 64345i bk5: 0a 64346i bk6: 0a 64347i bk7: 0a 64347i bk8: 0a 64347i bk9: 0a 64347i bk10: 0a 64347i bk11: 0a 64347i bk12: 0a 64348i bk13: 0a 64349i bk14: 0a 64349i bk15: 0a 64349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000559 
total_CMD = 64347 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 64189 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64347 
n_nop = 64323 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.000280 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0036987
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64347 n_nop=64329 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004973
n_activity=156 dram_eff=0.2051
bk0: 8a 64315i bk1: 8a 64314i bk2: 0a 64346i bk3: 0a 64346i bk4: 0a 64346i bk5: 0a 64347i bk6: 0a 64347i bk7: 0a 64347i bk8: 0a 64347i bk9: 0a 64347i bk10: 0a 64347i bk11: 0a 64347i bk12: 0a 64347i bk13: 0a 64347i bk14: 0a 64347i bk15: 0a 64348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000497 
total_CMD = 64347 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 64259 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64347 
n_nop = 64329 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00177164
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64347 n_nop=64329 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004973
n_activity=156 dram_eff=0.2051
bk0: 8a 64314i bk1: 8a 64314i bk2: 0a 64346i bk3: 0a 64346i bk4: 0a 64346i bk5: 0a 64347i bk6: 0a 64347i bk7: 0a 64347i bk8: 0a 64347i bk9: 0a 64347i bk10: 0a 64347i bk11: 0a 64347i bk12: 0a 64347i bk13: 0a 64347i bk14: 0a 64347i bk15: 0a 64348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000497 
total_CMD = 64347 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 64259 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64347 
n_nop = 64329 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00178719
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64347 n_nop=64329 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004973
n_activity=156 dram_eff=0.2051
bk0: 8a 64315i bk1: 8a 64314i bk2: 0a 64346i bk3: 0a 64346i bk4: 0a 64346i bk5: 0a 64347i bk6: 0a 64347i bk7: 0a 64347i bk8: 0a 64347i bk9: 0a 64347i bk10: 0a 64347i bk11: 0a 64347i bk12: 0a 64347i bk13: 0a 64347i bk14: 0a 64347i bk15: 0a 64348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000497 
total_CMD = 64347 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 64259 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64347 
n_nop = 64329 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00172502
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64347 n_nop=64329 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004973
n_activity=156 dram_eff=0.2051
bk0: 8a 64314i bk1: 8a 64314i bk2: 0a 64346i bk3: 0a 64346i bk4: 0a 64346i bk5: 0a 64347i bk6: 0a 64347i bk7: 0a 64347i bk8: 0a 64347i bk9: 0a 64347i bk10: 0a 64347i bk11: 0a 64347i bk12: 0a 64347i bk13: 0a 64347i bk14: 0a 64347i bk15: 0a 64348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000497 
total_CMD = 64347 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 64259 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64347 
n_nop = 64329 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0017561
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64347 n_nop=64333 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000373
n_activity=130 dram_eff=0.1846
bk0: 8a 64315i bk1: 4a 64322i bk2: 0a 64346i bk3: 0a 64346i bk4: 0a 64346i bk5: 0a 64347i bk6: 0a 64347i bk7: 0a 64347i bk8: 0a 64347i bk9: 0a 64347i bk10: 0a 64347i bk11: 0a 64347i bk12: 0a 64347i bk13: 0a 64347i bk14: 0a 64347i bk15: 0a 64348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000373 
total_CMD = 64347 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 64273 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64347 
n_nop = 64333 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000186 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00172502
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64347 n_nop=64337 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002487
n_activity=104 dram_eff=0.1538
bk0: 4a 64323i bk1: 4a 64322i bk2: 0a 64346i bk3: 0a 64346i bk4: 0a 64346i bk5: 0a 64347i bk6: 0a 64347i bk7: 0a 64347i bk8: 0a 64347i bk9: 0a 64347i bk10: 0a 64347i bk11: 0a 64347i bk12: 0a 64347i bk13: 0a 64347i bk14: 0a 64347i bk15: 0a 64348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000249 
total_CMD = 64347 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 64287 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64347 
n_nop = 64337 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158516
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64347 n_nop=64337 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002487
n_activity=104 dram_eff=0.1538
bk0: 4a 64323i bk1: 4a 64322i bk2: 0a 64346i bk3: 0a 64346i bk4: 0a 64346i bk5: 0a 64347i bk6: 0a 64347i bk7: 0a 64347i bk8: 0a 64347i bk9: 0a 64347i bk10: 0a 64347i bk11: 0a 64347i bk12: 0a 64347i bk13: 0a 64347i bk14: 0a 64347i bk15: 0a 64348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000249 
total_CMD = 64347 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 64287 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64347 
n_nop = 64337 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161624
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64347 n_nop=64337 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002487
n_activity=104 dram_eff=0.1538
bk0: 4a 64323i bk1: 4a 64322i bk2: 0a 64346i bk3: 0a 64346i bk4: 0a 64346i bk5: 0a 64347i bk6: 0a 64347i bk7: 0a 64347i bk8: 0a 64347i bk9: 0a 64347i bk10: 0a 64347i bk11: 0a 64347i bk12: 0a 64347i bk13: 0a 64347i bk14: 0a 64347i bk15: 0a 64348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000249 
total_CMD = 64347 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 64287 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64347 
n_nop = 64337 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016007
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64347 n_nop=64337 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002487
n_activity=104 dram_eff=0.1538
bk0: 4a 64323i bk1: 4a 64322i bk2: 0a 64346i bk3: 0a 64346i bk4: 0a 64346i bk5: 0a 64347i bk6: 0a 64347i bk7: 0a 64347i bk8: 0a 64347i bk9: 0a 64347i bk10: 0a 64347i bk11: 0a 64347i bk12: 0a 64347i bk13: 0a 64347i bk14: 0a 64347i bk15: 0a 64348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000249 
total_CMD = 64347 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 64287 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64347 
n_nop = 64337 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158516
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64347 n_nop=64337 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002487
n_activity=104 dram_eff=0.1538
bk0: 4a 64323i bk1: 4a 64322i bk2: 0a 64346i bk3: 0a 64346i bk4: 0a 64346i bk5: 0a 64347i bk6: 0a 64347i bk7: 0a 64347i bk8: 0a 64347i bk9: 0a 64347i bk10: 0a 64347i bk11: 0a 64347i bk12: 0a 64347i bk13: 0a 64347i bk14: 0a 64347i bk15: 0a 64348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000249 
total_CMD = 64347 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 64287 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64347 
n_nop = 64337 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00163178
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64347 n_nop=64337 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002487
n_activity=104 dram_eff=0.1538
bk0: 4a 64323i bk1: 4a 64322i bk2: 0a 64346i bk3: 0a 64346i bk4: 0a 64346i bk5: 0a 64347i bk6: 0a 64347i bk7: 0a 64347i bk8: 0a 64347i bk9: 0a 64347i bk10: 0a 64347i bk11: 0a 64347i bk12: 0a 64347i bk13: 0a 64347i bk14: 0a 64347i bk15: 0a 64348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000249 
total_CMD = 64347 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 64287 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64347 
n_nop = 64337 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00163178

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87, Miss = 10, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 109, Miss = 8, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 98, Miss = 8, Miss_rate = 0.082, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 130, Miss = 8, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 49, Miss = 8, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 77, Miss = 8, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 112, Miss = 8, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 97, Miss = 8, Miss_rate = 0.082, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 25, Miss = 4, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 53, Miss = 4, Miss_rate = 0.075, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 87, Miss = 4, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 69, Miss = 4, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 108, Miss = 4, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25, Miss = 4, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1524
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0932
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 276
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 700
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 840
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1524
icnt_total_pkts_simt_to_mem=888
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.11609
	minimum = 5
	maximum = 11
Network latency average = 5.11609
	minimum = 5
	maximum = 11
Slowest packet = 1501
Flit latency average = 5.11609
	minimum = 5
	maximum = 11
Slowest flit = 1501
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00302746
	minimum = 0 (at node 0)
	maximum = 0.0141181 (at node 3)
Accepted packet rate average = 0.00302746
	minimum = 0 (at node 0)
	maximum = 0.0242297 (at node 3)
Injected flit rate average = 0.00302746
	minimum = 0 (at node 0)
	maximum = 0.0141181 (at node 3)
Accepted flit rate average= 0.00302746
	minimum = 0 (at node 0)
	maximum = 0.0242297 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.07186 (3 samples)
	minimum = 5 (3 samples)
	maximum = 8.33333 (3 samples)
Network latency average = 5.07186 (3 samples)
	minimum = 5 (3 samples)
	maximum = 8.33333 (3 samples)
Flit latency average = 5.07186 (3 samples)
	minimum = 5 (3 samples)
	maximum = 8.33333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00191873 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0127246 (3 samples)
Accepted packet rate average = 0.00191873 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0218381 (3 samples)
Injected flit rate average = 0.00191873 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0127246 (3 samples)
Accepted flit rate average = 0.00191873 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0218381 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 7280 (inst/sec)
gpgpu_simulation_rate = 7172 (cycle/sec)
gpgpu_silicon_slowdown = 116703x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (4,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 10495
gpu_sim_insn = 24268
gpu_ipc =       2.3123
gpu_tot_sim_cycle = 46355
gpu_tot_sim_insn = 60670
gpu_tot_ipc =       1.3088
gpu_tot_issued_cta = 10
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0564
partiton_level_parallism_total  =       0.0319
partiton_level_parallism_util =       1.1276
partiton_level_parallism_util_total  =       1.0819
L2_BW  =       2.5929 GB/Sec
L2_BW_total  =       1.4676 GB/Sec
gpu_total_sim_rate=10111

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2750
	L1I_total_cache_misses = 350
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 70
	L1C_total_cache_misses = 50
	L1C_total_cache_miss_rate = 0.7143
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 50
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2400
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 350
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 70
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2750

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
676, 
gpgpu_n_tot_thrd_icount = 175680
gpgpu_n_tot_w_icount = 5490
gpgpu_n_stall_shd_mem = 4970
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 660
gpgpu_n_mem_write_global = 460
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 10
gpgpu_n_load_insn  = 2890
gpgpu_n_store_insn = 2560
gpgpu_n_shmem_insn = 18250
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 770
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:382143	W0_Scoreboard:50477	W1:240	W2:200	W3:200	W4:200	W5:200	W6:200	W7:200	W8:200	W9:200	W10:200	W11:200	W12:200	W13:200	W14:200	W15:200	W16:2450	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2950	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:1270	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 80 {8:10,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5280 {8:660,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18400 {40:460,}
traffic_breakdown_coretomem[INST_ACC_R] = 2800 {8:350,}
traffic_breakdown_memtocore[CONST_ACC_R] = 800 {40:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26400 {40:660,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3680 {8:460,}
traffic_breakdown_memtocore[INST_ACC_R] = 56000 {40:1400,}
maxmflatency = 262 
max_icnt2mem_latency = 10 
maxmrqlatency = 20 
max_icnt2sh_latency = 9 
averagemflatency = 136 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 8 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1138 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1375 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1079 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        652      1343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        391         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        493      1428    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        459         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        986      2822    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        918         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       138         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        136         0       138         0         0         0         0         0         0         0       137       138       136       138         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       138         0       138         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        136       138         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        138         0       136         0         0         0         0         0         0         0       138       138       136       138         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0       138         0       138         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        136       137         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        138         0       136         0         0         0         0         0         0         0       137       138         0       139         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0       138         0       138         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=83179 n_nop=83155 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004328
n_activity=266 dram_eff=0.1353
bk0: 10a 83078i bk1: 8a 83143i bk2: 0a 83176i bk3: 0a 83177i bk4: 0a 83177i bk5: 0a 83178i bk6: 0a 83179i bk7: 0a 83179i bk8: 0a 83179i bk9: 0a 83179i bk10: 0a 83179i bk11: 0a 83179i bk12: 0a 83180i bk13: 0a 83181i bk14: 0a 83181i bk15: 0a 83181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000433 
total_CMD = 83179 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 83021 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83179 
n_nop = 83155 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0028613
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=83179 n_nop=83161 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003847
n_activity=156 dram_eff=0.2051
bk0: 8a 83147i bk1: 8a 83146i bk2: 0a 83178i bk3: 0a 83178i bk4: 0a 83178i bk5: 0a 83179i bk6: 0a 83179i bk7: 0a 83179i bk8: 0a 83179i bk9: 0a 83179i bk10: 0a 83179i bk11: 0a 83179i bk12: 0a 83179i bk13: 0a 83179i bk14: 0a 83179i bk15: 0a 83180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000385 
total_CMD = 83179 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 83091 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83179 
n_nop = 83161 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00137054
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=83179 n_nop=83161 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003847
n_activity=156 dram_eff=0.2051
bk0: 8a 83146i bk1: 8a 83146i bk2: 0a 83178i bk3: 0a 83178i bk4: 0a 83178i bk5: 0a 83179i bk6: 0a 83179i bk7: 0a 83179i bk8: 0a 83179i bk9: 0a 83179i bk10: 0a 83179i bk11: 0a 83179i bk12: 0a 83179i bk13: 0a 83179i bk14: 0a 83179i bk15: 0a 83180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000385 
total_CMD = 83179 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 83091 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83179 
n_nop = 83161 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138256
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=83179 n_nop=83161 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003847
n_activity=156 dram_eff=0.2051
bk0: 8a 83147i bk1: 8a 83146i bk2: 0a 83178i bk3: 0a 83178i bk4: 0a 83178i bk5: 0a 83179i bk6: 0a 83179i bk7: 0a 83179i bk8: 0a 83179i bk9: 0a 83179i bk10: 0a 83179i bk11: 0a 83179i bk12: 0a 83179i bk13: 0a 83179i bk14: 0a 83179i bk15: 0a 83180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000385 
total_CMD = 83179 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 83091 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83179 
n_nop = 83161 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133447
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=83179 n_nop=83161 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003847
n_activity=156 dram_eff=0.2051
bk0: 8a 83146i bk1: 8a 83146i bk2: 0a 83178i bk3: 0a 83178i bk4: 0a 83178i bk5: 0a 83179i bk6: 0a 83179i bk7: 0a 83179i bk8: 0a 83179i bk9: 0a 83179i bk10: 0a 83179i bk11: 0a 83179i bk12: 0a 83179i bk13: 0a 83179i bk14: 0a 83179i bk15: 0a 83180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000385 
total_CMD = 83179 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 83091 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83179 
n_nop = 83161 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135852
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=83179 n_nop=83165 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002885
n_activity=130 dram_eff=0.1846
bk0: 8a 83147i bk1: 4a 83154i bk2: 0a 83178i bk3: 0a 83178i bk4: 0a 83178i bk5: 0a 83179i bk6: 0a 83179i bk7: 0a 83179i bk8: 0a 83179i bk9: 0a 83179i bk10: 0a 83179i bk11: 0a 83179i bk12: 0a 83179i bk13: 0a 83179i bk14: 0a 83179i bk15: 0a 83180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000289 
total_CMD = 83179 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 83105 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83179 
n_nop = 83165 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133447
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=83179 n_nop=83169 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001924
n_activity=104 dram_eff=0.1538
bk0: 4a 83155i bk1: 4a 83154i bk2: 0a 83178i bk3: 0a 83178i bk4: 0a 83178i bk5: 0a 83179i bk6: 0a 83179i bk7: 0a 83179i bk8: 0a 83179i bk9: 0a 83179i bk10: 0a 83179i bk11: 0a 83179i bk12: 0a 83179i bk13: 0a 83179i bk14: 0a 83179i bk15: 0a 83180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 83179 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 83119 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83179 
n_nop = 83169 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00122627
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=83179 n_nop=83169 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001924
n_activity=104 dram_eff=0.1538
bk0: 4a 83155i bk1: 4a 83154i bk2: 0a 83178i bk3: 0a 83178i bk4: 0a 83178i bk5: 0a 83179i bk6: 0a 83179i bk7: 0a 83179i bk8: 0a 83179i bk9: 0a 83179i bk10: 0a 83179i bk11: 0a 83179i bk12: 0a 83179i bk13: 0a 83179i bk14: 0a 83179i bk15: 0a 83180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 83179 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 83119 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83179 
n_nop = 83169 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125032
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=83179 n_nop=83169 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001924
n_activity=104 dram_eff=0.1538
bk0: 4a 83155i bk1: 4a 83154i bk2: 0a 83178i bk3: 0a 83178i bk4: 0a 83178i bk5: 0a 83179i bk6: 0a 83179i bk7: 0a 83179i bk8: 0a 83179i bk9: 0a 83179i bk10: 0a 83179i bk11: 0a 83179i bk12: 0a 83179i bk13: 0a 83179i bk14: 0a 83179i bk15: 0a 83180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 83179 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 83119 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83179 
n_nop = 83169 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123829
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=83179 n_nop=83169 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001924
n_activity=104 dram_eff=0.1538
bk0: 4a 83155i bk1: 4a 83154i bk2: 0a 83178i bk3: 0a 83178i bk4: 0a 83178i bk5: 0a 83179i bk6: 0a 83179i bk7: 0a 83179i bk8: 0a 83179i bk9: 0a 83179i bk10: 0a 83179i bk11: 0a 83179i bk12: 0a 83179i bk13: 0a 83179i bk14: 0a 83179i bk15: 0a 83180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 83179 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 83119 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83179 
n_nop = 83169 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00122627
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=83179 n_nop=83169 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001924
n_activity=104 dram_eff=0.1538
bk0: 4a 83155i bk1: 4a 83154i bk2: 0a 83178i bk3: 0a 83178i bk4: 0a 83178i bk5: 0a 83179i bk6: 0a 83179i bk7: 0a 83179i bk8: 0a 83179i bk9: 0a 83179i bk10: 0a 83179i bk11: 0a 83179i bk12: 0a 83179i bk13: 0a 83179i bk14: 0a 83179i bk15: 0a 83180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 83179 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 83119 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83179 
n_nop = 83169 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126234
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=83179 n_nop=83169 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001924
n_activity=104 dram_eff=0.1538
bk0: 4a 83155i bk1: 4a 83154i bk2: 0a 83178i bk3: 0a 83178i bk4: 0a 83178i bk5: 0a 83179i bk6: 0a 83179i bk7: 0a 83179i bk8: 0a 83179i bk9: 0a 83179i bk10: 0a 83179i bk11: 0a 83179i bk12: 0a 83179i bk13: 0a 83179i bk14: 0a 83179i bk15: 0a 83180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 83179 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 83119 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83179 
n_nop = 83169 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126234

========= L2 cache stats =========
L2_cache_bank[0]: Access = 127, Miss = 10, Miss_rate = 0.079, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 167, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 164, Miss = 8, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 214, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 118, Miss = 8, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 80, Miss = 8, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 80, Miss = 8, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 80, Miss = 8, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 109, Miss = 8, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 165, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 80, Miss = 4, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 69, Miss = 4, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 130, Miss = 4, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 119, Miss = 4, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 174, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 40, Miss = 4, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2540
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1260
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 660
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 460
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1400
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2540
icnt_total_pkts_simt_to_mem=1480
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.15547
	minimum = 5
	maximum = 11
Network latency average = 5.15547
	minimum = 5
	maximum = 11
Slowest packet = 2798
Flit latency average = 5.15547
	minimum = 5
	maximum = 11
Slowest flit = 2798
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.004032
	minimum = 0 (at node 0)
	maximum = 0.014102 (at node 6)
Accepted packet rate average = 0.004032
	minimum = 0 (at node 0)
	maximum = 0.024202 (at node 6)
Injected flit rate average = 0.004032
	minimum = 0 (at node 0)
	maximum = 0.014102 (at node 6)
Accepted flit rate average= 0.004032
	minimum = 0 (at node 0)
	maximum = 0.024202 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.09277 (4 samples)
	minimum = 5 (4 samples)
	maximum = 9 (4 samples)
Network latency average = 5.09277 (4 samples)
	minimum = 5 (4 samples)
	maximum = 9 (4 samples)
Flit latency average = 5.09277 (4 samples)
	minimum = 5 (4 samples)
	maximum = 9 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00244705 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0130689 (4 samples)
Accepted packet rate average = 0.00244705 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0224291 (4 samples)
Injected flit rate average = 0.00244705 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0130689 (4 samples)
Accepted flit rate average = 0.00244705 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0224291 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 10111 (inst/sec)
gpgpu_simulation_rate = 7725 (cycle/sec)
gpgpu_silicon_slowdown = 108349x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (5,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 10492
gpu_sim_insn = 30335
gpu_ipc =       2.8913
gpu_tot_sim_cycle = 56847
gpu_tot_sim_insn = 91005
gpu_tot_ipc =       1.6009
gpu_tot_issued_cta = 15
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0685
partiton_level_parallism_total  =       0.0387
partiton_level_parallism_util =       1.0894
partiton_level_parallism_util_total  =       1.0843
L2_BW  =       3.0327 GB/Sec
L2_BW_total  =       1.7565 GB/Sec
gpu_total_sim_rate=11375

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4125
	L1I_total_cache_misses = 505
	L1I_total_cache_miss_rate = 0.1224
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 105
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.6667
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 35
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3620
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 105
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4125

Total_core_cache_fail_stats:
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1352, 
gpgpu_n_tot_thrd_icount = 263520
gpgpu_n_tot_w_icount = 8235
gpgpu_n_stall_shd_mem = 7455
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 990
gpgpu_n_mem_write_global = 690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 4335
gpgpu_n_store_insn = 3840
gpgpu_n_shmem_insn = 27375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 6300
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:553668	W0_Scoreboard:75754	W1:360	W2:300	W3:300	W4:300	W5:300	W6:300	W7:300	W8:300	W9:300	W10:300	W11:300	W12:300	W13:300	W14:300	W15:300	W16:3675	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:4425	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:1905	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7920 {8:990,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27600 {40:690,}
traffic_breakdown_coretomem[INST_ACC_R] = 4040 {8:505,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 39600 {40:990,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5520 {8:690,}
traffic_breakdown_memtocore[INST_ACC_R] = 80800 {40:2020,}
maxmflatency = 262 
max_icnt2mem_latency = 11 
maxmrqlatency = 20 
max_icnt2sh_latency = 9 
averagemflatency = 136 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1706 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1971 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1619 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        756      1343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1122         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        493      1428    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1224        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        986      2822    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2449        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       138         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        136         0       138       136         0         0         0         0         0         0       137       138       136       138         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       139         0       139       136       138         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        136       138         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        138       136       137       136         0         0         0         0         0         0       138       138       136       138         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0       138       136       139       136       136         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        136       137         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        138       136       136       136         0         0         0         0         0         0       137       138         0       139         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0       138         0       139       136       137       136
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=102006 n_nop=101982 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003529
n_activity=266 dram_eff=0.1353
bk0: 10a 101905i bk1: 8a 101970i bk2: 0a 102003i bk3: 0a 102004i bk4: 0a 102004i bk5: 0a 102005i bk6: 0a 102006i bk7: 0a 102006i bk8: 0a 102006i bk9: 0a 102006i bk10: 0a 102006i bk11: 0a 102006i bk12: 0a 102007i bk13: 0a 102008i bk14: 0a 102008i bk15: 0a 102008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000353 
total_CMD = 102006 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 101848 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102006 
n_nop = 101982 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000059 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0023332
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=102006 n_nop=101988 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003137
n_activity=156 dram_eff=0.2051
bk0: 8a 101974i bk1: 8a 101973i bk2: 0a 102005i bk3: 0a 102005i bk4: 0a 102005i bk5: 0a 102006i bk6: 0a 102006i bk7: 0a 102006i bk8: 0a 102006i bk9: 0a 102006i bk10: 0a 102006i bk11: 0a 102006i bk12: 0a 102006i bk13: 0a 102006i bk14: 0a 102006i bk15: 0a 102007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000314 
total_CMD = 102006 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 101918 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102006 
n_nop = 101988 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111758
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=102006 n_nop=101988 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003137
n_activity=156 dram_eff=0.2051
bk0: 8a 101973i bk1: 8a 101973i bk2: 0a 102005i bk3: 0a 102005i bk4: 0a 102005i bk5: 0a 102006i bk6: 0a 102006i bk7: 0a 102006i bk8: 0a 102006i bk9: 0a 102006i bk10: 0a 102006i bk11: 0a 102006i bk12: 0a 102006i bk13: 0a 102006i bk14: 0a 102006i bk15: 0a 102007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000314 
total_CMD = 102006 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 101918 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102006 
n_nop = 101988 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00112738
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=102006 n_nop=101988 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003137
n_activity=156 dram_eff=0.2051
bk0: 8a 101974i bk1: 8a 101973i bk2: 0a 102005i bk3: 0a 102005i bk4: 0a 102005i bk5: 0a 102006i bk6: 0a 102006i bk7: 0a 102006i bk8: 0a 102006i bk9: 0a 102006i bk10: 0a 102006i bk11: 0a 102006i bk12: 0a 102006i bk13: 0a 102006i bk14: 0a 102006i bk15: 0a 102007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000314 
total_CMD = 102006 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 101918 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102006 
n_nop = 101988 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00108817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=102006 n_nop=101988 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003137
n_activity=156 dram_eff=0.2051
bk0: 8a 101973i bk1: 8a 101973i bk2: 0a 102005i bk3: 0a 102005i bk4: 0a 102005i bk5: 0a 102006i bk6: 0a 102006i bk7: 0a 102006i bk8: 0a 102006i bk9: 0a 102006i bk10: 0a 102006i bk11: 0a 102006i bk12: 0a 102006i bk13: 0a 102006i bk14: 0a 102006i bk15: 0a 102007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000314 
total_CMD = 102006 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 101918 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102006 
n_nop = 101988 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110778
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=102006 n_nop=101992 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002353
n_activity=130 dram_eff=0.1846
bk0: 8a 101974i bk1: 4a 101981i bk2: 0a 102005i bk3: 0a 102005i bk4: 0a 102005i bk5: 0a 102006i bk6: 0a 102006i bk7: 0a 102006i bk8: 0a 102006i bk9: 0a 102006i bk10: 0a 102006i bk11: 0a 102006i bk12: 0a 102006i bk13: 0a 102006i bk14: 0a 102006i bk15: 0a 102007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000235 
total_CMD = 102006 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 101932 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102006 
n_nop = 101992 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00108817
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=102006 n_nop=101996 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001569
n_activity=104 dram_eff=0.1538
bk0: 4a 101982i bk1: 4a 101981i bk2: 0a 102005i bk3: 0a 102005i bk4: 0a 102005i bk5: 0a 102006i bk6: 0a 102006i bk7: 0a 102006i bk8: 0a 102006i bk9: 0a 102006i bk10: 0a 102006i bk11: 0a 102006i bk12: 0a 102006i bk13: 0a 102006i bk14: 0a 102006i bk15: 0a 102007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 102006 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 101946 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102006 
n_nop = 101996 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000999941
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=102006 n_nop=101996 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001569
n_activity=104 dram_eff=0.1538
bk0: 4a 101982i bk1: 4a 101981i bk2: 0a 102005i bk3: 0a 102005i bk4: 0a 102005i bk5: 0a 102006i bk6: 0a 102006i bk7: 0a 102006i bk8: 0a 102006i bk9: 0a 102006i bk10: 0a 102006i bk11: 0a 102006i bk12: 0a 102006i bk13: 0a 102006i bk14: 0a 102006i bk15: 0a 102007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 102006 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 101946 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102006 
n_nop = 101996 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101955
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=102006 n_nop=101996 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001569
n_activity=104 dram_eff=0.1538
bk0: 4a 101982i bk1: 4a 101981i bk2: 0a 102005i bk3: 0a 102005i bk4: 0a 102005i bk5: 0a 102006i bk6: 0a 102006i bk7: 0a 102006i bk8: 0a 102006i bk9: 0a 102006i bk10: 0a 102006i bk11: 0a 102006i bk12: 0a 102006i bk13: 0a 102006i bk14: 0a 102006i bk15: 0a 102007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 102006 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 101946 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102006 
n_nop = 101996 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00100974
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=102006 n_nop=101996 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001569
n_activity=104 dram_eff=0.1538
bk0: 4a 101982i bk1: 4a 101981i bk2: 0a 102005i bk3: 0a 102005i bk4: 0a 102005i bk5: 0a 102006i bk6: 0a 102006i bk7: 0a 102006i bk8: 0a 102006i bk9: 0a 102006i bk10: 0a 102006i bk11: 0a 102006i bk12: 0a 102006i bk13: 0a 102006i bk14: 0a 102006i bk15: 0a 102007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 102006 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 101946 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102006 
n_nop = 101996 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000999941
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=102006 n_nop=101996 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001569
n_activity=104 dram_eff=0.1538
bk0: 4a 101982i bk1: 4a 101981i bk2: 0a 102005i bk3: 0a 102005i bk4: 0a 102005i bk5: 0a 102006i bk6: 0a 102006i bk7: 0a 102006i bk8: 0a 102006i bk9: 0a 102006i bk10: 0a 102006i bk11: 0a 102006i bk12: 0a 102006i bk13: 0a 102006i bk14: 0a 102006i bk15: 0a 102007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 102006 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 101946 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102006 
n_nop = 101996 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00102935
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=102006 n_nop=101996 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001569
n_activity=104 dram_eff=0.1538
bk0: 4a 101982i bk1: 4a 101981i bk2: 0a 102005i bk3: 0a 102005i bk4: 0a 102005i bk5: 0a 102006i bk6: 0a 102006i bk7: 0a 102006i bk8: 0a 102006i bk9: 0a 102006i bk10: 0a 102006i bk11: 0a 102006i bk12: 0a 102006i bk13: 0a 102006i bk14: 0a 102006i bk15: 0a 102007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 102006 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 101946 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102006 
n_nop = 101996 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00102935

========= L2 cache stats =========
L2_cache_bank[0]: Access = 175, Miss = 10, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 207, Miss = 8, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 278, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 247, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 258, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 113, Miss = 8, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 112, Miss = 8, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 112, Miss = 8, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 149, Miss = 8, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 211, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 280, Miss = 8, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 194, Miss = 4, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 206, Miss = 4, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 58, Miss = 4, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 89, Miss = 4, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 150, Miss = 4, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 215, Miss = 4, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 192, Miss = 4, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 200, Miss = 4, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 58, Miss = 4, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3728
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0381
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 990
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 690
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1880
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 990
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 690
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2020
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3728
icnt_total_pkts_simt_to_mem=2199
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.18196
	minimum = 5
	maximum = 11
Network latency average = 5.18196
	minimum = 5
	maximum = 11
Slowest packet = 4504
Flit latency average = 5.18196
	minimum = 5
	maximum = 11
Slowest flit = 4504
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00478309
	minimum = 0 (at node 1)
	maximum = 0.014106 (at node 10)
Accepted packet rate average = 0.00478309
	minimum = 0 (at node 1)
	maximum = 0.0242089 (at node 10)
Injected flit rate average = 0.00478309
	minimum = 0 (at node 1)
	maximum = 0.014106 (at node 10)
Accepted flit rate average= 0.00478309
	minimum = 0 (at node 1)
	maximum = 0.0242089 (at node 10)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.1106 (5 samples)
	minimum = 5 (5 samples)
	maximum = 9.4 (5 samples)
Network latency average = 5.1106 (5 samples)
	minimum = 5 (5 samples)
	maximum = 9.4 (5 samples)
Flit latency average = 5.1106 (5 samples)
	minimum = 5 (5 samples)
	maximum = 9.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00291426 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0132763 (5 samples)
Accepted packet rate average = 0.00291426 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0227851 (5 samples)
Injected flit rate average = 0.00291426 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0132763 (5 samples)
Accepted flit rate average = 0.00291426 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0227851 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 11375 (inst/sec)
gpgpu_simulation_rate = 7105 (cycle/sec)
gpgpu_silicon_slowdown = 117804x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (6,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 6: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 6 
gpu_sim_cycle = 7825
gpu_sim_insn = 36402
gpu_ipc =       4.6520
gpu_tot_sim_cycle = 64672
gpu_tot_sim_insn = 127407
gpu_tot_ipc =       1.9700
gpu_tot_issued_cta = 21
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0974
partiton_level_parallism_total  =       0.0458
partiton_level_parallism_util =       1.2251
partiton_level_parallism_util_total  =       1.1174
L2_BW  =       3.5324 GB/Sec
L2_BW_total  =       1.9714 GB/Sec
gpu_total_sim_rate=14156

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5775
	L1I_total_cache_misses = 595
	L1I_total_cache_miss_rate = 0.1030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.4762
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 77
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5180
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 595
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5775

Total_core_cache_fail_stats:
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1352, 
gpgpu_n_tot_thrd_icount = 368928
gpgpu_n_tot_w_icount = 11529
gpgpu_n_stall_shd_mem = 10437
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1386
gpgpu_n_mem_write_global = 966
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 6069
gpgpu_n_store_insn = 5376
gpgpu_n_shmem_insn = 38325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8820
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1617
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:707736	W0_Scoreboard:106586	W1:504	W2:420	W3:420	W4:420	W5:420	W6:420	W7:420	W8:420	W9:420	W10:420	W11:420	W12:420	W13:420	W14:420	W15:420	W16:5145	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:6195	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:2667	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11088 {8:1386,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38640 {40:966,}
traffic_breakdown_coretomem[INST_ACC_R] = 4760 {8:595,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55440 {40:1386,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7728 {8:966,}
traffic_breakdown_memtocore[INST_ACC_R] = 95200 {40:2380,}
maxmflatency = 262 
max_icnt2mem_latency = 12 
maxmrqlatency = 20 
max_icnt2sh_latency = 10 
averagemflatency = 136 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2378 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2600 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2267 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        756      1343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1462       391    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        493      1428    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1564       918    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        986      2822    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3129       918    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       138         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        136       136       138       136         0       136         0         0         0         0       137       138       136       138         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       140       138       141       138       140       138
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        136       138         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        138       136       137       136         0         0         0         0         0         0       138       138       136       138         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0       140       139       141       139       140       138
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        136       137         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        138       136       136       136         0         0         0         0         0         0       137       138         0       139         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0       140       138       141       138       139       137
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=116047 n_nop=116023 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003102
n_activity=266 dram_eff=0.1353
bk0: 10a 115946i bk1: 8a 116011i bk2: 0a 116044i bk3: 0a 116045i bk4: 0a 116045i bk5: 0a 116046i bk6: 0a 116047i bk7: 0a 116047i bk8: 0a 116047i bk9: 0a 116047i bk10: 0a 116047i bk11: 0a 116047i bk12: 0a 116048i bk13: 0a 116049i bk14: 0a 116049i bk15: 0a 116049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000310 
total_CMD = 116047 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 115889 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116047 
n_nop = 116023 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00205089
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=116047 n_nop=116029 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002758
n_activity=156 dram_eff=0.2051
bk0: 8a 116015i bk1: 8a 116014i bk2: 0a 116046i bk3: 0a 116046i bk4: 0a 116046i bk5: 0a 116047i bk6: 0a 116047i bk7: 0a 116047i bk8: 0a 116047i bk9: 0a 116047i bk10: 0a 116047i bk11: 0a 116047i bk12: 0a 116047i bk13: 0a 116047i bk14: 0a 116047i bk15: 0a 116048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000276 
total_CMD = 116047 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 115959 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116047 
n_nop = 116029 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000982361
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=116047 n_nop=116029 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002758
n_activity=156 dram_eff=0.2051
bk0: 8a 116014i bk1: 8a 116014i bk2: 0a 116046i bk3: 0a 116046i bk4: 0a 116046i bk5: 0a 116047i bk6: 0a 116047i bk7: 0a 116047i bk8: 0a 116047i bk9: 0a 116047i bk10: 0a 116047i bk11: 0a 116047i bk12: 0a 116047i bk13: 0a 116047i bk14: 0a 116047i bk15: 0a 116048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000276 
total_CMD = 116047 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 115959 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116047 
n_nop = 116029 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000990978
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=116047 n_nop=116029 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002758
n_activity=156 dram_eff=0.2051
bk0: 8a 116015i bk1: 8a 116014i bk2: 0a 116046i bk3: 0a 116046i bk4: 0a 116046i bk5: 0a 116047i bk6: 0a 116047i bk7: 0a 116047i bk8: 0a 116047i bk9: 0a 116047i bk10: 0a 116047i bk11: 0a 116047i bk12: 0a 116047i bk13: 0a 116047i bk14: 0a 116047i bk15: 0a 116048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000276 
total_CMD = 116047 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 115959 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116047 
n_nop = 116029 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000956509
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=116047 n_nop=116029 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002758
n_activity=156 dram_eff=0.2051
bk0: 8a 116014i bk1: 8a 116014i bk2: 0a 116046i bk3: 0a 116046i bk4: 0a 116046i bk5: 0a 116047i bk6: 0a 116047i bk7: 0a 116047i bk8: 0a 116047i bk9: 0a 116047i bk10: 0a 116047i bk11: 0a 116047i bk12: 0a 116047i bk13: 0a 116047i bk14: 0a 116047i bk15: 0a 116048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000276 
total_CMD = 116047 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 115959 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116047 
n_nop = 116029 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000973743
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=116047 n_nop=116033 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002068
n_activity=130 dram_eff=0.1846
bk0: 8a 116015i bk1: 4a 116022i bk2: 0a 116046i bk3: 0a 116046i bk4: 0a 116046i bk5: 0a 116047i bk6: 0a 116047i bk7: 0a 116047i bk8: 0a 116047i bk9: 0a 116047i bk10: 0a 116047i bk11: 0a 116047i bk12: 0a 116047i bk13: 0a 116047i bk14: 0a 116047i bk15: 0a 116048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000207 
total_CMD = 116047 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 115973 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116047 
n_nop = 116033 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000956509
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=116047 n_nop=116037 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001379
n_activity=104 dram_eff=0.1538
bk0: 4a 116023i bk1: 4a 116022i bk2: 0a 116046i bk3: 0a 116046i bk4: 0a 116046i bk5: 0a 116047i bk6: 0a 116047i bk7: 0a 116047i bk8: 0a 116047i bk9: 0a 116047i bk10: 0a 116047i bk11: 0a 116047i bk12: 0a 116047i bk13: 0a 116047i bk14: 0a 116047i bk15: 0a 116048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 116047 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 115987 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116047 
n_nop = 116037 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000878954
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=116047 n_nop=116037 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001379
n_activity=104 dram_eff=0.1538
bk0: 4a 116023i bk1: 4a 116022i bk2: 0a 116046i bk3: 0a 116046i bk4: 0a 116046i bk5: 0a 116047i bk6: 0a 116047i bk7: 0a 116047i bk8: 0a 116047i bk9: 0a 116047i bk10: 0a 116047i bk11: 0a 116047i bk12: 0a 116047i bk13: 0a 116047i bk14: 0a 116047i bk15: 0a 116048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 116047 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 115987 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116047 
n_nop = 116037 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000896189
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=116047 n_nop=116037 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001379
n_activity=104 dram_eff=0.1538
bk0: 4a 116023i bk1: 4a 116022i bk2: 0a 116046i bk3: 0a 116046i bk4: 0a 116046i bk5: 0a 116047i bk6: 0a 116047i bk7: 0a 116047i bk8: 0a 116047i bk9: 0a 116047i bk10: 0a 116047i bk11: 0a 116047i bk12: 0a 116047i bk13: 0a 116047i bk14: 0a 116047i bk15: 0a 116048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 116047 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 115987 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116047 
n_nop = 116037 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000887571
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=116047 n_nop=116037 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001379
n_activity=104 dram_eff=0.1538
bk0: 4a 116023i bk1: 4a 116022i bk2: 0a 116046i bk3: 0a 116046i bk4: 0a 116046i bk5: 0a 116047i bk6: 0a 116047i bk7: 0a 116047i bk8: 0a 116047i bk9: 0a 116047i bk10: 0a 116047i bk11: 0a 116047i bk12: 0a 116047i bk13: 0a 116047i bk14: 0a 116047i bk15: 0a 116048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 116047 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 115987 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116047 
n_nop = 116037 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000878954
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=116047 n_nop=116037 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001379
n_activity=104 dram_eff=0.1538
bk0: 4a 116023i bk1: 4a 116022i bk2: 0a 116046i bk3: 0a 116046i bk4: 0a 116046i bk5: 0a 116047i bk6: 0a 116047i bk7: 0a 116047i bk8: 0a 116047i bk9: 0a 116047i bk10: 0a 116047i bk11: 0a 116047i bk12: 0a 116047i bk13: 0a 116047i bk14: 0a 116047i bk15: 0a 116048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 116047 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 115987 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116047 
n_nop = 116037 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000904806
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=116047 n_nop=116037 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001379
n_activity=104 dram_eff=0.1538
bk0: 4a 116023i bk1: 4a 116022i bk2: 0a 116046i bk3: 0a 116046i bk4: 0a 116046i bk5: 0a 116047i bk6: 0a 116047i bk7: 0a 116047i bk8: 0a 116047i bk9: 0a 116047i bk10: 0a 116047i bk11: 0a 116047i bk12: 0a 116047i bk13: 0a 116047i bk14: 0a 116047i bk15: 0a 116048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 116047 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 115987 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116047 
n_nop = 116037 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000904806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 223, Miss = 10, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 255, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 366, Miss = 8, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 299, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 334, Miss = 8, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 169, Miss = 8, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 112, Miss = 8, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 112, Miss = 8, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 197, Miss = 8, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 259, Miss = 8, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 368, Miss = 8, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 246, Miss = 4, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 282, Miss = 4, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 114, Miss = 4, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 113, Miss = 4, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 174, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 279, Miss = 4, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 244, Miss = 4, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 276, Miss = 4, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 114, Miss = 4, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4760
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0298
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 966
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2240
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1386
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 966
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2380
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4760
icnt_total_pkts_simt_to_mem=2961
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.30769
	minimum = 5
	maximum = 11
Network latency average = 5.30769
	minimum = 5
	maximum = 11
Slowest packet = 7222
Flit latency average = 5.30769
	minimum = 5
	maximum = 11
Slowest flit = 7222
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00603329
	minimum = 0 (at node 0)
	maximum = 0.01623 (at node 1)
Accepted packet rate average = 0.00603329
	minimum = 0 (at node 0)
	maximum = 0.0219808 (at node 1)
Injected flit rate average = 0.00603329
	minimum = 0 (at node 0)
	maximum = 0.01623 (at node 1)
Accepted flit rate average= 0.00603329
	minimum = 0 (at node 0)
	maximum = 0.0219808 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.14345 (6 samples)
	minimum = 5 (6 samples)
	maximum = 9.66667 (6 samples)
Network latency average = 5.14345 (6 samples)
	minimum = 5 (6 samples)
	maximum = 9.66667 (6 samples)
Flit latency average = 5.14345 (6 samples)
	minimum = 5 (6 samples)
	maximum = 9.66667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0034341 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0137686 (6 samples)
Accepted packet rate average = 0.0034341 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.022651 (6 samples)
Injected flit rate average = 0.0034341 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0137686 (6 samples)
Accepted flit rate average = 0.0034341 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.022651 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 14156 (inst/sec)
gpgpu_simulation_rate = 7185 (cycle/sec)
gpgpu_silicon_slowdown = 116492x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (7,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 7: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (8,1,1) blockDim = (16,1,1) 
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 7 
gpu_sim_cycle = 7833
gpu_sim_insn = 42469
gpu_ipc =       5.4218
gpu_tot_sim_cycle = 72505
gpu_tot_sim_insn = 169876
gpu_tot_ipc =       2.3430
gpu_tot_issued_cta = 28
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1135
partiton_level_parallism_total  =       0.0531
partiton_level_parallism_util =       1.2399
partiton_level_parallism_util_total  =       1.1435
L2_BW  =       4.1169 GB/Sec
L2_BW_total  =       2.2032 GB/Sec
gpu_total_sim_rate=16987

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7700
	L1I_total_cache_misses = 700
	L1I_total_cache_miss_rate = 0.0909
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.3571
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7000
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 700
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7700

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1352, 
gpgpu_n_tot_thrd_icount = 491904
gpgpu_n_tot_w_icount = 15372
gpgpu_n_stall_shd_mem = 13916
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1848
gpgpu_n_mem_write_global = 1288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 8092
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 51100
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2156
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:887509	W0_Scoreboard:142575	W1:672	W2:560	W3:560	W4:560	W5:560	W6:560	W7:560	W8:560	W9:560	W10:560	W11:560	W12:560	W13:560	W14:560	W15:560	W16:6860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:8260	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:3556	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14784 {8:1848,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51520 {40:1288,}
traffic_breakdown_coretomem[INST_ACC_R] = 5600 {8:700,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73920 {40:1848,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10304 {8:1288,}
traffic_breakdown_memtocore[INST_ACC_R] = 112000 {40:2800,}
maxmflatency = 262 
max_icnt2mem_latency = 16 
maxmrqlatency = 20 
max_icnt2sh_latency = 10 
averagemflatency = 136 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3162 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3262 	587 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2987 	177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        756      1343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1462      1122    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        493      1428    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1564      2448    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         34         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        986      2822    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3129      2448    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         34         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       138         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        136       136       138       136         0       136         0         0         0         0       137       138       136       138         0         0
dram[2]:          0         0       136         0       136         0         0         0         0         0       140       144       141       144       140       142
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0       136         0       136         0
dram[4]:        136       138         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        138       136       137       136         0       136         0         0         0         0       138       138       136       138         0         0
dram[6]:        136         0       136         0       136         0         0         0         0         0       140       144       141       145       140       141
dram[7]:          0         0         0         0         0         0         0         0         0         0       136         0       136         0       136         0
dram[8]:        136       137         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        138       136       136       136         0       136         0         0         0         0       137       138         0       139         0         0
dram[10]:        136         0       136         0         0         0         0         0         0         0       140       144       141       144       139       141
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0       136         0       136         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=130102 n_nop=130078 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002767
n_activity=266 dram_eff=0.1353
bk0: 10a 130001i bk1: 8a 130066i bk2: 0a 130099i bk3: 0a 130100i bk4: 0a 130100i bk5: 0a 130101i bk6: 0a 130102i bk7: 0a 130102i bk8: 0a 130102i bk9: 0a 130102i bk10: 0a 130102i bk11: 0a 130102i bk12: 0a 130103i bk13: 0a 130104i bk14: 0a 130104i bk15: 0a 130104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000277 
total_CMD = 130102 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 129944 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130102 
n_nop = 130078 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00182933
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=130102 n_nop=130084 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000246
n_activity=156 dram_eff=0.2051
bk0: 8a 130070i bk1: 8a 130069i bk2: 0a 130101i bk3: 0a 130101i bk4: 0a 130101i bk5: 0a 130102i bk6: 0a 130102i bk7: 0a 130102i bk8: 0a 130102i bk9: 0a 130102i bk10: 0a 130102i bk11: 0a 130102i bk12: 0a 130102i bk13: 0a 130102i bk14: 0a 130102i bk15: 0a 130103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 130102 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 130014 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130102 
n_nop = 130084 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000876236
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=130102 n_nop=130084 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000246
n_activity=156 dram_eff=0.2051
bk0: 8a 130069i bk1: 8a 130069i bk2: 0a 130101i bk3: 0a 130101i bk4: 0a 130101i bk5: 0a 130102i bk6: 0a 130102i bk7: 0a 130102i bk8: 0a 130102i bk9: 0a 130102i bk10: 0a 130102i bk11: 0a 130102i bk12: 0a 130102i bk13: 0a 130102i bk14: 0a 130102i bk15: 0a 130103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 130102 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 130014 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130102 
n_nop = 130084 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000883922
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=130102 n_nop=130084 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000246
n_activity=156 dram_eff=0.2051
bk0: 8a 130070i bk1: 8a 130069i bk2: 0a 130101i bk3: 0a 130101i bk4: 0a 130101i bk5: 0a 130102i bk6: 0a 130102i bk7: 0a 130102i bk8: 0a 130102i bk9: 0a 130102i bk10: 0a 130102i bk11: 0a 130102i bk12: 0a 130102i bk13: 0a 130102i bk14: 0a 130102i bk15: 0a 130103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 130102 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 130014 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130102 
n_nop = 130084 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000853177
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=130102 n_nop=130084 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000246
n_activity=156 dram_eff=0.2051
bk0: 8a 130069i bk1: 8a 130069i bk2: 0a 130101i bk3: 0a 130101i bk4: 0a 130101i bk5: 0a 130102i bk6: 0a 130102i bk7: 0a 130102i bk8: 0a 130102i bk9: 0a 130102i bk10: 0a 130102i bk11: 0a 130102i bk12: 0a 130102i bk13: 0a 130102i bk14: 0a 130102i bk15: 0a 130103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 130102 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 130014 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130102 
n_nop = 130084 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000868549
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=130102 n_nop=130088 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001845
n_activity=130 dram_eff=0.1846
bk0: 8a 130070i bk1: 4a 130077i bk2: 0a 130101i bk3: 0a 130101i bk4: 0a 130101i bk5: 0a 130102i bk6: 0a 130102i bk7: 0a 130102i bk8: 0a 130102i bk9: 0a 130102i bk10: 0a 130102i bk11: 0a 130102i bk12: 0a 130102i bk13: 0a 130102i bk14: 0a 130102i bk15: 0a 130103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000184 
total_CMD = 130102 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 130028 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130102 
n_nop = 130088 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000853177
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=130102 n_nop=130092 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000123
n_activity=104 dram_eff=0.1538
bk0: 4a 130078i bk1: 4a 130077i bk2: 0a 130101i bk3: 0a 130101i bk4: 0a 130101i bk5: 0a 130102i bk6: 0a 130102i bk7: 0a 130102i bk8: 0a 130102i bk9: 0a 130102i bk10: 0a 130102i bk11: 0a 130102i bk12: 0a 130102i bk13: 0a 130102i bk14: 0a 130102i bk15: 0a 130103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 130102 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 130042 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130102 
n_nop = 130092 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000784
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=130102 n_nop=130092 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000123
n_activity=104 dram_eff=0.1538
bk0: 4a 130078i bk1: 4a 130077i bk2: 0a 130101i bk3: 0a 130101i bk4: 0a 130101i bk5: 0a 130102i bk6: 0a 130102i bk7: 0a 130102i bk8: 0a 130102i bk9: 0a 130102i bk10: 0a 130102i bk11: 0a 130102i bk12: 0a 130102i bk13: 0a 130102i bk14: 0a 130102i bk15: 0a 130103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 130102 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 130042 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130102 
n_nop = 130092 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000799373
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=130102 n_nop=130092 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000123
n_activity=104 dram_eff=0.1538
bk0: 4a 130078i bk1: 4a 130077i bk2: 0a 130101i bk3: 0a 130101i bk4: 0a 130101i bk5: 0a 130102i bk6: 0a 130102i bk7: 0a 130102i bk8: 0a 130102i bk9: 0a 130102i bk10: 0a 130102i bk11: 0a 130102i bk12: 0a 130102i bk13: 0a 130102i bk14: 0a 130102i bk15: 0a 130103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 130102 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 130042 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130102 
n_nop = 130092 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000791687
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=130102 n_nop=130092 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000123
n_activity=104 dram_eff=0.1538
bk0: 4a 130078i bk1: 4a 130077i bk2: 0a 130101i bk3: 0a 130101i bk4: 0a 130101i bk5: 0a 130102i bk6: 0a 130102i bk7: 0a 130102i bk8: 0a 130102i bk9: 0a 130102i bk10: 0a 130102i bk11: 0a 130102i bk12: 0a 130102i bk13: 0a 130102i bk14: 0a 130102i bk15: 0a 130103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 130102 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 130042 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130102 
n_nop = 130092 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000784
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=130102 n_nop=130092 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000123
n_activity=104 dram_eff=0.1538
bk0: 4a 130078i bk1: 4a 130077i bk2: 0a 130101i bk3: 0a 130101i bk4: 0a 130101i bk5: 0a 130102i bk6: 0a 130102i bk7: 0a 130102i bk8: 0a 130102i bk9: 0a 130102i bk10: 0a 130102i bk11: 0a 130102i bk12: 0a 130102i bk13: 0a 130102i bk14: 0a 130102i bk15: 0a 130103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 130102 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 130042 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130102 
n_nop = 130092 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000807059
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=130102 n_nop=130092 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000123
n_activity=104 dram_eff=0.1538
bk0: 4a 130078i bk1: 4a 130077i bk2: 0a 130101i bk3: 0a 130101i bk4: 0a 130101i bk5: 0a 130102i bk6: 0a 130102i bk7: 0a 130102i bk8: 0a 130102i bk9: 0a 130102i bk10: 0a 130102i bk11: 0a 130102i bk12: 0a 130102i bk13: 0a 130102i bk14: 0a 130102i bk15: 0a 130103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 130102 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 130042 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130102 
n_nop = 130092 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000807059

========= L2 cache stats =========
L2_cache_bank[0]: Access = 279, Miss = 10, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 311, Miss = 8, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 422, Miss = 8, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 403, Miss = 8, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 336, Miss = 8, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 322, Miss = 8, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 114, Miss = 8, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 112, Miss = 8, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 253, Miss = 8, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 315, Miss = 8, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 424, Miss = 8, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 352, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 285, Miss = 4, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 266, Miss = 4, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 59, Miss = 4, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 141, Miss = 4, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 202, Miss = 4, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 307, Miss = 4, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 349, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 278, Miss = 4, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 264, Miss = 4, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 4, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5964
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0238
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2660
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1848
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2800
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5964
icnt_total_pkts_simt_to_mem=3850
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.45294
	minimum = 5
	maximum = 14
Network latency average = 5.45294
	minimum = 5
	maximum = 14
Slowest packet = 8568
Flit latency average = 5.45294
	minimum = 5
	maximum = 14
Slowest flit = 8568
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00703165
	minimum = 0 (at node 0)
	maximum = 0.0195327 (at node 19)
Accepted packet rate average = 0.00703165
	minimum = 0 (at node 0)
	maximum = 0.0219584 (at node 7)
Injected flit rate average = 0.00703165
	minimum = 0 (at node 0)
	maximum = 0.0195327 (at node 19)
Accepted flit rate average= 0.00703165
	minimum = 0 (at node 0)
	maximum = 0.0219584 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.18766 (7 samples)
	minimum = 5 (7 samples)
	maximum = 10.2857 (7 samples)
Network latency average = 5.18766 (7 samples)
	minimum = 5 (7 samples)
	maximum = 10.2857 (7 samples)
Flit latency average = 5.18766 (7 samples)
	minimum = 5 (7 samples)
	maximum = 10.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00394803 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0145921 (7 samples)
Accepted packet rate average = 0.00394803 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0225521 (7 samples)
Injected flit rate average = 0.00394803 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0145921 (7 samples)
Accepted flit rate average = 0.00394803 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0225521 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 16987 (inst/sec)
gpgpu_simulation_rate = 7250 (cycle/sec)
gpgpu_silicon_slowdown = 115448x
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 8: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 7836
gpu_sim_insn = 48536
gpu_ipc =       6.1940
gpu_tot_sim_cycle = 80341
gpu_tot_sim_insn = 218412
gpu_tot_ipc =       2.7186
gpu_tot_issued_cta = 36
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1297
partiton_level_parallism_total  =       0.0606
partiton_level_parallism_util =       1.2796
partiton_level_parallism_util_total  =       1.1694
L2_BW  =       4.7033 GB/Sec
L2_BW_total  =       2.4470 GB/Sec
gpu_total_sim_rate=18201

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9900
	L1I_total_cache_misses = 820
	L1I_total_cache_miss_rate = 0.0828
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 252
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.2778
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 182
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 820
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9900

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2028, 
gpgpu_n_tot_thrd_icount = 632448
gpgpu_n_tot_w_icount = 19764
gpgpu_n_stall_shd_mem = 17892
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2376
gpgpu_n_mem_write_global = 1656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 10404
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 65700
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2772
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1093150	W0_Scoreboard:183698	W1:864	W2:720	W3:720	W4:720	W5:720	W6:720	W7:720	W8:720	W9:720	W10:720	W11:720	W12:720	W13:720	W14:720	W15:720	W16:8820	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:10620	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:4572	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19008 {8:2376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 66240 {40:1656,}
traffic_breakdown_coretomem[INST_ACC_R] = 6560 {8:820,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95040 {40:2376,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13248 {8:1656,}
traffic_breakdown_memtocore[INST_ACC_R] = 131200 {40:3280,}
maxmflatency = 262 
max_icnt2mem_latency = 16 
maxmrqlatency = 20 
max_icnt2sh_latency = 10 
averagemflatency = 136 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4058 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4083 	782 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3839 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        756      1343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1462      1462    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        391        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         34         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        493      1428    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1564      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        918        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         68         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        986      2822    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3129      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        918         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        136         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       138         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        136       136       138       136         0       136         0         0         0         0       137       138       136       138         0         0
dram[2]:        136       136       136         0       136         0         0         0         0         0       140       144       141       144       140       142
dram[3]:        138         0         0         0         0         0         0         0         0         0       140         0       139         0       139         0
dram[4]:        136       138         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        138       136       137       136         0       136         0         0         0         0       138       138       136       138         0         0
dram[6]:        136       136       136         0       136         0         0         0         0         0       140       144       141       145       140       141
dram[7]:        136         0         0         0         0         0         0         0         0         0       138         0       139         0       140         0
dram[8]:        136       137         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        138       136       136       136         0       136         0         0         0         0       137       138         0       139         0         0
dram[10]:        136         0       136         0       136         0         0         0         0         0       140       144       141       144       139       141
dram[11]:        136         0         0         0         0         0         0         0         0         0       139         0       139         0       138         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144162 n_nop=144138 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002497
n_activity=266 dram_eff=0.1353
bk0: 10a 144061i bk1: 8a 144126i bk2: 0a 144159i bk3: 0a 144160i bk4: 0a 144160i bk5: 0a 144161i bk6: 0a 144162i bk7: 0a 144162i bk8: 0a 144162i bk9: 0a 144162i bk10: 0a 144162i bk11: 0a 144162i bk12: 0a 144163i bk13: 0a 144164i bk14: 0a 144164i bk15: 0a 144164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000250 
total_CMD = 144162 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 144004 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144162 
n_nop = 144138 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165092
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144162 n_nop=144144 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000222
n_activity=156 dram_eff=0.2051
bk0: 8a 144130i bk1: 8a 144129i bk2: 0a 144161i bk3: 0a 144161i bk4: 0a 144161i bk5: 0a 144162i bk6: 0a 144162i bk7: 0a 144162i bk8: 0a 144162i bk9: 0a 144162i bk10: 0a 144162i bk11: 0a 144162i bk12: 0a 144162i bk13: 0a 144162i bk14: 0a 144162i bk15: 0a 144163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000222 
total_CMD = 144162 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 144074 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144162 
n_nop = 144144 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000790777
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144162 n_nop=144144 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000222
n_activity=156 dram_eff=0.2051
bk0: 8a 144129i bk1: 8a 144129i bk2: 0a 144161i bk3: 0a 144161i bk4: 0a 144161i bk5: 0a 144162i bk6: 0a 144162i bk7: 0a 144162i bk8: 0a 144162i bk9: 0a 144162i bk10: 0a 144162i bk11: 0a 144162i bk12: 0a 144162i bk13: 0a 144162i bk14: 0a 144162i bk15: 0a 144163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000222 
total_CMD = 144162 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 144074 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144162 
n_nop = 144144 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000797714
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144162 n_nop=144144 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000222
n_activity=156 dram_eff=0.2051
bk0: 8a 144130i bk1: 8a 144129i bk2: 0a 144161i bk3: 0a 144161i bk4: 0a 144161i bk5: 0a 144162i bk6: 0a 144162i bk7: 0a 144162i bk8: 0a 144162i bk9: 0a 144162i bk10: 0a 144162i bk11: 0a 144162i bk12: 0a 144162i bk13: 0a 144162i bk14: 0a 144162i bk15: 0a 144163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000222 
total_CMD = 144162 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 144074 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144162 
n_nop = 144144 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000769967
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144162 n_nop=144144 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000222
n_activity=156 dram_eff=0.2051
bk0: 8a 144129i bk1: 8a 144129i bk2: 0a 144161i bk3: 0a 144161i bk4: 0a 144161i bk5: 0a 144162i bk6: 0a 144162i bk7: 0a 144162i bk8: 0a 144162i bk9: 0a 144162i bk10: 0a 144162i bk11: 0a 144162i bk12: 0a 144162i bk13: 0a 144162i bk14: 0a 144162i bk15: 0a 144163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000222 
total_CMD = 144162 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 144074 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144162 
n_nop = 144144 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00078384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144162 n_nop=144148 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001665
n_activity=130 dram_eff=0.1846
bk0: 8a 144130i bk1: 4a 144137i bk2: 0a 144161i bk3: 0a 144161i bk4: 0a 144161i bk5: 0a 144162i bk6: 0a 144162i bk7: 0a 144162i bk8: 0a 144162i bk9: 0a 144162i bk10: 0a 144162i bk11: 0a 144162i bk12: 0a 144162i bk13: 0a 144162i bk14: 0a 144162i bk15: 0a 144163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 144162 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 144088 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144162 
n_nop = 144148 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000769967
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144162 n_nop=144152 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000111
n_activity=104 dram_eff=0.1538
bk0: 4a 144138i bk1: 4a 144137i bk2: 0a 144161i bk3: 0a 144161i bk4: 0a 144161i bk5: 0a 144162i bk6: 0a 144162i bk7: 0a 144162i bk8: 0a 144162i bk9: 0a 144162i bk10: 0a 144162i bk11: 0a 144162i bk12: 0a 144162i bk13: 0a 144162i bk14: 0a 144162i bk15: 0a 144163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 144162 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 144102 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144162 
n_nop = 144152 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000707537
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144162 n_nop=144152 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000111
n_activity=104 dram_eff=0.1538
bk0: 4a 144138i bk1: 4a 144137i bk2: 0a 144161i bk3: 0a 144161i bk4: 0a 144161i bk5: 0a 144162i bk6: 0a 144162i bk7: 0a 144162i bk8: 0a 144162i bk9: 0a 144162i bk10: 0a 144162i bk11: 0a 144162i bk12: 0a 144162i bk13: 0a 144162i bk14: 0a 144162i bk15: 0a 144163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 144162 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 144102 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144162 
n_nop = 144152 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000721411
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144162 n_nop=144152 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000111
n_activity=104 dram_eff=0.1538
bk0: 4a 144138i bk1: 4a 144137i bk2: 0a 144161i bk3: 0a 144161i bk4: 0a 144161i bk5: 0a 144162i bk6: 0a 144162i bk7: 0a 144162i bk8: 0a 144162i bk9: 0a 144162i bk10: 0a 144162i bk11: 0a 144162i bk12: 0a 144162i bk13: 0a 144162i bk14: 0a 144162i bk15: 0a 144163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 144162 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 144102 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144162 
n_nop = 144152 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000714474
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144162 n_nop=144152 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000111
n_activity=104 dram_eff=0.1538
bk0: 4a 144138i bk1: 4a 144137i bk2: 0a 144161i bk3: 0a 144161i bk4: 0a 144161i bk5: 0a 144162i bk6: 0a 144162i bk7: 0a 144162i bk8: 0a 144162i bk9: 0a 144162i bk10: 0a 144162i bk11: 0a 144162i bk12: 0a 144162i bk13: 0a 144162i bk14: 0a 144162i bk15: 0a 144163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 144162 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 144102 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144162 
n_nop = 144152 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000707537
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144162 n_nop=144152 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000111
n_activity=104 dram_eff=0.1538
bk0: 4a 144138i bk1: 4a 144137i bk2: 0a 144161i bk3: 0a 144161i bk4: 0a 144161i bk5: 0a 144162i bk6: 0a 144162i bk7: 0a 144162i bk8: 0a 144162i bk9: 0a 144162i bk10: 0a 144162i bk11: 0a 144162i bk12: 0a 144162i bk13: 0a 144162i bk14: 0a 144162i bk15: 0a 144163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 144162 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 144102 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144162 
n_nop = 144152 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000728347
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=144162 n_nop=144152 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000111
n_activity=104 dram_eff=0.1538
bk0: 4a 144138i bk1: 4a 144137i bk2: 0a 144161i bk3: 0a 144161i bk4: 0a 144161i bk5: 0a 144162i bk6: 0a 144162i bk7: 0a 144162i bk8: 0a 144162i bk9: 0a 144162i bk10: 0a 144162i bk11: 0a 144162i bk12: 0a 144162i bk13: 0a 144162i bk14: 0a 144162i bk15: 0a 144163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 144162 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 144102 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 144162 
n_nop = 144152 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000728347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 343, Miss = 10, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 375, Miss = 8, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 486, Miss = 8, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 456, Miss = 8, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 404, Miss = 8, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 424, Miss = 8, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 187, Miss = 8, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 112, Miss = 8, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 317, Miss = 8, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 379, Miss = 8, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 488, Miss = 8, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 405, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 355, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 368, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 135, Miss = 4, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 173, Miss = 4, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 234, Miss = 4, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 339, Miss = 4, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 403, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 348, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 364, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 133, Miss = 4, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 56, Miss = 4, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7340
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3140
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1656
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3280
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7340
icnt_total_pkts_simt_to_mem=4866
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.40594
	minimum = 5
	maximum = 13
Network latency average = 5.40594
	minimum = 5
	maximum = 13
Slowest packet = 10766
Flit latency average = 5.40594
	minimum = 5
	maximum = 13
Slowest flit = 10766
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0080331
	minimum = 0 (at node 8)
	maximum = 0.0162072 (at node 0)
Accepted packet rate average = 0.0080331
	minimum = 0 (at node 8)
	maximum = 0.02195 (at node 0)
Injected flit rate average = 0.0080331
	minimum = 0 (at node 8)
	maximum = 0.0162072 (at node 0)
Accepted flit rate average= 0.0080331
	minimum = 0 (at node 8)
	maximum = 0.02195 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.21495 (8 samples)
	minimum = 5 (8 samples)
	maximum = 10.625 (8 samples)
Network latency average = 5.21495 (8 samples)
	minimum = 5 (8 samples)
	maximum = 10.625 (8 samples)
Flit latency average = 5.21495 (8 samples)
	minimum = 5 (8 samples)
	maximum = 10.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00445867 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.014794 (8 samples)
Accepted packet rate average = 0.00445867 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0224768 (8 samples)
Injected flit rate average = 0.00445867 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.014794 (8 samples)
Accepted flit rate average = 0.00445867 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0224768 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 18201 (inst/sec)
gpgpu_simulation_rate = 6695 (cycle/sec)
gpgpu_silicon_slowdown = 125018x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (9,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 9: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 9 
gpu_sim_cycle = 7845
gpu_sim_insn = 54603
gpu_ipc =       6.9602
gpu_tot_sim_cycle = 88186
gpu_tot_sim_insn = 273015
gpu_tot_ipc =       3.0959
gpu_tot_issued_cta = 45
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1457
partiton_level_parallism_total  =       0.0681
partiton_level_parallism_util =       1.2886
partiton_level_parallism_util_total  =       1.1904
L2_BW  =       5.2851 GB/Sec
L2_BW_total  =       2.6995 GB/Sec
gpu_total_sim_rate=19501

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12375
	L1I_total_cache_misses = 955
	L1I_total_cache_miss_rate = 0.0772
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 315
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.2222
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 245
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11420
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 955
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 315
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12375

Total_core_cache_fail_stats:
ctas_completed 45, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2704, 
gpgpu_n_tot_thrd_icount = 790560
gpgpu_n_tot_w_icount = 24705
gpgpu_n_stall_shd_mem = 22365
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2970
gpgpu_n_mem_write_global = 2070
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 13005
gpgpu_n_store_insn = 11520
gpgpu_n_shmem_insn = 82125
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 18900
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3465
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1324601	W0_Scoreboard:229989	W1:1080	W2:900	W3:900	W4:900	W5:900	W6:900	W7:900	W8:900	W9:900	W10:900	W11:900	W12:900	W13:900	W14:900	W15:900	W16:11025	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:13275	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:5715	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 23760 {8:2970,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82800 {40:2070,}
traffic_breakdown_coretomem[INST_ACC_R] = 7640 {8:955,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 118800 {40:2970,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16560 {8:2070,}
traffic_breakdown_memtocore[INST_ACC_R] = 152800 {40:3820,}
maxmflatency = 262 
max_icnt2mem_latency = 19 
maxmrqlatency = 20 
max_icnt2sh_latency = 10 
averagemflatency = 136 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5066 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4909 	1068 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4788 	280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	90 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        756      1343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1462      1462    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1122        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        479        17    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        493      1428    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1564      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2448        68    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        853         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        986      2822    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3129      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2448        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1025        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       138         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        136       136       138       136         0       136         0         0         0         0       137       138       136       138         0         0
dram[2]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       140       142
dram[3]:        142       136         0         0         0         0         0         0         0         0       145         0       148       136       148       136
dram[4]:        136       138         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        138       136       137       136         0       136         0         0         0         0       138       138       136       138         0         0
dram[6]:        136       136       136       136       136       136         0         0         0         0       140       144       141       145       140       141
dram[7]:        140         0         0         0         0         0         0         0         0         0       145       136       148       136       147       136
dram[8]:        136       137         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        138       136       136       136         0       136         0         0         0         0       137       138         0       139         0         0
dram[10]:        136       136       136       136       136       136         0         0         0         0       140       144       141       144       139       141
dram[11]:        141       136         0         0         0         0         0         0         0         0       145         0       148       136       146       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=158239 n_nop=158215 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002275
n_activity=266 dram_eff=0.1353
bk0: 10a 158138i bk1: 8a 158203i bk2: 0a 158236i bk3: 0a 158237i bk4: 0a 158237i bk5: 0a 158238i bk6: 0a 158239i bk7: 0a 158239i bk8: 0a 158239i bk9: 0a 158239i bk10: 0a 158239i bk11: 0a 158239i bk12: 0a 158240i bk13: 0a 158241i bk14: 0a 158241i bk15: 0a 158241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 158239 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 158081 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158239 
n_nop = 158215 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150405
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=158239 n_nop=158221 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002022
n_activity=156 dram_eff=0.2051
bk0: 8a 158207i bk1: 8a 158206i bk2: 0a 158238i bk3: 0a 158238i bk4: 0a 158238i bk5: 0a 158239i bk6: 0a 158239i bk7: 0a 158239i bk8: 0a 158239i bk9: 0a 158239i bk10: 0a 158239i bk11: 0a 158239i bk12: 0a 158239i bk13: 0a 158239i bk14: 0a 158239i bk15: 0a 158240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000202 
total_CMD = 158239 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 158151 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158239 
n_nop = 158221 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000720429
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=158239 n_nop=158221 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002022
n_activity=156 dram_eff=0.2051
bk0: 8a 158206i bk1: 8a 158206i bk2: 0a 158238i bk3: 0a 158238i bk4: 0a 158238i bk5: 0a 158239i bk6: 0a 158239i bk7: 0a 158239i bk8: 0a 158239i bk9: 0a 158239i bk10: 0a 158239i bk11: 0a 158239i bk12: 0a 158239i bk13: 0a 158239i bk14: 0a 158239i bk15: 0a 158240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000202 
total_CMD = 158239 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 158151 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158239 
n_nop = 158221 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000726749
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=158239 n_nop=158221 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002022
n_activity=156 dram_eff=0.2051
bk0: 8a 158207i bk1: 8a 158206i bk2: 0a 158238i bk3: 0a 158238i bk4: 0a 158238i bk5: 0a 158239i bk6: 0a 158239i bk7: 0a 158239i bk8: 0a 158239i bk9: 0a 158239i bk10: 0a 158239i bk11: 0a 158239i bk12: 0a 158239i bk13: 0a 158239i bk14: 0a 158239i bk15: 0a 158240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000202 
total_CMD = 158239 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 158151 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158239 
n_nop = 158221 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000701471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=158239 n_nop=158221 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002022
n_activity=156 dram_eff=0.2051
bk0: 8a 158206i bk1: 8a 158206i bk2: 0a 158238i bk3: 0a 158238i bk4: 0a 158238i bk5: 0a 158239i bk6: 0a 158239i bk7: 0a 158239i bk8: 0a 158239i bk9: 0a 158239i bk10: 0a 158239i bk11: 0a 158239i bk12: 0a 158239i bk13: 0a 158239i bk14: 0a 158239i bk15: 0a 158240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000202 
total_CMD = 158239 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 158151 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158239 
n_nop = 158221 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00071411
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=158239 n_nop=158225 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001517
n_activity=130 dram_eff=0.1846
bk0: 8a 158207i bk1: 4a 158214i bk2: 0a 158238i bk3: 0a 158238i bk4: 0a 158238i bk5: 0a 158239i bk6: 0a 158239i bk7: 0a 158239i bk8: 0a 158239i bk9: 0a 158239i bk10: 0a 158239i bk11: 0a 158239i bk12: 0a 158239i bk13: 0a 158239i bk14: 0a 158239i bk15: 0a 158240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000152 
total_CMD = 158239 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 158165 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158239 
n_nop = 158225 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000701471
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=158239 n_nop=158229 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001011
n_activity=104 dram_eff=0.1538
bk0: 4a 158215i bk1: 4a 158214i bk2: 0a 158238i bk3: 0a 158238i bk4: 0a 158238i bk5: 0a 158239i bk6: 0a 158239i bk7: 0a 158239i bk8: 0a 158239i bk9: 0a 158239i bk10: 0a 158239i bk11: 0a 158239i bk12: 0a 158239i bk13: 0a 158239i bk14: 0a 158239i bk15: 0a 158240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 158239 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 158179 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158239 
n_nop = 158229 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000644595
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=158239 n_nop=158229 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001011
n_activity=104 dram_eff=0.1538
bk0: 4a 158215i bk1: 4a 158214i bk2: 0a 158238i bk3: 0a 158238i bk4: 0a 158238i bk5: 0a 158239i bk6: 0a 158239i bk7: 0a 158239i bk8: 0a 158239i bk9: 0a 158239i bk10: 0a 158239i bk11: 0a 158239i bk12: 0a 158239i bk13: 0a 158239i bk14: 0a 158239i bk15: 0a 158240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 158239 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 158179 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158239 
n_nop = 158229 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000657234
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=158239 n_nop=158229 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001011
n_activity=104 dram_eff=0.1538
bk0: 4a 158215i bk1: 4a 158214i bk2: 0a 158238i bk3: 0a 158238i bk4: 0a 158238i bk5: 0a 158239i bk6: 0a 158239i bk7: 0a 158239i bk8: 0a 158239i bk9: 0a 158239i bk10: 0a 158239i bk11: 0a 158239i bk12: 0a 158239i bk13: 0a 158239i bk14: 0a 158239i bk15: 0a 158240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 158239 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 158179 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158239 
n_nop = 158229 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000650914
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=158239 n_nop=158229 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001011
n_activity=104 dram_eff=0.1538
bk0: 4a 158215i bk1: 4a 158214i bk2: 0a 158238i bk3: 0a 158238i bk4: 0a 158238i bk5: 0a 158239i bk6: 0a 158239i bk7: 0a 158239i bk8: 0a 158239i bk9: 0a 158239i bk10: 0a 158239i bk11: 0a 158239i bk12: 0a 158239i bk13: 0a 158239i bk14: 0a 158239i bk15: 0a 158240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 158239 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 158179 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158239 
n_nop = 158229 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000644595
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=158239 n_nop=158229 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001011
n_activity=104 dram_eff=0.1538
bk0: 4a 158215i bk1: 4a 158214i bk2: 0a 158238i bk3: 0a 158238i bk4: 0a 158238i bk5: 0a 158239i bk6: 0a 158239i bk7: 0a 158239i bk8: 0a 158239i bk9: 0a 158239i bk10: 0a 158239i bk11: 0a 158239i bk12: 0a 158239i bk13: 0a 158239i bk14: 0a 158239i bk15: 0a 158240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 158239 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 158179 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158239 
n_nop = 158229 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000663553
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=158239 n_nop=158229 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001011
n_activity=104 dram_eff=0.1538
bk0: 4a 158215i bk1: 4a 158214i bk2: 0a 158238i bk3: 0a 158238i bk4: 0a 158238i bk5: 0a 158239i bk6: 0a 158239i bk7: 0a 158239i bk8: 0a 158239i bk9: 0a 158239i bk10: 0a 158239i bk11: 0a 158239i bk12: 0a 158239i bk13: 0a 158239i bk14: 0a 158239i bk15: 0a 158240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 158239 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 158179 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158239 
n_nop = 158229 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000663553

========= L2 cache stats =========
L2_cache_bank[0]: Access = 415, Miss = 10, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 447, Miss = 8, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 558, Miss = 8, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 456, Miss = 8, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 539, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 427, Miss = 8, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 382, Miss = 8, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 115, Miss = 8, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 389, Miss = 8, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 451, Miss = 8, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 560, Miss = 8, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 405, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 490, Miss = 4, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 371, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 330, Miss = 4, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 59, Miss = 4, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 270, Miss = 4, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 375, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 403, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 483, Miss = 4, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 367, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 328, Miss = 4, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 59, Miss = 4, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8888
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0160
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2970
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3680
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2970
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2070
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3820
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8888
icnt_total_pkts_simt_to_mem=6009
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.58491
	minimum = 5
	maximum = 17
Network latency average = 5.58491
	minimum = 5
	maximum = 17
Slowest packet = 13272
Flit latency average = 5.58491
	minimum = 5
	maximum = 17
Slowest flit = 13272
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00902687
	minimum = 0 (at node 3)
	maximum = 0.0248566 (at node 20)
Accepted packet rate average = 0.00902687
	minimum = 0 (at node 3)
	maximum = 0.0248566 (at node 20)
Injected flit rate average = 0.00902687
	minimum = 0 (at node 3)
	maximum = 0.0248566 (at node 20)
Accepted flit rate average= 0.00902687
	minimum = 0 (at node 3)
	maximum = 0.0248566 (at node 20)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.25606 (9 samples)
	minimum = 5 (9 samples)
	maximum = 11.3333 (9 samples)
Network latency average = 5.25606 (9 samples)
	minimum = 5 (9 samples)
	maximum = 11.3333 (9 samples)
Flit latency average = 5.25606 (9 samples)
	minimum = 5 (9 samples)
	maximum = 11.3333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.00496624 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.015912 (9 samples)
Accepted packet rate average = 0.00496624 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0227412 (9 samples)
Injected flit rate average = 0.00496624 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.015912 (9 samples)
Accepted flit rate average = 0.00496624 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0227412 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 19501 (inst/sec)
gpgpu_simulation_rate = 6299 (cycle/sec)
gpgpu_silicon_slowdown = 132878x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (10,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 10: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (11,1,1) blockDim = (16,1,1) 
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 10 
gpu_sim_cycle = 7847
gpu_sim_insn = 60670
gpu_ipc =       7.7316
gpu_tot_sim_cycle = 96033
gpu_tot_sim_insn = 333685
gpu_tot_ipc =       3.4747
gpu_tot_issued_cta = 55
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1618
partiton_level_parallism_total  =       0.0758
partiton_level_parallism_util =       1.3106
partiton_level_parallism_util_total  =       1.2097
L2_BW  =       5.8708 GB/Sec
L2_BW_total  =       2.9586 GB/Sec
gpu_total_sim_rate=22245

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15125
	L1I_total_cache_misses = 1105
	L1I_total_cache_miss_rate = 0.0731
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 385
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.1818
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 315
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14020
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1105
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 385
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15125

Total_core_cache_fail_stats:
ctas_completed 55, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2704, 
gpgpu_n_tot_thrd_icount = 966240
gpgpu_n_tot_w_icount = 30195
gpgpu_n_stall_shd_mem = 27335
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3630
gpgpu_n_mem_write_global = 2530
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 15895
gpgpu_n_store_insn = 14080
gpgpu_n_shmem_insn = 100375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 23100
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4235
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1581779	W0_Scoreboard:281411	W1:1320	W2:1100	W3:1100	W4:1100	W5:1100	W6:1100	W7:1100	W8:1100	W9:1100	W10:1100	W11:1100	W12:1100	W13:1100	W14:1100	W15:1100	W16:13475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:16225	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:6985	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29040 {8:3630,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 101200 {40:2530,}
traffic_breakdown_coretomem[INST_ACC_R] = 8840 {8:1105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 145200 {40:3630,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20240 {8:2530,}
traffic_breakdown_memtocore[INST_ACC_R] = 176800 {40:4420,}
maxmflatency = 262 
max_icnt2mem_latency = 19 
maxmrqlatency = 20 
max_icnt2sh_latency = 10 
averagemflatency = 136 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6186 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5836 	1393 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5849 	339 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	100 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        756      1343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1462      1462    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1462       425    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        958       392    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        493      1428    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1564      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3128       952    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1710       717    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        986      2822    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3129      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3128       918    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1914       751    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       138         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        136       136       138       136         0       136         0         0         0         0       137       138       136       138         0         0
dram[2]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       140       142
dram[3]:        142       138         0         0         0         0         0         0         0         0       145       140       148       139       148       140
dram[4]:        136       138         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        138       136       137       136         0       136         0         0         0         0       138       138       136       138         0         0
dram[6]:        136       136       136       136       136       136       136       136         0         0       140       144       141       145       140       141
dram[7]:        140       139         0         0         0         0         0         0         0         0       145       140       148       139       147       139
dram[8]:        136       137         0       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        138       136       136       136         0       136         0         0         0         0       137       138         0       139         0         0
dram[10]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       139       141
dram[11]:        141       140         0         0         0         0         0         0         0         0       145       139       148       139       146       140
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=172319 n_nop=172295 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002089
n_activity=266 dram_eff=0.1353
bk0: 10a 172218i bk1: 8a 172283i bk2: 0a 172316i bk3: 0a 172317i bk4: 0a 172317i bk5: 0a 172318i bk6: 0a 172319i bk7: 0a 172319i bk8: 0a 172319i bk9: 0a 172319i bk10: 0a 172319i bk11: 0a 172319i bk12: 0a 172320i bk13: 0a 172321i bk14: 0a 172321i bk15: 0a 172321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000209 
total_CMD = 172319 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 172161 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172319 
n_nop = 172295 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138116
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=172319 n_nop=172301 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001857
n_activity=156 dram_eff=0.2051
bk0: 8a 172287i bk1: 8a 172286i bk2: 0a 172318i bk3: 0a 172318i bk4: 0a 172318i bk5: 0a 172319i bk6: 0a 172319i bk7: 0a 172319i bk8: 0a 172319i bk9: 0a 172319i bk10: 0a 172319i bk11: 0a 172319i bk12: 0a 172319i bk13: 0a 172319i bk14: 0a 172319i bk15: 0a 172320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000186 
total_CMD = 172319 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 172231 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172319 
n_nop = 172301 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000661564
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=172319 n_nop=172301 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001857
n_activity=156 dram_eff=0.2051
bk0: 8a 172286i bk1: 8a 172286i bk2: 0a 172318i bk3: 0a 172318i bk4: 0a 172318i bk5: 0a 172319i bk6: 0a 172319i bk7: 0a 172319i bk8: 0a 172319i bk9: 0a 172319i bk10: 0a 172319i bk11: 0a 172319i bk12: 0a 172319i bk13: 0a 172319i bk14: 0a 172319i bk15: 0a 172320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000186 
total_CMD = 172319 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 172231 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172319 
n_nop = 172301 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000667367
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=172319 n_nop=172301 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001857
n_activity=156 dram_eff=0.2051
bk0: 8a 172287i bk1: 8a 172286i bk2: 0a 172318i bk3: 0a 172318i bk4: 0a 172318i bk5: 0a 172319i bk6: 0a 172319i bk7: 0a 172319i bk8: 0a 172319i bk9: 0a 172319i bk10: 0a 172319i bk11: 0a 172319i bk12: 0a 172319i bk13: 0a 172319i bk14: 0a 172319i bk15: 0a 172320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000186 
total_CMD = 172319 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 172231 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172319 
n_nop = 172301 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000644154
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=172319 n_nop=172301 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001857
n_activity=156 dram_eff=0.2051
bk0: 8a 172286i bk1: 8a 172286i bk2: 0a 172318i bk3: 0a 172318i bk4: 0a 172318i bk5: 0a 172319i bk6: 0a 172319i bk7: 0a 172319i bk8: 0a 172319i bk9: 0a 172319i bk10: 0a 172319i bk11: 0a 172319i bk12: 0a 172319i bk13: 0a 172319i bk14: 0a 172319i bk15: 0a 172320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000186 
total_CMD = 172319 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 172231 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172319 
n_nop = 172301 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000655761
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=172319 n_nop=172305 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001393
n_activity=130 dram_eff=0.1846
bk0: 8a 172287i bk1: 4a 172294i bk2: 0a 172318i bk3: 0a 172318i bk4: 0a 172318i bk5: 0a 172319i bk6: 0a 172319i bk7: 0a 172319i bk8: 0a 172319i bk9: 0a 172319i bk10: 0a 172319i bk11: 0a 172319i bk12: 0a 172319i bk13: 0a 172319i bk14: 0a 172319i bk15: 0a 172320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000139 
total_CMD = 172319 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 172245 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172319 
n_nop = 172305 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000644154
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=172319 n_nop=172309 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.285e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 172295i bk1: 4a 172294i bk2: 0a 172318i bk3: 0a 172318i bk4: 0a 172318i bk5: 0a 172319i bk6: 0a 172319i bk7: 0a 172319i bk8: 0a 172319i bk9: 0a 172319i bk10: 0a 172319i bk11: 0a 172319i bk12: 0a 172319i bk13: 0a 172319i bk14: 0a 172319i bk15: 0a 172320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000093 
total_CMD = 172319 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 172259 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172319 
n_nop = 172309 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000591925
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=172319 n_nop=172309 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.285e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 172295i bk1: 4a 172294i bk2: 0a 172318i bk3: 0a 172318i bk4: 0a 172318i bk5: 0a 172319i bk6: 0a 172319i bk7: 0a 172319i bk8: 0a 172319i bk9: 0a 172319i bk10: 0a 172319i bk11: 0a 172319i bk12: 0a 172319i bk13: 0a 172319i bk14: 0a 172319i bk15: 0a 172320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000093 
total_CMD = 172319 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 172259 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172319 
n_nop = 172309 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000603532
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=172319 n_nop=172309 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.285e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 172295i bk1: 4a 172294i bk2: 0a 172318i bk3: 0a 172318i bk4: 0a 172318i bk5: 0a 172319i bk6: 0a 172319i bk7: 0a 172319i bk8: 0a 172319i bk9: 0a 172319i bk10: 0a 172319i bk11: 0a 172319i bk12: 0a 172319i bk13: 0a 172319i bk14: 0a 172319i bk15: 0a 172320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000093 
total_CMD = 172319 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 172259 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172319 
n_nop = 172309 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000597729
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=172319 n_nop=172309 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.285e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 172295i bk1: 4a 172294i bk2: 0a 172318i bk3: 0a 172318i bk4: 0a 172318i bk5: 0a 172319i bk6: 0a 172319i bk7: 0a 172319i bk8: 0a 172319i bk9: 0a 172319i bk10: 0a 172319i bk11: 0a 172319i bk12: 0a 172319i bk13: 0a 172319i bk14: 0a 172319i bk15: 0a 172320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000093 
total_CMD = 172319 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 172259 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172319 
n_nop = 172309 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000591925
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=172319 n_nop=172309 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.285e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 172295i bk1: 4a 172294i bk2: 0a 172318i bk3: 0a 172318i bk4: 0a 172318i bk5: 0a 172319i bk6: 0a 172319i bk7: 0a 172319i bk8: 0a 172319i bk9: 0a 172319i bk10: 0a 172319i bk11: 0a 172319i bk12: 0a 172319i bk13: 0a 172319i bk14: 0a 172319i bk15: 0a 172320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000093 
total_CMD = 172319 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 172259 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172319 
n_nop = 172309 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000609335
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=172319 n_nop=172309 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.285e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 172295i bk1: 4a 172294i bk2: 0a 172318i bk3: 0a 172318i bk4: 0a 172318i bk5: 0a 172319i bk6: 0a 172319i bk7: 0a 172319i bk8: 0a 172319i bk9: 0a 172319i bk10: 0a 172319i bk11: 0a 172319i bk12: 0a 172319i bk13: 0a 172319i bk14: 0a 172319i bk15: 0a 172320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000093 
total_CMD = 172319 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 172259 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172319 
n_nop = 172309 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000609335

========= L2 cache stats =========
L2_cache_bank[0]: Access = 495, Miss = 10, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 527, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 638, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 456, Miss = 8, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 513, Miss = 8, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 510, Miss = 8, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 208, Miss = 8, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 469, Miss = 8, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 531, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 640, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 405, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 557, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 459, Miss = 4, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 456, Miss = 4, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 154, Miss = 4, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 249, Miss = 4, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 310, Miss = 4, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 415, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 403, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 550, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 453, Miss = 4, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 454, Miss = 4, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 151, Miss = 4, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10608
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0134
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4280
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3630
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2530
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4420
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10608
icnt_total_pkts_simt_to_mem=7279
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.47893
	minimum = 5
	maximum = 16
Network latency average = 5.47893
	minimum = 5
	maximum = 16
Slowest packet = 16099
Flit latency average = 5.47893
	minimum = 5
	maximum = 16
Slowest flit = 16099
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0100273
	minimum = 0 (at node 0)
	maximum = 0.016312 (at node 20)
Accepted packet rate average = 0.0100273
	minimum = 0 (at node 0)
	maximum = 0.0219192 (at node 3)
Injected flit rate average = 0.0100273
	minimum = 0 (at node 0)
	maximum = 0.016312 (at node 20)
Accepted flit rate average= 0.0100273
	minimum = 0 (at node 0)
	maximum = 0.0219192 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.27834 (10 samples)
	minimum = 5 (10 samples)
	maximum = 11.8 (10 samples)
Network latency average = 5.27834 (10 samples)
	minimum = 5 (10 samples)
	maximum = 11.8 (10 samples)
Flit latency average = 5.27834 (10 samples)
	minimum = 5 (10 samples)
	maximum = 11.8 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.00547235 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.015952 (10 samples)
Accepted packet rate average = 0.00547235 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.022659 (10 samples)
Injected flit rate average = 0.00547235 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.015952 (10 samples)
Accepted flit rate average = 0.00547235 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.022659 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 22245 (inst/sec)
gpgpu_simulation_rate = 6402 (cycle/sec)
gpgpu_silicon_slowdown = 130740x
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 11: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 11 
gpu_sim_cycle = 7857
gpu_sim_insn = 66737
gpu_ipc =       8.4940
gpu_tot_sim_cycle = 103890
gpu_tot_sim_insn = 400422
gpu_tot_ipc =       3.8543
gpu_tot_issued_cta = 66
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1778
partiton_level_parallism_total  =       0.0835
partiton_level_parallism_util =       1.3093
partiton_level_parallism_util_total  =       1.2247
L2_BW  =       6.4497 GB/Sec
L2_BW_total  =       3.2226 GB/Sec
gpu_total_sim_rate=23554

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18150
	L1I_total_cache_misses = 1270
	L1I_total_cache_miss_rate = 0.0700
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 462
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.1515
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16880
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1270
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 462
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18150

Total_core_cache_fail_stats:
ctas_completed 66, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
3380, 
gpgpu_n_tot_thrd_icount = 1159488
gpgpu_n_tot_w_icount = 36234
gpgpu_n_stall_shd_mem = 32802
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4356
gpgpu_n_mem_write_global = 3036
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 19074
gpgpu_n_store_insn = 16896
gpgpu_n_shmem_insn = 120450
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 27720
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5082
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1864884	W0_Scoreboard:338016	W1:1584	W2:1320	W3:1320	W4:1320	W5:1320	W6:1320	W7:1320	W8:1320	W9:1320	W10:1320	W11:1320	W12:1320	W13:1320	W14:1320	W15:1320	W16:16170	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:19470	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:8382	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34848 {8:4356,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 121440 {40:3036,}
traffic_breakdown_coretomem[INST_ACC_R] = 10160 {8:1270,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174240 {40:4356,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24288 {8:3036,}
traffic_breakdown_memtocore[INST_ACC_R] = 203200 {40:5080,}
maxmflatency = 262 
max_icnt2mem_latency = 23 
maxmrqlatency = 20 
max_icnt2sh_latency = 10 
averagemflatency = 136 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7418 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6834 	1729 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6961 	459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	110 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        769      1343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1462      1462    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1462      1156    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        958      1504    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        510      1428    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1564      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3128      2482    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1744      2946    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1020      2822    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3129      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3128      2448    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1948      2974    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       138       136       136         0         0         0         0         0         0         0         0       136         0       136         0
dram[1]:        136       136       138       136         0       136         0         0         0         0       137       138       136       138         0         0
dram[2]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       140       142
dram[3]:        142       143       136       138       136         0       136         0         0         0       145       148       148       150       148       152
dram[4]:        136       138         0       136         0         0         0         0         0         0         0         0       136         0       136         0
dram[5]:        138       136       137       136         0       136         0         0         0         0       138       138       136       138         0         0
dram[6]:        136       136       136       136       136       136       136       136         0         0       140       144       141       145       140       141
dram[7]:        140       143       136       136       136         0       136         0         0         0       145       148       148       150       147       152
dram[8]:        136       137         0       136         0         0         0         0         0         0       136         0       136         0       136         0
dram[9]:        138       136       136       136         0       136         0         0         0         0       137       138         0       139         0         0
dram[10]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       139       141
dram[11]:        141       142       136       137       136         0       136         0         0         0       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=186417 n_nop=186393 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001931
n_activity=266 dram_eff=0.1353
bk0: 10a 186316i bk1: 8a 186381i bk2: 0a 186414i bk3: 0a 186415i bk4: 0a 186415i bk5: 0a 186416i bk6: 0a 186417i bk7: 0a 186417i bk8: 0a 186417i bk9: 0a 186417i bk10: 0a 186417i bk11: 0a 186417i bk12: 0a 186418i bk13: 0a 186419i bk14: 0a 186419i bk15: 0a 186419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000193 
total_CMD = 186417 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 186259 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 186417 
n_nop = 186393 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127671
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=186417 n_nop=186399 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001717
n_activity=156 dram_eff=0.2051
bk0: 8a 186385i bk1: 8a 186384i bk2: 0a 186416i bk3: 0a 186416i bk4: 0a 186416i bk5: 0a 186417i bk6: 0a 186417i bk7: 0a 186417i bk8: 0a 186417i bk9: 0a 186417i bk10: 0a 186417i bk11: 0a 186417i bk12: 0a 186417i bk13: 0a 186417i bk14: 0a 186417i bk15: 0a 186418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000172 
total_CMD = 186417 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 186329 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 186417 
n_nop = 186399 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000611532
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=186417 n_nop=186399 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001717
n_activity=156 dram_eff=0.2051
bk0: 8a 186384i bk1: 8a 186384i bk2: 0a 186416i bk3: 0a 186416i bk4: 0a 186416i bk5: 0a 186417i bk6: 0a 186417i bk7: 0a 186417i bk8: 0a 186417i bk9: 0a 186417i bk10: 0a 186417i bk11: 0a 186417i bk12: 0a 186417i bk13: 0a 186417i bk14: 0a 186417i bk15: 0a 186418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000172 
total_CMD = 186417 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 186329 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 186417 
n_nop = 186399 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000616897
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=186417 n_nop=186399 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001717
n_activity=156 dram_eff=0.2051
bk0: 8a 186385i bk1: 8a 186384i bk2: 0a 186416i bk3: 0a 186416i bk4: 0a 186416i bk5: 0a 186417i bk6: 0a 186417i bk7: 0a 186417i bk8: 0a 186417i bk9: 0a 186417i bk10: 0a 186417i bk11: 0a 186417i bk12: 0a 186417i bk13: 0a 186417i bk14: 0a 186417i bk15: 0a 186418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000172 
total_CMD = 186417 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 186329 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 186417 
n_nop = 186399 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000595439
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=186417 n_nop=186399 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001717
n_activity=156 dram_eff=0.2051
bk0: 8a 186384i bk1: 8a 186384i bk2: 0a 186416i bk3: 0a 186416i bk4: 0a 186416i bk5: 0a 186417i bk6: 0a 186417i bk7: 0a 186417i bk8: 0a 186417i bk9: 0a 186417i bk10: 0a 186417i bk11: 0a 186417i bk12: 0a 186417i bk13: 0a 186417i bk14: 0a 186417i bk15: 0a 186418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000172 
total_CMD = 186417 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 186329 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 186417 
n_nop = 186399 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000606168
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=186417 n_nop=186403 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001287
n_activity=130 dram_eff=0.1846
bk0: 8a 186385i bk1: 4a 186392i bk2: 0a 186416i bk3: 0a 186416i bk4: 0a 186416i bk5: 0a 186417i bk6: 0a 186417i bk7: 0a 186417i bk8: 0a 186417i bk9: 0a 186417i bk10: 0a 186417i bk11: 0a 186417i bk12: 0a 186417i bk13: 0a 186417i bk14: 0a 186417i bk15: 0a 186418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 186417 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 186343 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 186417 
n_nop = 186403 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000595439
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=186417 n_nop=186407 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.583e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 186393i bk1: 4a 186392i bk2: 0a 186416i bk3: 0a 186416i bk4: 0a 186416i bk5: 0a 186417i bk6: 0a 186417i bk7: 0a 186417i bk8: 0a 186417i bk9: 0a 186417i bk10: 0a 186417i bk11: 0a 186417i bk12: 0a 186417i bk13: 0a 186417i bk14: 0a 186417i bk15: 0a 186418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000086 
total_CMD = 186417 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 186357 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 186417 
n_nop = 186407 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00054716
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=186417 n_nop=186407 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.583e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 186393i bk1: 4a 186392i bk2: 0a 186416i bk3: 0a 186416i bk4: 0a 186416i bk5: 0a 186417i bk6: 0a 186417i bk7: 0a 186417i bk8: 0a 186417i bk9: 0a 186417i bk10: 0a 186417i bk11: 0a 186417i bk12: 0a 186417i bk13: 0a 186417i bk14: 0a 186417i bk15: 0a 186418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000086 
total_CMD = 186417 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 186357 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 186417 
n_nop = 186407 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000557889
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=186417 n_nop=186407 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.583e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 186393i bk1: 4a 186392i bk2: 0a 186416i bk3: 0a 186416i bk4: 0a 186416i bk5: 0a 186417i bk6: 0a 186417i bk7: 0a 186417i bk8: 0a 186417i bk9: 0a 186417i bk10: 0a 186417i bk11: 0a 186417i bk12: 0a 186417i bk13: 0a 186417i bk14: 0a 186417i bk15: 0a 186418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000086 
total_CMD = 186417 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 186357 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 186417 
n_nop = 186407 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000552525
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=186417 n_nop=186407 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.583e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 186393i bk1: 4a 186392i bk2: 0a 186416i bk3: 0a 186416i bk4: 0a 186416i bk5: 0a 186417i bk6: 0a 186417i bk7: 0a 186417i bk8: 0a 186417i bk9: 0a 186417i bk10: 0a 186417i bk11: 0a 186417i bk12: 0a 186417i bk13: 0a 186417i bk14: 0a 186417i bk15: 0a 186418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000086 
total_CMD = 186417 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 186357 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 186417 
n_nop = 186407 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00054716
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=186417 n_nop=186407 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.583e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 186393i bk1: 4a 186392i bk2: 0a 186416i bk3: 0a 186416i bk4: 0a 186416i bk5: 0a 186417i bk6: 0a 186417i bk7: 0a 186417i bk8: 0a 186417i bk9: 0a 186417i bk10: 0a 186417i bk11: 0a 186417i bk12: 0a 186417i bk13: 0a 186417i bk14: 0a 186417i bk15: 0a 186418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000086 
total_CMD = 186417 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 186357 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 186417 
n_nop = 186407 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000563253
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=186417 n_nop=186407 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.583e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 186393i bk1: 4a 186392i bk2: 0a 186416i bk3: 0a 186416i bk4: 0a 186416i bk5: 0a 186417i bk6: 0a 186417i bk7: 0a 186417i bk8: 0a 186417i bk9: 0a 186417i bk10: 0a 186417i bk11: 0a 186417i bk12: 0a 186417i bk13: 0a 186417i bk14: 0a 186417i bk15: 0a 186418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000086 
total_CMD = 186417 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 186357 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 186417 
n_nop = 186407 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000563253

========= L2 cache stats =========
L2_cache_bank[0]: Access = 587, Miss = 10, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 615, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 726, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 456, Miss = 8, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 677, Miss = 8, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 513, Miss = 8, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 446, Miss = 8, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 560, Miss = 8, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 619, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 728, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 405, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 557, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 624, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 460, Miss = 4, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 394, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 297, Miss = 4, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 354, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 459, Miss = 4, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 403, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 550, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 619, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 458, Miss = 4, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 388, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12500
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0114
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3036
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4940
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4356
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3036
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5080
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12500
icnt_total_pkts_simt_to_mem=8676
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.66829
	minimum = 5
	maximum = 21
Network latency average = 5.66829
	minimum = 5
	maximum = 21
Slowest packet = 19198
Flit latency average = 5.66829
	minimum = 5
	maximum = 21
Slowest flit = 19198
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.011016
	minimum = 0 (at node 10)
	maximum = 0.030546 (at node 29)
Accepted packet rate average = 0.011016
	minimum = 0 (at node 10)
	maximum = 0.030546 (at node 29)
Injected flit rate average = 0.011016
	minimum = 0 (at node 10)
	maximum = 0.030546 (at node 29)
Accepted flit rate average= 0.011016
	minimum = 0 (at node 10)
	maximum = 0.030546 (at node 29)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.31379 (11 samples)
	minimum = 5 (11 samples)
	maximum = 12.6364 (11 samples)
Network latency average = 5.31379 (11 samples)
	minimum = 5 (11 samples)
	maximum = 12.6364 (11 samples)
Flit latency average = 5.31379 (11 samples)
	minimum = 5 (11 samples)
	maximum = 12.6364 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.00597632 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0172788 (11 samples)
Accepted packet rate average = 0.00597632 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.023376 (11 samples)
Injected flit rate average = 0.00597632 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0172788 (11 samples)
Accepted flit rate average = 0.00597632 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.023376 (11 samples)
Injected packet size average = 1 (11 samples)
Accepted packet size average = 1 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 23554 (inst/sec)
gpgpu_simulation_rate = 6111 (cycle/sec)
gpgpu_silicon_slowdown = 136966x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (12,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 12: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 12 
gpu_sim_cycle = 7864
gpu_sim_insn = 72804
gpu_ipc =       9.2579
gpu_tot_sim_cycle = 111754
gpu_tot_sim_insn = 473226
gpu_tot_ipc =       4.2345
gpu_tot_issued_cta = 78
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1938
partiton_level_parallism_total  =       0.0913
partiton_level_parallism_util =       1.3275
partiton_level_parallism_util_total  =       1.2391
L2_BW  =       7.0298 GB/Sec
L2_BW_total  =       3.4905 GB/Sec
gpu_total_sim_rate=23661

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21450
	L1I_total_cache_misses = 1450
	L1I_total_cache_miss_rate = 0.0676
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 546
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.1282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 476
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20000
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 546
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21450

Total_core_cache_fail_stats:
ctas_completed 78, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4056, 
gpgpu_n_tot_thrd_icount = 1370304
gpgpu_n_tot_w_icount = 42822
gpgpu_n_stall_shd_mem = 38766
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5148
gpgpu_n_mem_write_global = 3588
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 22542
gpgpu_n_store_insn = 19968
gpgpu_n_shmem_insn = 142350
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6006
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:2174005	W0_Scoreboard:399747	W1:1872	W2:1560	W3:1560	W4:1560	W5:1560	W6:1560	W7:1560	W8:1560	W9:1560	W10:1560	W11:1560	W12:1560	W13:1560	W14:1560	W15:1560	W16:19110	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:23010	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:9906	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41184 {8:5148,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 143520 {40:3588,}
traffic_breakdown_coretomem[INST_ACC_R] = 11600 {8:1450,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205920 {40:5148,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28704 {8:3588,}
traffic_breakdown_memtocore[INST_ACC_R] = 232000 {40:5800,}
maxmflatency = 262 
max_icnt2mem_latency = 23 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 136 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8762 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8016 	2019 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8207 	557 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	120 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1151      1343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1462      1462    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1462      1496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1349      2155    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        988      1428    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1564      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3128      3162    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2628      4250    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1973      2822    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3129      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3128      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2832      4277    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       138       138       136         0         0         0         0         0         0       142         0       140         0       140         0
dram[1]:        136       136       138       136         0       136         0         0         0         0       137       138       136       138         0         0
dram[2]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       140       142
dram[3]:        142       145       136       140       136         0       136         0       136         0       145       148       148       151       148       152
dram[4]:        142       138       140       136         0         0         0         0         0         0       149         0       148         0       147         0
dram[5]:        138       136       137       136         0       136         0         0         0         0       138       138       136       138         0         0
dram[6]:        136       136       136       136       136       136       136       136         0         0       140       144       141       145       140       141
dram[7]:        140       144       136       140       136         0       136         0         0         0       145       148       148       150       147       152
dram[8]:        138       137       138       136         0         0         0         0         0         0       143         0       141         0       140         0
dram[9]:        138       136       136       136         0       136         0         0         0         0       137       138         0       139         0         0
dram[10]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       139       141
dram[11]:        141       143       136       139       136         0       136         0         0         0       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=200528 n_nop=200504 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001795
n_activity=266 dram_eff=0.1353
bk0: 10a 200427i bk1: 8a 200492i bk2: 0a 200525i bk3: 0a 200526i bk4: 0a 200526i bk5: 0a 200527i bk6: 0a 200528i bk7: 0a 200528i bk8: 0a 200528i bk9: 0a 200528i bk10: 0a 200528i bk11: 0a 200528i bk12: 0a 200529i bk13: 0a 200530i bk14: 0a 200530i bk15: 0a 200530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 200528 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 200370 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200528 
n_nop = 200504 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00118687
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=200528 n_nop=200510 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001596
n_activity=156 dram_eff=0.2051
bk0: 8a 200496i bk1: 8a 200495i bk2: 0a 200527i bk3: 0a 200527i bk4: 0a 200527i bk5: 0a 200528i bk6: 0a 200528i bk7: 0a 200528i bk8: 0a 200528i bk9: 0a 200528i bk10: 0a 200528i bk11: 0a 200528i bk12: 0a 200528i bk13: 0a 200528i bk14: 0a 200528i bk15: 0a 200529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 200528 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 200440 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200528 
n_nop = 200510 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000568499
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=200528 n_nop=200510 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001596
n_activity=156 dram_eff=0.2051
bk0: 8a 200495i bk1: 8a 200495i bk2: 0a 200527i bk3: 0a 200527i bk4: 0a 200527i bk5: 0a 200528i bk6: 0a 200528i bk7: 0a 200528i bk8: 0a 200528i bk9: 0a 200528i bk10: 0a 200528i bk11: 0a 200528i bk12: 0a 200528i bk13: 0a 200528i bk14: 0a 200528i bk15: 0a 200529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 200528 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 200440 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200528 
n_nop = 200510 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000573486
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=200528 n_nop=200510 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001596
n_activity=156 dram_eff=0.2051
bk0: 8a 200496i bk1: 8a 200495i bk2: 0a 200527i bk3: 0a 200527i bk4: 0a 200527i bk5: 0a 200528i bk6: 0a 200528i bk7: 0a 200528i bk8: 0a 200528i bk9: 0a 200528i bk10: 0a 200528i bk11: 0a 200528i bk12: 0a 200528i bk13: 0a 200528i bk14: 0a 200528i bk15: 0a 200529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 200528 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 200440 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200528 
n_nop = 200510 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000553539
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=200528 n_nop=200510 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001596
n_activity=156 dram_eff=0.2051
bk0: 8a 200495i bk1: 8a 200495i bk2: 0a 200527i bk3: 0a 200527i bk4: 0a 200527i bk5: 0a 200528i bk6: 0a 200528i bk7: 0a 200528i bk8: 0a 200528i bk9: 0a 200528i bk10: 0a 200528i bk11: 0a 200528i bk12: 0a 200528i bk13: 0a 200528i bk14: 0a 200528i bk15: 0a 200529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 200528 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 200440 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200528 
n_nop = 200510 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000563512
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=200528 n_nop=200514 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001197
n_activity=130 dram_eff=0.1846
bk0: 8a 200496i bk1: 4a 200503i bk2: 0a 200527i bk3: 0a 200527i bk4: 0a 200527i bk5: 0a 200528i bk6: 0a 200528i bk7: 0a 200528i bk8: 0a 200528i bk9: 0a 200528i bk10: 0a 200528i bk11: 0a 200528i bk12: 0a 200528i bk13: 0a 200528i bk14: 0a 200528i bk15: 0a 200529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000120 
total_CMD = 200528 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 200454 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200528 
n_nop = 200514 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000553539
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=200528 n_nop=200518 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.979e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 200504i bk1: 4a 200503i bk2: 0a 200527i bk3: 0a 200527i bk4: 0a 200527i bk5: 0a 200528i bk6: 0a 200528i bk7: 0a 200528i bk8: 0a 200528i bk9: 0a 200528i bk10: 0a 200528i bk11: 0a 200528i bk12: 0a 200528i bk13: 0a 200528i bk14: 0a 200528i bk15: 0a 200529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000080 
total_CMD = 200528 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 200468 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200528 
n_nop = 200518 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000508657
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=200528 n_nop=200518 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.979e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 200504i bk1: 4a 200503i bk2: 0a 200527i bk3: 0a 200527i bk4: 0a 200527i bk5: 0a 200528i bk6: 0a 200528i bk7: 0a 200528i bk8: 0a 200528i bk9: 0a 200528i bk10: 0a 200528i bk11: 0a 200528i bk12: 0a 200528i bk13: 0a 200528i bk14: 0a 200528i bk15: 0a 200529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000080 
total_CMD = 200528 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 200468 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200528 
n_nop = 200518 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000518631
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=200528 n_nop=200518 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.979e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 200504i bk1: 4a 200503i bk2: 0a 200527i bk3: 0a 200527i bk4: 0a 200527i bk5: 0a 200528i bk6: 0a 200528i bk7: 0a 200528i bk8: 0a 200528i bk9: 0a 200528i bk10: 0a 200528i bk11: 0a 200528i bk12: 0a 200528i bk13: 0a 200528i bk14: 0a 200528i bk15: 0a 200529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000080 
total_CMD = 200528 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 200468 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200528 
n_nop = 200518 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000513644
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=200528 n_nop=200518 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.979e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 200504i bk1: 4a 200503i bk2: 0a 200527i bk3: 0a 200527i bk4: 0a 200527i bk5: 0a 200528i bk6: 0a 200528i bk7: 0a 200528i bk8: 0a 200528i bk9: 0a 200528i bk10: 0a 200528i bk11: 0a 200528i bk12: 0a 200528i bk13: 0a 200528i bk14: 0a 200528i bk15: 0a 200529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000080 
total_CMD = 200528 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 200468 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200528 
n_nop = 200518 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000508657
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=200528 n_nop=200518 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.979e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 200504i bk1: 4a 200503i bk2: 0a 200527i bk3: 0a 200527i bk4: 0a 200527i bk5: 0a 200528i bk6: 0a 200528i bk7: 0a 200528i bk8: 0a 200528i bk9: 0a 200528i bk10: 0a 200528i bk11: 0a 200528i bk12: 0a 200528i bk13: 0a 200528i bk14: 0a 200528i bk15: 0a 200529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000080 
total_CMD = 200528 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 200468 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200528 
n_nop = 200518 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000523618
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=200528 n_nop=200518 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.979e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 200504i bk1: 4a 200503i bk2: 0a 200527i bk3: 0a 200527i bk4: 0a 200527i bk5: 0a 200528i bk6: 0a 200528i bk7: 0a 200528i bk8: 0a 200528i bk9: 0a 200528i bk10: 0a 200528i bk11: 0a 200528i bk12: 0a 200528i bk13: 0a 200528i bk14: 0a 200528i bk15: 0a 200529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000080 
total_CMD = 200528 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 200468 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200528 
n_nop = 200518 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000523618

========= L2 cache stats =========
L2_cache_bank[0]: Access = 795, Miss = 10, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 711, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 822, Miss = 8, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 456, Miss = 8, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 757, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 617, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 598, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 768, Miss = 8, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 715, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 824, Miss = 8, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 405, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 557, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 704, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 564, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 546, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 457, Miss = 4, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 402, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 507, Miss = 4, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 403, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 550, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 699, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 562, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 540, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14564
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0098
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5148
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3588
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5660
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5148
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3588
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5800
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14564
icnt_total_pkts_simt_to_mem=10200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.57832
	minimum = 5
	maximum = 20
Network latency average = 5.57832
	minimum = 5
	maximum = 20
Slowest packet = 22628
Flit latency average = 5.57832
	minimum = 5
	maximum = 20
Slowest flit = 22628
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0120067
	minimum = 0 (at node 8)
	maximum = 0.0264496 (at node 14)
Accepted packet rate average = 0.0120067
	minimum = 0 (at node 8)
	maximum = 0.0218718 (at node 0)
Injected flit rate average = 0.0120067
	minimum = 0 (at node 8)
	maximum = 0.0264496 (at node 14)
Accepted flit rate average= 0.0120067
	minimum = 0 (at node 8)
	maximum = 0.0218718 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.33584 (12 samples)
	minimum = 5 (12 samples)
	maximum = 13.25 (12 samples)
Network latency average = 5.33584 (12 samples)
	minimum = 5 (12 samples)
	maximum = 13.25 (12 samples)
Flit latency average = 5.33584 (12 samples)
	minimum = 5 (12 samples)
	maximum = 13.25 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.00647885 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.018043 (12 samples)
Accepted packet rate average = 0.00647885 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0232507 (12 samples)
Injected flit rate average = 0.00647885 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.018043 (12 samples)
Accepted flit rate average = 0.00647885 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0232507 (12 samples)
Injected packet size average = 1 (12 samples)
Accepted packet size average = 1 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 23661 (inst/sec)
gpgpu_simulation_rate = 5587 (cycle/sec)
gpgpu_silicon_slowdown = 149812x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (13,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 13: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 13 
gpu_sim_cycle = 7890
gpu_sim_insn = 78871
gpu_ipc =       9.9963
gpu_tot_sim_cycle = 119644
gpu_tot_sim_insn = 552097
gpu_tot_ipc =       4.6145
gpu_tot_issued_cta = 91
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2093
partiton_level_parallism_total  =       0.0991
partiton_level_parallism_util =       1.2919
partiton_level_parallism_util_total  =       1.2462
L2_BW  =       7.5905 GB/Sec
L2_BW_total  =       3.7609 GB/Sec
gpu_total_sim_rate=25095

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25025
	L1I_total_cache_misses = 1645
	L1I_total_cache_miss_rate = 0.0657
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 637
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.1099
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 567
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23380
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1645
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 637
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25025

Total_core_cache_fail_stats:
ctas_completed 91, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4732, 
gpgpu_n_tot_thrd_icount = 1598688
gpgpu_n_tot_w_icount = 49959
gpgpu_n_stall_shd_mem = 45227
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6006
gpgpu_n_mem_write_global = 4186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 26299
gpgpu_n_store_insn = 23296
gpgpu_n_shmem_insn = 166075
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 38220
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7007
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:2509473	W0_Scoreboard:466681	W1:2184	W2:1820	W3:1820	W4:1820	W5:1820	W6:1820	W7:1820	W8:1820	W9:1820	W10:1820	W11:1820	W12:1820	W13:1820	W14:1820	W15:1820	W16:22295	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:26845	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:11557	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48048 {8:6006,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 167440 {40:4186,}
traffic_breakdown_coretomem[INST_ACC_R] = 13160 {8:1645,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 240240 {40:6006,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33488 {8:4186,}
traffic_breakdown_memtocore[INST_ACC_R] = 263200 {40:6580,}
maxmflatency = 262 
max_icnt2mem_latency = 27 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10218 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9282 	2316 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9516 	704 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	130 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2044      1360    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1462      1462    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1462      1496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2080      2155    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2116      1445    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1564      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3128      3162    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4158      4284    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       4211      2856    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3129      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3128      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4362      4311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       138       140       136         0         0         0         0         0         0       151         0       156       136       155       136
dram[1]:        136       136       138       136         0       136         0         0         0         0       137       138       136       138         0         0
dram[2]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       140       142
dram[3]:        142       145       136       140       136       136       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       138       141       136         0         0         0         0         0         0       170         0       169       136       164       136
dram[5]:        138       136       137       136         0       136         0         0         0         0       138       138       136       138         0         0
dram[6]:        136       136       136       136       136       136       136       136         0         0       140       144       141       145       140       141
dram[7]:        140       144       136       140       136       136       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       137       141       136         0         0         0         0         0         0       151       136       156       136       155       136
dram[9]:        138       136       136       136         0       136         0         0         0         0       137       138         0       139         0         0
dram[10]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       139       141
dram[11]:        141       143       136       139       136       136       136       136       136         0       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=214685 n_nop=214661 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001677
n_activity=266 dram_eff=0.1353
bk0: 10a 214584i bk1: 8a 214649i bk2: 0a 214682i bk3: 0a 214683i bk4: 0a 214683i bk5: 0a 214684i bk6: 0a 214685i bk7: 0a 214685i bk8: 0a 214685i bk9: 0a 214685i bk10: 0a 214685i bk11: 0a 214685i bk12: 0a 214686i bk13: 0a 214687i bk14: 0a 214687i bk15: 0a 214687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 214685 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 214527 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214685 
n_nop = 214661 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0011086
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=214685 n_nop=214667 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001491
n_activity=156 dram_eff=0.2051
bk0: 8a 214653i bk1: 8a 214652i bk2: 0a 214684i bk3: 0a 214684i bk4: 0a 214684i bk5: 0a 214685i bk6: 0a 214685i bk7: 0a 214685i bk8: 0a 214685i bk9: 0a 214685i bk10: 0a 214685i bk11: 0a 214685i bk12: 0a 214685i bk13: 0a 214685i bk14: 0a 214685i bk15: 0a 214686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 214685 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 214597 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214685 
n_nop = 214667 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000531011
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=214685 n_nop=214667 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001491
n_activity=156 dram_eff=0.2051
bk0: 8a 214652i bk1: 8a 214652i bk2: 0a 214684i bk3: 0a 214684i bk4: 0a 214684i bk5: 0a 214685i bk6: 0a 214685i bk7: 0a 214685i bk8: 0a 214685i bk9: 0a 214685i bk10: 0a 214685i bk11: 0a 214685i bk12: 0a 214685i bk13: 0a 214685i bk14: 0a 214685i bk15: 0a 214686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 214685 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 214597 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214685 
n_nop = 214667 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000535669
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=214685 n_nop=214667 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001491
n_activity=156 dram_eff=0.2051
bk0: 8a 214653i bk1: 8a 214652i bk2: 0a 214684i bk3: 0a 214684i bk4: 0a 214684i bk5: 0a 214685i bk6: 0a 214685i bk7: 0a 214685i bk8: 0a 214685i bk9: 0a 214685i bk10: 0a 214685i bk11: 0a 214685i bk12: 0a 214685i bk13: 0a 214685i bk14: 0a 214685i bk15: 0a 214686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 214685 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 214597 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214685 
n_nop = 214667 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000517037
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=214685 n_nop=214667 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001491
n_activity=156 dram_eff=0.2051
bk0: 8a 214652i bk1: 8a 214652i bk2: 0a 214684i bk3: 0a 214684i bk4: 0a 214684i bk5: 0a 214685i bk6: 0a 214685i bk7: 0a 214685i bk8: 0a 214685i bk9: 0a 214685i bk10: 0a 214685i bk11: 0a 214685i bk12: 0a 214685i bk13: 0a 214685i bk14: 0a 214685i bk15: 0a 214686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 214685 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 214597 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214685 
n_nop = 214667 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000526353
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=214685 n_nop=214671 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001118
n_activity=130 dram_eff=0.1846
bk0: 8a 214653i bk1: 4a 214660i bk2: 0a 214684i bk3: 0a 214684i bk4: 0a 214684i bk5: 0a 214685i bk6: 0a 214685i bk7: 0a 214685i bk8: 0a 214685i bk9: 0a 214685i bk10: 0a 214685i bk11: 0a 214685i bk12: 0a 214685i bk13: 0a 214685i bk14: 0a 214685i bk15: 0a 214686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 214685 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 214611 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214685 
n_nop = 214671 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000517037
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=214685 n_nop=214675 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.453e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 214661i bk1: 4a 214660i bk2: 0a 214684i bk3: 0a 214684i bk4: 0a 214684i bk5: 0a 214685i bk6: 0a 214685i bk7: 0a 214685i bk8: 0a 214685i bk9: 0a 214685i bk10: 0a 214685i bk11: 0a 214685i bk12: 0a 214685i bk13: 0a 214685i bk14: 0a 214685i bk15: 0a 214686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000075 
total_CMD = 214685 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 214625 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214685 
n_nop = 214675 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000037 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000475115
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=214685 n_nop=214675 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.453e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 214661i bk1: 4a 214660i bk2: 0a 214684i bk3: 0a 214684i bk4: 0a 214684i bk5: 0a 214685i bk6: 0a 214685i bk7: 0a 214685i bk8: 0a 214685i bk9: 0a 214685i bk10: 0a 214685i bk11: 0a 214685i bk12: 0a 214685i bk13: 0a 214685i bk14: 0a 214685i bk15: 0a 214686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000075 
total_CMD = 214685 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 214625 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214685 
n_nop = 214675 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000037 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000484431
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=214685 n_nop=214675 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.453e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 214661i bk1: 4a 214660i bk2: 0a 214684i bk3: 0a 214684i bk4: 0a 214684i bk5: 0a 214685i bk6: 0a 214685i bk7: 0a 214685i bk8: 0a 214685i bk9: 0a 214685i bk10: 0a 214685i bk11: 0a 214685i bk12: 0a 214685i bk13: 0a 214685i bk14: 0a 214685i bk15: 0a 214686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000075 
total_CMD = 214685 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 214625 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214685 
n_nop = 214675 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000037 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000479773
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=214685 n_nop=214675 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.453e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 214661i bk1: 4a 214660i bk2: 0a 214684i bk3: 0a 214684i bk4: 0a 214684i bk5: 0a 214685i bk6: 0a 214685i bk7: 0a 214685i bk8: 0a 214685i bk9: 0a 214685i bk10: 0a 214685i bk11: 0a 214685i bk12: 0a 214685i bk13: 0a 214685i bk14: 0a 214685i bk15: 0a 214686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000075 
total_CMD = 214685 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 214625 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214685 
n_nop = 214675 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000037 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000475115
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=214685 n_nop=214675 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.453e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 214661i bk1: 4a 214660i bk2: 0a 214684i bk3: 0a 214684i bk4: 0a 214684i bk5: 0a 214685i bk6: 0a 214685i bk7: 0a 214685i bk8: 0a 214685i bk9: 0a 214685i bk10: 0a 214685i bk11: 0a 214685i bk12: 0a 214685i bk13: 0a 214685i bk14: 0a 214685i bk15: 0a 214686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000075 
total_CMD = 214685 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 214625 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214685 
n_nop = 214675 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000037 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000489089
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=214685 n_nop=214675 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.453e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 214661i bk1: 4a 214660i bk2: 0a 214684i bk3: 0a 214684i bk4: 0a 214684i bk5: 0a 214685i bk6: 0a 214685i bk7: 0a 214685i bk8: 0a 214685i bk9: 0a 214685i bk10: 0a 214685i bk11: 0a 214685i bk12: 0a 214685i bk13: 0a 214685i bk14: 0a 214685i bk15: 0a 214686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000075 
total_CMD = 214685 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 214625 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214685 
n_nop = 214675 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000037 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000489089

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1179, Miss = 10, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 819, Miss = 8, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 926, Miss = 8, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 456, Miss = 8, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 757, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 811, Miss = 8, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 602, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1155, Miss = 8, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 823, Miss = 8, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 928, Miss = 8, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 405, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 557, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 704, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 760, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 551, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 791, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 459, Miss = 4, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 559, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 403, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 550, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 699, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 757, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 544, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16800
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0085
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6006
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6440
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6006
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4186
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6580
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16800
icnt_total_pkts_simt_to_mem=11851
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.71546
	minimum = 5
	maximum = 25
Network latency average = 5.71546
	minimum = 5
	maximum = 25
Slowest packet = 26337
Flit latency average = 5.71546
	minimum = 5
	maximum = 25
Slowest flit = 26337
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0129644
	minimum = 0 (at node 7)
	maximum = 0.0490494 (at node 22)
Accepted packet rate average = 0.0129644
	minimum = 0 (at node 7)
	maximum = 0.0391635 (at node 22)
Injected flit rate average = 0.0129644
	minimum = 0 (at node 7)
	maximum = 0.0490494 (at node 22)
Accepted flit rate average= 0.0129644
	minimum = 0 (at node 7)
	maximum = 0.0391635 (at node 22)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.36504 (13 samples)
	minimum = 5 (13 samples)
	maximum = 14.1538 (13 samples)
Network latency average = 5.36504 (13 samples)
	minimum = 5 (13 samples)
	maximum = 14.1538 (13 samples)
Flit latency average = 5.36504 (13 samples)
	minimum = 5 (13 samples)
	maximum = 14.1538 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.00697774 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0204281 (13 samples)
Accepted packet rate average = 0.00697774 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0244747 (13 samples)
Injected flit rate average = 0.00697774 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0204281 (13 samples)
Accepted flit rate average = 0.00697774 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0244747 (13 samples)
Injected packet size average = 1 (13 samples)
Accepted packet size average = 1 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 25095 (inst/sec)
gpgpu_simulation_rate = 5438 (cycle/sec)
gpgpu_silicon_slowdown = 153916x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (14,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 14: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 14 
gpu_sim_cycle = 7892
gpu_sim_insn = 84938
gpu_ipc =      10.7625
gpu_tot_sim_cycle = 127536
gpu_tot_sim_insn = 637035
gpu_tot_ipc =       4.9949
gpu_tot_issued_cta = 105
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2253
partiton_level_parallism_total  =       0.1069
partiton_level_parallism_util =       1.3249
partiton_level_parallism_util_total  =       1.2559
L2_BW  =       8.1723 GB/Sec
L2_BW_total  =       4.0339 GB/Sec
gpu_total_sim_rate=25481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 28875
	L1I_total_cache_misses = 1855
	L1I_total_cache_miss_rate = 0.0642
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 735
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0952
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 665
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27020
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1855
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 735
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28875

Total_core_cache_fail_stats:
ctas_completed 105, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
5408, 
gpgpu_n_tot_thrd_icount = 1844640
gpgpu_n_tot_w_icount = 57645
gpgpu_n_stall_shd_mem = 52185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6930
gpgpu_n_mem_write_global = 4830
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 30345
gpgpu_n_store_insn = 26880
gpgpu_n_shmem_insn = 191625
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 44100
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8085
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:2870800	W0_Scoreboard:538722	W1:2520	W2:2100	W3:2100	W4:2100	W5:2100	W6:2100	W7:2100	W8:2100	W9:2100	W10:2100	W11:2100	W12:2100	W13:2100	W14:2100	W15:2100	W16:25725	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:30975	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:13335	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 55440 {8:6930,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 193200 {40:4830,}
traffic_breakdown_coretomem[INST_ACC_R] = 14840 {8:1855,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 277200 {40:6930,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 38640 {8:4830,}
traffic_breakdown_memtocore[INST_ACC_R] = 296800 {40:7420,}
maxmflatency = 262 
max_icnt2mem_latency = 27 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11786 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10699 	2600 	330 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10971 	817 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	140 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2571      1837    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1462      1462    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1462      1496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2420      2546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2785      1925    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1564      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3128      3162    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4838      5168    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       5529      3809    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3129      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3128      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       5042      5195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       138       143       137       136       139         0         0         0         0       151       138       156       139       155       138
dram[1]:        136       136       138       136         0       136         0         0         0         0       137       138       136       138         0         0
dram[2]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       140       142
dram[3]:        142       145       136       140       136       136       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       142       153       143       136       138         0         0         0         0       170       149       169       150       164       145
dram[5]:        138       136       137       136         0       136         0         0         0         0       138       138       136       138         0         0
dram[6]:        136       136       136       136       136       136       136       136         0         0       140       144       141       145       140       141
dram[7]:        140       144       136       140       136       136       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       138       144       138       136       137         0         0         0         0       151       138       156       139       155       140
dram[9]:        138       136       136       136         0       136         0         0         0         0       137       138         0       139         0         0
dram[10]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       139       141
dram[11]:        141       143       136       139       136       136       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=228846 n_nop=228822 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001573
n_activity=266 dram_eff=0.1353
bk0: 10a 228745i bk1: 8a 228810i bk2: 0a 228843i bk3: 0a 228844i bk4: 0a 228844i bk5: 0a 228845i bk6: 0a 228846i bk7: 0a 228846i bk8: 0a 228846i bk9: 0a 228846i bk10: 0a 228846i bk11: 0a 228846i bk12: 0a 228847i bk13: 0a 228848i bk14: 0a 228848i bk15: 0a 228848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 228846 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 228688 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 228846 
n_nop = 228822 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=228846 n_nop=228828 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001398
n_activity=156 dram_eff=0.2051
bk0: 8a 228814i bk1: 8a 228813i bk2: 0a 228845i bk3: 0a 228845i bk4: 0a 228845i bk5: 0a 228846i bk6: 0a 228846i bk7: 0a 228846i bk8: 0a 228846i bk9: 0a 228846i bk10: 0a 228846i bk11: 0a 228846i bk12: 0a 228846i bk13: 0a 228846i bk14: 0a 228846i bk15: 0a 228847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 228846 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 228758 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 228846 
n_nop = 228828 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000498152
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=228846 n_nop=228828 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001398
n_activity=156 dram_eff=0.2051
bk0: 8a 228813i bk1: 8a 228813i bk2: 0a 228845i bk3: 0a 228845i bk4: 0a 228845i bk5: 0a 228846i bk6: 0a 228846i bk7: 0a 228846i bk8: 0a 228846i bk9: 0a 228846i bk10: 0a 228846i bk11: 0a 228846i bk12: 0a 228846i bk13: 0a 228846i bk14: 0a 228846i bk15: 0a 228847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 228846 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 228758 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 228846 
n_nop = 228828 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000502521
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=228846 n_nop=228828 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001398
n_activity=156 dram_eff=0.2051
bk0: 8a 228814i bk1: 8a 228813i bk2: 0a 228845i bk3: 0a 228845i bk4: 0a 228845i bk5: 0a 228846i bk6: 0a 228846i bk7: 0a 228846i bk8: 0a 228846i bk9: 0a 228846i bk10: 0a 228846i bk11: 0a 228846i bk12: 0a 228846i bk13: 0a 228846i bk14: 0a 228846i bk15: 0a 228847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 228846 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 228758 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 228846 
n_nop = 228828 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000485042
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=228846 n_nop=228828 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001398
n_activity=156 dram_eff=0.2051
bk0: 8a 228813i bk1: 8a 228813i bk2: 0a 228845i bk3: 0a 228845i bk4: 0a 228845i bk5: 0a 228846i bk6: 0a 228846i bk7: 0a 228846i bk8: 0a 228846i bk9: 0a 228846i bk10: 0a 228846i bk11: 0a 228846i bk12: 0a 228846i bk13: 0a 228846i bk14: 0a 228846i bk15: 0a 228847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 228846 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 228758 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 228846 
n_nop = 228828 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000493782
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=228846 n_nop=228832 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001049
n_activity=130 dram_eff=0.1846
bk0: 8a 228814i bk1: 4a 228821i bk2: 0a 228845i bk3: 0a 228845i bk4: 0a 228845i bk5: 0a 228846i bk6: 0a 228846i bk7: 0a 228846i bk8: 0a 228846i bk9: 0a 228846i bk10: 0a 228846i bk11: 0a 228846i bk12: 0a 228846i bk13: 0a 228846i bk14: 0a 228846i bk15: 0a 228847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 228846 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 228772 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 228846 
n_nop = 228832 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000485042
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=228846 n_nop=228836 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.992e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 228822i bk1: 4a 228821i bk2: 0a 228845i bk3: 0a 228845i bk4: 0a 228845i bk5: 0a 228846i bk6: 0a 228846i bk7: 0a 228846i bk8: 0a 228846i bk9: 0a 228846i bk10: 0a 228846i bk11: 0a 228846i bk12: 0a 228846i bk13: 0a 228846i bk14: 0a 228846i bk15: 0a 228847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000070 
total_CMD = 228846 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 228786 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 228846 
n_nop = 228836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000445715
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=228846 n_nop=228836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.992e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 228822i bk1: 4a 228821i bk2: 0a 228845i bk3: 0a 228845i bk4: 0a 228845i bk5: 0a 228846i bk6: 0a 228846i bk7: 0a 228846i bk8: 0a 228846i bk9: 0a 228846i bk10: 0a 228846i bk11: 0a 228846i bk12: 0a 228846i bk13: 0a 228846i bk14: 0a 228846i bk15: 0a 228847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000070 
total_CMD = 228846 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 228786 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 228846 
n_nop = 228836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000454454
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=228846 n_nop=228836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.992e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 228822i bk1: 4a 228821i bk2: 0a 228845i bk3: 0a 228845i bk4: 0a 228845i bk5: 0a 228846i bk6: 0a 228846i bk7: 0a 228846i bk8: 0a 228846i bk9: 0a 228846i bk10: 0a 228846i bk11: 0a 228846i bk12: 0a 228846i bk13: 0a 228846i bk14: 0a 228846i bk15: 0a 228847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000070 
total_CMD = 228846 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 228786 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 228846 
n_nop = 228836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000450084
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=228846 n_nop=228836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.992e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 228822i bk1: 4a 228821i bk2: 0a 228845i bk3: 0a 228845i bk4: 0a 228845i bk5: 0a 228846i bk6: 0a 228846i bk7: 0a 228846i bk8: 0a 228846i bk9: 0a 228846i bk10: 0a 228846i bk11: 0a 228846i bk12: 0a 228846i bk13: 0a 228846i bk14: 0a 228846i bk15: 0a 228847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000070 
total_CMD = 228846 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 228786 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 228846 
n_nop = 228836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000445715
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=228846 n_nop=228836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.992e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 228822i bk1: 4a 228821i bk2: 0a 228845i bk3: 0a 228845i bk4: 0a 228845i bk5: 0a 228846i bk6: 0a 228846i bk7: 0a 228846i bk8: 0a 228846i bk9: 0a 228846i bk10: 0a 228846i bk11: 0a 228846i bk12: 0a 228846i bk13: 0a 228846i bk14: 0a 228846i bk15: 0a 228847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000070 
total_CMD = 228846 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 228786 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 228846 
n_nop = 228836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000458824
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=228846 n_nop=228836 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.992e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 228822i bk1: 4a 228821i bk2: 0a 228845i bk3: 0a 228845i bk4: 0a 228845i bk5: 0a 228846i bk6: 0a 228846i bk7: 0a 228846i bk8: 0a 228846i bk9: 0a 228846i bk10: 0a 228846i bk11: 0a 228846i bk12: 0a 228846i bk13: 0a 228846i bk14: 0a 228846i bk15: 0a 228847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000070 
total_CMD = 228846 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 228786 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 228846 
n_nop = 228836 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000458824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1467, Miss = 10, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1062, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1038, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 456, Miss = 8, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 757, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 904, Miss = 8, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 722, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1445, Miss = 8, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1064, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1040, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 405, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 557, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 704, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 853, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 673, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1025, Miss = 4, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 647, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 615, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 403, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 550, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 699, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 851, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 666, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 19208
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0074
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4830
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7280
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6930
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4830
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7420
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19208
icnt_total_pkts_simt_to_mem=13629
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.66054
	minimum = 5
	maximum = 23
Network latency average = 5.66054
	minimum = 5
	maximum = 23
Slowest packet = 30328
Flit latency average = 5.66054
	minimum = 5
	maximum = 23
Slowest flit = 30328
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0139582
	minimum = 0 (at node 17)
	maximum = 0.0367461 (at node 22)
Accepted packet rate average = 0.0139582
	minimum = 0 (at node 17)
	maximum = 0.0261024 (at node 22)
Injected flit rate average = 0.0139582
	minimum = 0 (at node 17)
	maximum = 0.0367461 (at node 22)
Accepted flit rate average= 0.0139582
	minimum = 0 (at node 17)
	maximum = 0.0261024 (at node 22)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.38615 (14 samples)
	minimum = 5 (14 samples)
	maximum = 14.7857 (14 samples)
Network latency average = 5.38615 (14 samples)
	minimum = 5 (14 samples)
	maximum = 14.7857 (14 samples)
Flit latency average = 5.38615 (14 samples)
	minimum = 5 (14 samples)
	maximum = 14.7857 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.00747635 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0215937 (14 samples)
Accepted packet rate average = 0.00747635 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.024591 (14 samples)
Injected flit rate average = 0.00747635 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0215937 (14 samples)
Accepted flit rate average = 0.00747635 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.024591 (14 samples)
Injected packet size average = 1 (14 samples)
Accepted packet size average = 1 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 25481 (inst/sec)
gpgpu_simulation_rate = 5101 (cycle/sec)
gpgpu_silicon_slowdown = 164085x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (15,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 15: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 15 
gpu_sim_cycle = 7938
gpu_sim_insn = 91005
gpu_ipc =      11.4645
gpu_tot_sim_cycle = 135474
gpu_tot_sim_insn = 728040
gpu_tot_ipc =       5.3740
gpu_tot_issued_cta = 120
gpu_occupancy = 1.6752% 
gpu_tot_occupancy = 1.5752% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2381
partiton_level_parallism_total  =       0.1146
partiton_level_parallism_util =       1.3125
partiton_level_parallism_util_total  =       1.2625
L2_BW  =       8.5029 GB/Sec
L2_BW_total  =       4.2958 GB/Sec
gpu_total_sim_rate=26964

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 33000
	L1I_total_cache_misses = 2080
	L1I_total_cache_miss_rate = 0.0630
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 840
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0833
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 770
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2080
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33000

Total_core_cache_fail_stats:
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
6084, 
gpgpu_n_tot_thrd_icount = 2108160
gpgpu_n_tot_w_icount = 65880
gpgpu_n_stall_shd_mem = 59640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7920
gpgpu_n_mem_write_global = 5520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 34680
gpgpu_n_store_insn = 30720
gpgpu_n_shmem_insn = 219000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9240
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46	W0_Idle:3226833	W0_Scoreboard:616321	W1:2880	W2:2400	W3:2400	W4:2400	W5:2400	W6:2400	W7:2400	W8:2400	W9:2400	W10:2400	W11:2400	W12:2400	W13:2400	W14:2400	W15:2400	W16:29400	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:35105	WS1:303	WS2:0	WS3:0	
dual_issue_nums: WS0:15113	WS1:123	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 63360 {8:7920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 220800 {40:5520,}
traffic_breakdown_coretomem[INST_ACC_R] = 16520 {8:2065,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 316800 {40:7920,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 44160 {8:5520,}
traffic_breakdown_memtocore[INST_ACC_R] = 330400 {40:8260,}
maxmflatency = 262 
max_icnt2mem_latency = 41 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13466 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12136 	2932 	436 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12515 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	150 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2584      2969    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1479      1462    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1462      1496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2420      3277    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2785      3067    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1581      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3128      3162    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4838      6698    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       5563      6081    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3163      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3128      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       5042      6725    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       162       143       147       136       139       136         0       136         0       151       168       156       158       155       163
dram[1]:        136       136       138       136       136       136         0         0         0         0       137       138       136       138       136         0
dram[2]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       140       142
dram[3]:        142       145       136       140       136       136       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       165       153       149       136       139       136         0       136         0       170       167       169       162       164       163
dram[5]:        138       136       137       136       136       136         0         0         0         0       138       138       136       138       136         0
dram[6]:        136       136       136       136       136       136       136       136         0         0       140       144       141       145       140       141
dram[7]:        140       144       136       140       136       136       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       164       144       149       136       140       136         0       136         0       151       170       156       158       155       162
dram[9]:        138       136       136       136         0       136         0         0         0         0       137       138       136       139       136         0
dram[10]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       139       141
dram[11]:        141       143       136       139       136       136       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=243089 n_nop=243065 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001481
n_activity=266 dram_eff=0.1353
bk0: 10a 242988i bk1: 8a 243053i bk2: 0a 243086i bk3: 0a 243087i bk4: 0a 243087i bk5: 0a 243088i bk6: 0a 243089i bk7: 0a 243089i bk8: 0a 243089i bk9: 0a 243089i bk10: 0a 243089i bk11: 0a 243089i bk12: 0a 243090i bk13: 0a 243091i bk14: 0a 243091i bk15: 0a 243091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 243089 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 242931 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243089 
n_nop = 243065 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000979065
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=243089 n_nop=243071 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001316
n_activity=156 dram_eff=0.2051
bk0: 8a 243057i bk1: 8a 243056i bk2: 0a 243088i bk3: 0a 243088i bk4: 0a 243088i bk5: 0a 243089i bk6: 0a 243089i bk7: 0a 243089i bk8: 0a 243089i bk9: 0a 243089i bk10: 0a 243089i bk11: 0a 243089i bk12: 0a 243089i bk13: 0a 243089i bk14: 0a 243089i bk15: 0a 243090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 243089 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 243001 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243089 
n_nop = 243071 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000468964
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=243089 n_nop=243071 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001316
n_activity=156 dram_eff=0.2051
bk0: 8a 243056i bk1: 8a 243056i bk2: 0a 243088i bk3: 0a 243088i bk4: 0a 243088i bk5: 0a 243089i bk6: 0a 243089i bk7: 0a 243089i bk8: 0a 243089i bk9: 0a 243089i bk10: 0a 243089i bk11: 0a 243089i bk12: 0a 243089i bk13: 0a 243089i bk14: 0a 243089i bk15: 0a 243090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 243089 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 243001 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243089 
n_nop = 243071 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000473078
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=243089 n_nop=243071 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001316
n_activity=156 dram_eff=0.2051
bk0: 8a 243057i bk1: 8a 243056i bk2: 0a 243088i bk3: 0a 243088i bk4: 0a 243088i bk5: 0a 243089i bk6: 0a 243089i bk7: 0a 243089i bk8: 0a 243089i bk9: 0a 243089i bk10: 0a 243089i bk11: 0a 243089i bk12: 0a 243089i bk13: 0a 243089i bk14: 0a 243089i bk15: 0a 243090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 243089 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 243001 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243089 
n_nop = 243071 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000456623
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=243089 n_nop=243071 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001316
n_activity=156 dram_eff=0.2051
bk0: 8a 243056i bk1: 8a 243056i bk2: 0a 243088i bk3: 0a 243088i bk4: 0a 243088i bk5: 0a 243089i bk6: 0a 243089i bk7: 0a 243089i bk8: 0a 243089i bk9: 0a 243089i bk10: 0a 243089i bk11: 0a 243089i bk12: 0a 243089i bk13: 0a 243089i bk14: 0a 243089i bk15: 0a 243090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 243089 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 243001 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243089 
n_nop = 243071 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00046485
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=243089 n_nop=243075 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.873e-05
n_activity=130 dram_eff=0.1846
bk0: 8a 243057i bk1: 4a 243064i bk2: 0a 243088i bk3: 0a 243088i bk4: 0a 243088i bk5: 0a 243089i bk6: 0a 243089i bk7: 0a 243089i bk8: 0a 243089i bk9: 0a 243089i bk10: 0a 243089i bk11: 0a 243089i bk12: 0a 243089i bk13: 0a 243089i bk14: 0a 243089i bk15: 0a 243090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 243089 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 243015 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243089 
n_nop = 243075 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000456623
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=243089 n_nop=243079 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.582e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 243065i bk1: 4a 243064i bk2: 0a 243088i bk3: 0a 243088i bk4: 0a 243088i bk5: 0a 243089i bk6: 0a 243089i bk7: 0a 243089i bk8: 0a 243089i bk9: 0a 243089i bk10: 0a 243089i bk11: 0a 243089i bk12: 0a 243089i bk13: 0a 243089i bk14: 0a 243089i bk15: 0a 243090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000066 
total_CMD = 243089 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 243029 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243089 
n_nop = 243079 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000419599
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=243089 n_nop=243079 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.582e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 243065i bk1: 4a 243064i bk2: 0a 243088i bk3: 0a 243088i bk4: 0a 243088i bk5: 0a 243089i bk6: 0a 243089i bk7: 0a 243089i bk8: 0a 243089i bk9: 0a 243089i bk10: 0a 243089i bk11: 0a 243089i bk12: 0a 243089i bk13: 0a 243089i bk14: 0a 243089i bk15: 0a 243090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000066 
total_CMD = 243089 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 243029 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243089 
n_nop = 243079 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000427827
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=243089 n_nop=243079 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.582e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 243065i bk1: 4a 243064i bk2: 0a 243088i bk3: 0a 243088i bk4: 0a 243088i bk5: 0a 243089i bk6: 0a 243089i bk7: 0a 243089i bk8: 0a 243089i bk9: 0a 243089i bk10: 0a 243089i bk11: 0a 243089i bk12: 0a 243089i bk13: 0a 243089i bk14: 0a 243089i bk15: 0a 243090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000066 
total_CMD = 243089 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 243029 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243089 
n_nop = 243079 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000423713
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=243089 n_nop=243079 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.582e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 243065i bk1: 4a 243064i bk2: 0a 243088i bk3: 0a 243088i bk4: 0a 243088i bk5: 0a 243089i bk6: 0a 243089i bk7: 0a 243089i bk8: 0a 243089i bk9: 0a 243089i bk10: 0a 243089i bk11: 0a 243089i bk12: 0a 243089i bk13: 0a 243089i bk14: 0a 243089i bk15: 0a 243090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000066 
total_CMD = 243089 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 243029 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243089 
n_nop = 243079 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000419599
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=243089 n_nop=243079 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.582e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 243065i bk1: 4a 243064i bk2: 0a 243088i bk3: 0a 243088i bk4: 0a 243088i bk5: 0a 243089i bk6: 0a 243089i bk7: 0a 243089i bk8: 0a 243089i bk9: 0a 243089i bk10: 0a 243089i bk11: 0a 243089i bk12: 0a 243089i bk13: 0a 243089i bk14: 0a 243089i bk15: 0a 243090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000066 
total_CMD = 243089 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 243029 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243089 
n_nop = 243079 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000431941
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=243089 n_nop=243079 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.582e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 243065i bk1: 4a 243064i bk2: 0a 243088i bk3: 0a 243088i bk4: 0a 243088i bk5: 0a 243089i bk6: 0a 243089i bk7: 0a 243089i bk8: 0a 243089i bk9: 0a 243089i bk10: 0a 243089i bk11: 0a 243089i bk12: 0a 243089i bk13: 0a 243089i bk14: 0a 243089i bk15: 0a 243090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000066 
total_CMD = 243089 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 243029 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243089 
n_nop = 243079 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000431941

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1584, Miss = 10, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1499, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1155, Miss = 8, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 456, Miss = 8, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 757, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 904, Miss = 8, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 947, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1562, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1501, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1157, Miss = 8, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 405, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 557, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 704, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 853, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 898, Miss = 4, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1086, Miss = 4, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1028, Miss = 4, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 676, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 403, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 550, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 699, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 851, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 891, Miss = 4, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 21728
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0065
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8260
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21728
icnt_total_pkts_simt_to_mem=15519
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.82562
	minimum = 5
	maximum = 39
Network latency average = 5.8254
	minimum = 5
	maximum = 39
Slowest packet = 34589
Flit latency average = 5.8254
	minimum = 5
	maximum = 39
Slowest flit = 34589
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0146199
	minimum = 0 (at node 17)
	maximum = 0.0550517 (at node 15)
Accepted packet rate average = 0.0146199
	minimum = 0 (at node 17)
	maximum = 0.0444696 (at node 15)
Injected flit rate average = 0.0146199
	minimum = 0 (at node 17)
	maximum = 0.0550517 (at node 15)
Accepted flit rate average= 0.0146199
	minimum = 0 (at node 17)
	maximum = 0.0444696 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.41544 (15 samples)
	minimum = 5 (15 samples)
	maximum = 16.4 (15 samples)
Network latency average = 5.41543 (15 samples)
	minimum = 5 (15 samples)
	maximum = 16.4 (15 samples)
Flit latency average = 5.41543 (15 samples)
	minimum = 5 (15 samples)
	maximum = 16.4 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.00795258 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0238242 (15 samples)
Accepted packet rate average = 0.00795258 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0259162 (15 samples)
Injected flit rate average = 0.00795258 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0238242 (15 samples)
Accepted flit rate average = 0.00795258 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0259162 (15 samples)
Injected packet size average = 1 (15 samples)
Accepted packet size average = 1 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 26964 (inst/sec)
gpgpu_simulation_rate = 5017 (cycle/sec)
gpgpu_silicon_slowdown = 166832x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (16,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 16: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 16 
gpu_sim_cycle = 7948
gpu_sim_insn = 97072
gpu_ipc =      12.2134
gpu_tot_sim_cycle = 143422
gpu_tot_sim_insn = 825112
gpu_tot_ipc =       5.7530
gpu_tot_issued_cta = 136
gpu_occupancy = 1.7874% 
gpu_tot_occupancy = 1.5968% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2519
partiton_level_parallism_total  =       0.1222
partiton_level_parallism_util =       1.3445
partiton_level_parallism_util_total  =       1.2714
L2_BW  =       8.8696 GB/Sec
L2_BW_total  =       4.5492 GB/Sec
gpu_total_sim_rate=28452

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37400
	L1I_total_cache_misses = 2320
	L1I_total_cache_miss_rate = 0.0620
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 952
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0735
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 35080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2320
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 952
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 37400

Total_core_cache_fail_stats:
ctas_completed 136, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
6760, 
gpgpu_n_tot_thrd_icount = 2389248
gpgpu_n_tot_w_icount = 74664
gpgpu_n_stall_shd_mem = 67592
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8976
gpgpu_n_mem_write_global = 6256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 39304
gpgpu_n_store_insn = 34816
gpgpu_n_shmem_insn = 248200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 57120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:144	W0_Idle:3577708	W0_Scoreboard:699403	W1:3264	W2:2720	W3:2720	W4:2720	W5:2720	W6:2720	W7:2720	W8:2720	W9:2720	W10:2720	W11:2720	W12:2720	W13:2720	W14:2720	W15:2720	W16:33320	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:39237	WS1:909	WS2:0	WS3:0	
dual_issue_nums: WS0:16890	WS1:369	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 71808 {8:8976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 250240 {40:6256,}
traffic_breakdown_coretomem[INST_ACC_R] = 18200 {8:2275,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 359040 {40:8976,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50048 {8:6256,}
traffic_breakdown_memtocore[INST_ACC_R] = 364000 {40:9100,}
maxmflatency = 262 
max_icnt2mem_latency = 44 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:56 	10 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15258 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	13764 	3164 	548 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14184 	1076 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	160 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/26 = 5.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2911      3641    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1955      1462    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1462      1496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2420      3617    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3176      3744    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2064      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3128      3162    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4838      7378    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       6447      7427    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4117      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3128      3128    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       5042      7405    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       136       140       136         0       136         0       151       173       156       160       155       166
dram[1]:        139       136       138       136       139       136         0         0         0         0       139       138       141       138       141         0
dram[2]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       140       142
dram[3]:        142       145       136       140       136       136       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       136       151       136         0       136         0       170       171       169       162       164       165
dram[5]:        149       136       141       136       152       136         0         0         0         0       152       138       152       138       153         0
dram[6]:        136       136       136       136       136       136       136       136         0         0       140       144       141       145       140       141
dram[7]:        140       144       136       140       136       136       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       136       140       136         0       136         0       151       172       156       160       155       164
dram[9]:        139       136       140       136       140       136         0         0         0         0       139       138       140       139       141         0
dram[10]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       139       141
dram[11]:        141       143       136       139       136       136       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=257350 n_nop=257326 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001399
n_activity=266 dram_eff=0.1353
bk0: 10a 257249i bk1: 8a 257314i bk2: 0a 257347i bk3: 0a 257348i bk4: 0a 257348i bk5: 0a 257349i bk6: 0a 257350i bk7: 0a 257350i bk8: 0a 257350i bk9: 0a 257350i bk10: 0a 257350i bk11: 0a 257350i bk12: 0a 257351i bk13: 0a 257352i bk14: 0a 257352i bk15: 0a 257352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 257350 
util_bw = 36 
Wasted_Col = 90 
Wasted_Row = 32 
Idle = 257192 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257350 
n_nop = 257326 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 18 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000924811
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=257350 n_nop=257332 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001243
n_activity=156 dram_eff=0.2051
bk0: 8a 257318i bk1: 8a 257317i bk2: 0a 257349i bk3: 0a 257349i bk4: 0a 257349i bk5: 0a 257350i bk6: 0a 257350i bk7: 0a 257350i bk8: 0a 257350i bk9: 0a 257350i bk10: 0a 257350i bk11: 0a 257350i bk12: 0a 257350i bk13: 0a 257350i bk14: 0a 257350i bk15: 0a 257351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000124 
total_CMD = 257350 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 257262 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257350 
n_nop = 257332 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000442976
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=257350 n_nop=257332 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001243
n_activity=156 dram_eff=0.2051
bk0: 8a 257317i bk1: 8a 257317i bk2: 0a 257349i bk3: 0a 257349i bk4: 0a 257349i bk5: 0a 257350i bk6: 0a 257350i bk7: 0a 257350i bk8: 0a 257350i bk9: 0a 257350i bk10: 0a 257350i bk11: 0a 257350i bk12: 0a 257350i bk13: 0a 257350i bk14: 0a 257350i bk15: 0a 257351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000124 
total_CMD = 257350 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 257262 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257350 
n_nop = 257332 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000446862
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=257350 n_nop=257332 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001243
n_activity=156 dram_eff=0.2051
bk0: 8a 257318i bk1: 8a 257317i bk2: 0a 257349i bk3: 0a 257349i bk4: 0a 257349i bk5: 0a 257350i bk6: 0a 257350i bk7: 0a 257350i bk8: 0a 257350i bk9: 0a 257350i bk10: 0a 257350i bk11: 0a 257350i bk12: 0a 257350i bk13: 0a 257350i bk14: 0a 257350i bk15: 0a 257351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000124 
total_CMD = 257350 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 257262 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257350 
n_nop = 257332 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000431319
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=257350 n_nop=257332 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001243
n_activity=156 dram_eff=0.2051
bk0: 8a 257317i bk1: 8a 257317i bk2: 0a 257349i bk3: 0a 257349i bk4: 0a 257349i bk5: 0a 257350i bk6: 0a 257350i bk7: 0a 257350i bk8: 0a 257350i bk9: 0a 257350i bk10: 0a 257350i bk11: 0a 257350i bk12: 0a 257350i bk13: 0a 257350i bk14: 0a 257350i bk15: 0a 257351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000124 
total_CMD = 257350 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 257262 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257350 
n_nop = 257332 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000439091
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=257350 n_nop=257336 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.326e-05
n_activity=130 dram_eff=0.1846
bk0: 8a 257318i bk1: 4a 257325i bk2: 0a 257349i bk3: 0a 257349i bk4: 0a 257349i bk5: 0a 257350i bk6: 0a 257350i bk7: 0a 257350i bk8: 0a 257350i bk9: 0a 257350i bk10: 0a 257350i bk11: 0a 257350i bk12: 0a 257350i bk13: 0a 257350i bk14: 0a 257350i bk15: 0a 257351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000093 
total_CMD = 257350 
util_bw = 24 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 257276 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257350 
n_nop = 257336 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000431319
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=257350 n_nop=257340 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.217e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 257326i bk1: 4a 257325i bk2: 0a 257349i bk3: 0a 257349i bk4: 0a 257349i bk5: 0a 257350i bk6: 0a 257350i bk7: 0a 257350i bk8: 0a 257350i bk9: 0a 257350i bk10: 0a 257350i bk11: 0a 257350i bk12: 0a 257350i bk13: 0a 257350i bk14: 0a 257350i bk15: 0a 257351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000062 
total_CMD = 257350 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 257290 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257350 
n_nop = 257340 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000396347
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=257350 n_nop=257340 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.217e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 257326i bk1: 4a 257325i bk2: 0a 257349i bk3: 0a 257349i bk4: 0a 257349i bk5: 0a 257350i bk6: 0a 257350i bk7: 0a 257350i bk8: 0a 257350i bk9: 0a 257350i bk10: 0a 257350i bk11: 0a 257350i bk12: 0a 257350i bk13: 0a 257350i bk14: 0a 257350i bk15: 0a 257351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000062 
total_CMD = 257350 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 257290 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257350 
n_nop = 257340 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000404119
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=257350 n_nop=257340 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.217e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 257326i bk1: 4a 257325i bk2: 0a 257349i bk3: 0a 257349i bk4: 0a 257349i bk5: 0a 257350i bk6: 0a 257350i bk7: 0a 257350i bk8: 0a 257350i bk9: 0a 257350i bk10: 0a 257350i bk11: 0a 257350i bk12: 0a 257350i bk13: 0a 257350i bk14: 0a 257350i bk15: 0a 257351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000062 
total_CMD = 257350 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 257290 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257350 
n_nop = 257340 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000400233
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=257350 n_nop=257340 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.217e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 257326i bk1: 4a 257325i bk2: 0a 257349i bk3: 0a 257349i bk4: 0a 257349i bk5: 0a 257350i bk6: 0a 257350i bk7: 0a 257350i bk8: 0a 257350i bk9: 0a 257350i bk10: 0a 257350i bk11: 0a 257350i bk12: 0a 257350i bk13: 0a 257350i bk14: 0a 257350i bk15: 0a 257351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000062 
total_CMD = 257350 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 257290 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257350 
n_nop = 257340 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000396347
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=257350 n_nop=257340 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.217e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 257326i bk1: 4a 257325i bk2: 0a 257349i bk3: 0a 257349i bk4: 0a 257349i bk5: 0a 257350i bk6: 0a 257350i bk7: 0a 257350i bk8: 0a 257350i bk9: 0a 257350i bk10: 0a 257350i bk11: 0a 257350i bk12: 0a 257350i bk13: 0a 257350i bk14: 0a 257350i bk15: 0a 257351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000062 
total_CMD = 257350 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 257290 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257350 
n_nop = 257340 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000408005
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=257350 n_nop=257340 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.217e-05
n_activity=104 dram_eff=0.1538
bk0: 4a 257326i bk1: 4a 257325i bk2: 0a 257349i bk3: 0a 257349i bk4: 0a 257349i bk5: 0a 257350i bk6: 0a 257350i bk7: 0a 257350i bk8: 0a 257350i bk9: 0a 257350i bk10: 0a 257350i bk11: 0a 257350i bk12: 0a 257350i bk13: 0a 257350i bk14: 0a 257350i bk15: 0a 257351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000062 
total_CMD = 257350 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 257290 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 257350 
n_nop = 257340 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000408005

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1834, Miss = 10, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1813, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1415, Miss = 8, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 456, Miss = 8, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 605, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 757, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 904, Miss = 8, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1053, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1812, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1817, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1418, Miss = 8, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 405, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 557, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 704, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 853, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1005, Miss = 4, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1282, Miss = 4, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1286, Miss = 4, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 883, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 403, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 550, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 699, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 851, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 998, Miss = 4, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 24360
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0058
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8960
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9100
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24360
icnt_total_pkts_simt_to_mem=17521
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.91174
	minimum = 5
	maximum = 42
Network latency average = 5.91131
	minimum = 5
	maximum = 42
Slowest packet = 39089
Flit latency average = 5.91131
	minimum = 5
	maximum = 42
Slowest flit = 39089
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0153432
	minimum = 0 (at node 17)
	maximum = 0.0397584 (at node 23)
Accepted packet rate average = 0.0153432
	minimum = 0 (at node 17)
	maximum = 0.0357323 (at node 8)
Injected flit rate average = 0.0153432
	minimum = 0 (at node 17)
	maximum = 0.0397584 (at node 23)
Accepted flit rate average= 0.0153432
	minimum = 0 (at node 17)
	maximum = 0.0357323 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.44646 (16 samples)
	minimum = 5 (16 samples)
	maximum = 18 (16 samples)
Network latency average = 5.44642 (16 samples)
	minimum = 5 (16 samples)
	maximum = 18 (16 samples)
Flit latency average = 5.44642 (16 samples)
	minimum = 5 (16 samples)
	maximum = 18 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.00841449 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0248201 (16 samples)
Accepted packet rate average = 0.00841449 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0265297 (16 samples)
Injected flit rate average = 0.00841449 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0248201 (16 samples)
Accepted flit rate average = 0.00841449 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0265297 (16 samples)
Injected packet size average = 1 (16 samples)
Accepted packet size average = 1 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 28452 (inst/sec)
gpgpu_simulation_rate = 4945 (cycle/sec)
gpgpu_silicon_slowdown = 169261x
Processing bottom-right matrix
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z20needle_cuda_shared_2PiS_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1388 (a.1.sm_52.ptx:777) @%p16 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b0 (a.1.sm_52.ptx:785) ld.param.u32 %r354, [_Z20needle_cuda_shared_2PiS_iiii_param_2];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1490 (a.1.sm_52.ptx:813) @%p17 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e8 (a.1.sm_52.ptx:827) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14f8 (a.1.sm_52.ptx:829) @%p18 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1550 (a.1.sm_52.ptx:843) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1560 (a.1.sm_52.ptx:845) @%p19 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b8 (a.1.sm_52.ptx:859) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x15c8 (a.1.sm_52.ptx:861) @%p20 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1620 (a.1.sm_52.ptx:875) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1630 (a.1.sm_52.ptx:877) @%p21 bra BB1_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1688 (a.1.sm_52.ptx:891) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1698 (a.1.sm_52.ptx:893) @%p22 bra BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (a.1.sm_52.ptx:907) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1700 (a.1.sm_52.ptx:909) @%p23 bra BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (a.1.sm_52.ptx:923) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1768 (a.1.sm_52.ptx:925) @%p24 bra BB1_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c0 (a.1.sm_52.ptx:939) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x17d0 (a.1.sm_52.ptx:941) @%p25 bra BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (a.1.sm_52.ptx:955) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1838 (a.1.sm_52.ptx:957) @%p26 bra BB1_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1890 (a.1.sm_52.ptx:971) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x18a0 (a.1.sm_52.ptx:973) @%p27 bra BB1_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f8 (a.1.sm_52.ptx:987) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1908 (a.1.sm_52.ptx:989) @%p28 bra BB1_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1960 (a.1.sm_52.ptx:1003) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1970 (a.1.sm_52.ptx:1005) @%p29 bra BB1_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c8 (a.1.sm_52.ptx:1019) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x19d8 (a.1.sm_52.ptx:1021) @%p30 bra BB1_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (a.1.sm_52.ptx:1035) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1a40 (a.1.sm_52.ptx:1037) @%p31 bra BB1_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a98 (a.1.sm_52.ptx:1051) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1aa8 (a.1.sm_52.ptx:1053) @%p32 bra BB1_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (a.1.sm_52.ptx:1067) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1b08 (a.1.sm_52.ptx:1068) @%p31 bra BB1_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b60 (a.1.sm_52.ptx:1082) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1b68 (a.1.sm_52.ptx:1083) @%p30 bra BB1_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc0 (a.1.sm_52.ptx:1097) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1bc8 (a.1.sm_52.ptx:1098) @%p29 bra BB1_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (a.1.sm_52.ptx:1112) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1c28 (a.1.sm_52.ptx:1113) @%p28 bra BB1_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c80 (a.1.sm_52.ptx:1127) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1c88 (a.1.sm_52.ptx:1128) @%p27 bra BB1_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce0 (a.1.sm_52.ptx:1142) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1ce8 (a.1.sm_52.ptx:1143) @%p26 bra BB1_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d40 (a.1.sm_52.ptx:1157) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1d48 (a.1.sm_52.ptx:1158) @%p25 bra BB1_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da0 (a.1.sm_52.ptx:1172) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1da8 (a.1.sm_52.ptx:1173) @%p24 bra BB1_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (a.1.sm_52.ptx:1187) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1e08 (a.1.sm_52.ptx:1188) @%p23 bra BB1_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e60 (a.1.sm_52.ptx:1202) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1e68 (a.1.sm_52.ptx:1203) @%p22 bra BB1_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec0 (a.1.sm_52.ptx:1217) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1ec8 (a.1.sm_52.ptx:1218) @%p21 bra BB1_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f20 (a.1.sm_52.ptx:1232) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1f28 (a.1.sm_52.ptx:1233) @%p20 bra BB1_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (a.1.sm_52.ptx:1247) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1f88 (a.1.sm_52.ptx:1248) @%p19 bra BB1_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe0 (a.1.sm_52.ptx:1262) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1fe8 (a.1.sm_52.ptx:1263) @%p18 bra BB1_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (a.1.sm_52.ptx:1277) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2048 (a.1.sm_52.ptx:1278) @%p17 bra BB1_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a0 (a.1.sm_52.ptx:1292) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20needle_cuda_shared_2PiS_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20needle_cuda_shared_2PiS_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (15,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: CTA/core = 16, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 17: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 17 
gpu_sim_cycle = 15553
gpu_sim_insn = 91725
gpu_ipc =       5.8976
gpu_tot_sim_cycle = 158975
gpu_tot_sim_insn = 916837
gpu_tot_ipc =       5.7672
gpu_tot_issued_cta = 151
gpu_occupancy = 1.6742% 
gpu_tot_occupancy = 1.6097% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1386
partiton_level_parallism_total  =       0.1238
partiton_level_parallism_util =       1.7658
partiton_level_parallism_util_total  =       1.3116
L2_BW  =       6.1720 GB/Sec
L2_BW_total  =       4.7080 GB/Sec
gpu_total_sim_rate=26965

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 41540
	L1I_total_cache_misses = 2830
	L1I_total_cache_miss_rate = 0.0681
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1072
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0653
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1002
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 38710
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2830
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 41540

Total_core_cache_fail_stats:
ctas_completed 151, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
7418, 
gpgpu_n_tot_thrd_icount = 2654208
gpgpu_n_tot_w_icount = 82944
gpgpu_n_stall_shd_mem = 75047
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9966
gpgpu_n_mem_write_global = 6946
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 43639
gpgpu_n_store_insn = 38656
gpgpu_n_shmem_insn = 275575
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 63420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11627
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238	W0_Idle:4364724	W0_Scoreboard:775642	W1:3624	W2:3020	W3:3020	W4:3020	W5:3020	W6:3020	W7:3020	W8:3020	W9:3020	W10:3020	W11:3020	W12:3020	W13:3020	W14:3020	W15:3020	W16:37040	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:44007	WS1:1265	WS2:0	WS3:0	
dual_issue_nums: WS0:18369	WS1:467	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 79728 {8:9966,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 277840 {40:6946,}
traffic_breakdown_coretomem[INST_ACC_R] = 22008 {8:2751,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 398640 {40:9966,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55568 {8:6946,}
traffic_breakdown_memtocore[INST_ACC_R] = 440160 {40:11004,}
maxmflatency = 262 
max_icnt2mem_latency = 60 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 138 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	44 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16938 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14679 	3846 	929 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15864 	1076 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	173 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.666667 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/26 = 10.692307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        14        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 278
min_bank_accesses = 0!
chip skew: 26/16 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2353      2439    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2117       986    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        974       997    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1613      2411    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2449      2496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2192      1054    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1042      1054    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1612      2459    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2480      2475    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2196      1054    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1042      1564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2521      3702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       141       140       141       136       141       136       151       173       156       160       155       166
dram[1]:        185       141       187       139       177       141         0         0         0         0       189       138       189       144       187       139
dram[2]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       140       142
dram[3]:        142       145       136       140       136       136       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       141       151       142       136       142       136       170       171       169       162       164       165
dram[5]:        185       146       187       144       182       144         0         0         0         0       189       138       189       144       187       140
dram[6]:        136       136       136       136       136       136       136       136         0         0       140       144       141       145       140       141
dram[7]:        140       144       136       140       136       136       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       141       140       142       136       141       136       151       172       156       160       155       164
dram[9]:        192       136       195       136       188       144         0         0         0         0       189       138       189       139       190       136
dram[10]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       139       141
dram[11]:        141       143       136       139       136       136       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=285259 n_nop=285227 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001823
n_activity=318 dram_eff=0.1635
bk0: 14a 285150i bk1: 12a 285214i bk2: 0a 285256i bk3: 0a 285257i bk4: 0a 285257i bk5: 0a 285258i bk6: 0a 285259i bk7: 0a 285259i bk8: 0a 285259i bk9: 0a 285259i bk10: 0a 285259i bk11: 0a 285259i bk12: 0a 285260i bk13: 0a 285261i bk14: 0a 285261i bk15: 0a 285261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000182 
total_CMD = 285259 
util_bw = 52 
Wasted_Col = 102 
Wasted_Row = 32 
Idle = 285073 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 285259 
n_nop = 285227 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000876397
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=285259 n_nop=285233 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001683
n_activity=208 dram_eff=0.2308
bk0: 12a 285219i bk1: 12a 285218i bk2: 0a 285258i bk3: 0a 285258i bk4: 0a 285258i bk5: 0a 285259i bk6: 0a 285259i bk7: 0a 285259i bk8: 0a 285259i bk9: 0a 285259i bk10: 0a 285259i bk11: 0a 285259i bk12: 0a 285259i bk13: 0a 285259i bk14: 0a 285259i bk15: 0a 285260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 285259 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 285143 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 285259 
n_nop = 285233 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000434693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=285259 n_nop=285233 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001683
n_activity=208 dram_eff=0.2308
bk0: 12a 285218i bk1: 12a 285217i bk2: 0a 285258i bk3: 0a 285258i bk4: 0a 285258i bk5: 0a 285259i bk6: 0a 285259i bk7: 0a 285259i bk8: 0a 285259i bk9: 0a 285259i bk10: 0a 285259i bk11: 0a 285259i bk12: 0a 285259i bk13: 0a 285259i bk14: 0a 285259i bk15: 0a 285260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 285259 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 285143 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 285259 
n_nop = 285233 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000438198
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=285259 n_nop=285233 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001683
n_activity=208 dram_eff=0.2308
bk0: 12a 285219i bk1: 12a 285218i bk2: 0a 285258i bk3: 0a 285258i bk4: 0a 285258i bk5: 0a 285259i bk6: 0a 285259i bk7: 0a 285259i bk8: 0a 285259i bk9: 0a 285259i bk10: 0a 285259i bk11: 0a 285259i bk12: 0a 285259i bk13: 0a 285259i bk14: 0a 285259i bk15: 0a 285260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 285259 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 285143 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 285259 
n_nop = 285233 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00042067
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=285259 n_nop=285233 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001683
n_activity=208 dram_eff=0.2308
bk0: 12a 285218i bk1: 12a 285218i bk2: 0a 285258i bk3: 0a 285258i bk4: 0a 285258i bk5: 0a 285259i bk6: 0a 285259i bk7: 0a 285259i bk8: 0a 285259i bk9: 0a 285259i bk10: 0a 285259i bk11: 0a 285259i bk12: 0a 285259i bk13: 0a 285259i bk14: 0a 285259i bk15: 0a 285260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 285259 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 285143 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 285259 
n_nop = 285233 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000431187
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=285259 n_nop=285233 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001683
n_activity=208 dram_eff=0.2308
bk0: 12a 285219i bk1: 12a 285217i bk2: 0a 285258i bk3: 0a 285258i bk4: 0a 285258i bk5: 0a 285259i bk6: 0a 285259i bk7: 0a 285259i bk8: 0a 285259i bk9: 0a 285259i bk10: 0a 285259i bk11: 0a 285259i bk12: 0a 285259i bk13: 0a 285259i bk14: 0a 285259i bk15: 0a 285260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 285259 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 285143 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 285259 
n_nop = 285233 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000441704
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=285259 n_nop=285233 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001683
n_activity=208 dram_eff=0.2308
bk0: 12a 285219i bk1: 12a 285218i bk2: 0a 285258i bk3: 0a 285258i bk4: 0a 285258i bk5: 0a 285259i bk6: 0a 285259i bk7: 0a 285259i bk8: 0a 285259i bk9: 0a 285259i bk10: 0a 285259i bk11: 0a 285259i bk12: 0a 285259i bk13: 0a 285259i bk14: 0a 285259i bk15: 0a 285260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 285259 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 285143 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 285259 
n_nop = 285233 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00042067
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=285259 n_nop=285233 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001683
n_activity=208 dram_eff=0.2308
bk0: 12a 285219i bk1: 12a 285218i bk2: 0a 285258i bk3: 0a 285258i bk4: 0a 285258i bk5: 0a 285259i bk6: 0a 285259i bk7: 0a 285259i bk8: 0a 285259i bk9: 0a 285259i bk10: 0a 285259i bk11: 0a 285259i bk12: 0a 285259i bk13: 0a 285259i bk14: 0a 285259i bk15: 0a 285260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 285259 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 285143 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 285259 
n_nop = 285233 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000438198
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=285259 n_nop=285233 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001683
n_activity=208 dram_eff=0.2308
bk0: 12a 285217i bk1: 12a 285217i bk2: 0a 285258i bk3: 0a 285258i bk4: 0a 285258i bk5: 0a 285259i bk6: 0a 285259i bk7: 0a 285259i bk8: 0a 285259i bk9: 0a 285259i bk10: 0a 285259i bk11: 0a 285259i bk12: 0a 285259i bk13: 0a 285259i bk14: 0a 285259i bk15: 0a 285260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 285259 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 285143 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 285259 
n_nop = 285233 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000445209
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=285259 n_nop=285233 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001683
n_activity=208 dram_eff=0.2308
bk0: 12a 285219i bk1: 12a 285218i bk2: 0a 285258i bk3: 0a 285258i bk4: 0a 285258i bk5: 0a 285259i bk6: 0a 285259i bk7: 0a 285259i bk8: 0a 285259i bk9: 0a 285259i bk10: 0a 285259i bk11: 0a 285259i bk12: 0a 285259i bk13: 0a 285259i bk14: 0a 285259i bk15: 0a 285260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 285259 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 285143 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 285259 
n_nop = 285233 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00042067
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=285259 n_nop=285237 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001402
n_activity=182 dram_eff=0.2198
bk0: 12a 285219i bk1: 8a 285226i bk2: 0a 285258i bk3: 0a 285258i bk4: 0a 285258i bk5: 0a 285259i bk6: 0a 285259i bk7: 0a 285259i bk8: 0a 285259i bk9: 0a 285259i bk10: 0a 285259i bk11: 0a 285259i bk12: 0a 285259i bk13: 0a 285259i bk14: 0a 285259i bk15: 0a 285260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 285259 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 285157 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 285259 
n_nop = 285237 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000413659
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=285259 n_nop=285241 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001122
n_activity=156 dram_eff=0.2051
bk0: 8a 285226i bk1: 8a 285226i bk2: 0a 285258i bk3: 0a 285258i bk4: 0a 285258i bk5: 0a 285259i bk6: 0a 285259i bk7: 0a 285259i bk8: 0a 285259i bk9: 0a 285259i bk10: 0a 285259i bk11: 0a 285259i bk12: 0a 285259i bk13: 0a 285259i bk14: 0a 285259i bk15: 0a 285260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 285259 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 285171 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 285259 
n_nop = 285241 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000406648

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2115, Miss = 14, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 1874, Miss = 12, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 1796, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[3]: Access = 517, Miss = 12, Miss_rate = 0.023, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 661, Miss = 12, Miss_rate = 0.018, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 813, Miss = 12, Miss_rate = 0.015, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 960, Miss = 12, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 1109, Miss = 12, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 2093, Miss = 12, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 1878, Miss = 12, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[10]: Access = 1799, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 522, Miss = 12, Miss_rate = 0.023, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[12]: Access = 669, Miss = 12, Miss_rate = 0.018, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 816, Miss = 12, Miss_rate = 0.015, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 965, Miss = 12, Miss_rate = 0.012, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[15]: Access = 1117, Miss = 12, Miss_rate = 0.011, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 1619, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 1403, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 1320, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 520, Miss = 12, Miss_rate = 0.023, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 662, Miss = 12, Miss_rate = 0.018, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 755, Miss = 8, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[22]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 1054, Miss = 8, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 27944
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0099
L2_total_cache_pending_hits = 1768
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6946
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8960
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9966
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6946
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=27944
icnt_total_pkts_simt_to_mem=19677
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.56899
	minimum = 5
	maximum = 58
Network latency average = 7.56899
	minimum = 5
	maximum = 58
Slowest packet = 43845
Flit latency average = 7.56899
	minimum = 5
	maximum = 58
Slowest flit = 43845
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00971212
	minimum = 0.00360059 (at node 18)
	maximum = 0.0280975 (at node 32)
Accepted packet rate average = 0.00971212
	minimum = 0.000900148 (at node 18)
	maximum = 0.0231467 (at node 10)
Injected flit rate average = 0.00971212
	minimum = 0.00360059 (at node 18)
	maximum = 0.0280975 (at node 32)
Accepted flit rate average= 0.00971212
	minimum = 0.000900148 (at node 18)
	maximum = 0.0231467 (at node 10)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.57132 (17 samples)
	minimum = 5 (17 samples)
	maximum = 20.3529 (17 samples)
Network latency average = 5.57128 (17 samples)
	minimum = 5 (17 samples)
	maximum = 20.3529 (17 samples)
Flit latency average = 5.57128 (17 samples)
	minimum = 5 (17 samples)
	maximum = 20.3529 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.00849082 (17 samples)
	minimum = 0.0002118 (17 samples)
	maximum = 0.0250129 (17 samples)
Accepted packet rate average = 0.00849082 (17 samples)
	minimum = 5.29499e-05 (17 samples)
	maximum = 0.0263307 (17 samples)
Injected flit rate average = 0.00849082 (17 samples)
	minimum = 0.0002118 (17 samples)
	maximum = 0.0250129 (17 samples)
Accepted flit rate average = 0.00849082 (17 samples)
	minimum = 5.29499e-05 (17 samples)
	maximum = 0.0263307 (17 samples)
Injected packet size average = 1 (17 samples)
Accepted packet size average = 1 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 26965 (inst/sec)
gpgpu_simulation_rate = 4675 (cycle/sec)
gpgpu_silicon_slowdown = 179037x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (14,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 18: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 18 
gpu_sim_cycle = 7965
gpu_sim_insn = 85610
gpu_ipc =      10.7483
gpu_tot_sim_cycle = 166940
gpu_tot_sim_insn = 1002447
gpu_tot_ipc =       6.0048
gpu_tot_issued_cta = 165
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.6060% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2232
partiton_level_parallism_total  =       0.1285
partiton_level_parallism_util =       1.3439
partiton_level_parallism_util_total  =       1.3142
L2_BW  =       8.0974 GB/Sec
L2_BW_total  =       4.8697 GB/Sec
gpu_total_sim_rate=27845

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45404
	L1I_total_cache_misses = 3040
	L1I_total_cache_miss_rate = 0.0670
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1184
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0591
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1114
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 42364
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3040
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45404

Total_core_cache_fail_stats:
ctas_completed 165, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
8076, 
gpgpu_n_tot_thrd_icount = 2901504
gpgpu_n_tot_w_icount = 90672
gpgpu_n_stall_shd_mem = 82005
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10890
gpgpu_n_mem_write_global = 7590
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 47685
gpgpu_n_store_insn = 42240
gpgpu_n_shmem_insn = 301125
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69300
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12705
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238	W0_Idle:4729526	W0_Scoreboard:848608	W1:3960	W2:3300	W3:3300	W4:3300	W5:3300	W6:3300	W7:3300	W8:3300	W9:3300	W10:3300	W11:3300	W12:3300	W13:3300	W14:3300	W15:3300	W16:40512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:48767	WS1:1265	WS2:0	WS3:0	
dual_issue_nums: WS0:19853	WS1:467	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 87120 {8:10890,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 303600 {40:7590,}
traffic_breakdown_coretomem[INST_ACC_R] = 23688 {8:2961,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 435600 {40:10890,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 60720 {8:7590,}
traffic_breakdown_memtocore[INST_ACC_R] = 473760 {40:11844,}
maxmflatency = 262 
max_icnt2mem_latency = 60 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 138 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	44 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18506 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16007 	4219 	1006 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	17334 	1174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	182 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.666667 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/26 = 10.692307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        14        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 278
min_bank_accesses = 0!
chip skew: 26/16 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2411      2507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2559      1305    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        974       997    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1613      2411    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2529      2575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2634      1373    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1042      1054    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1612      2459    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2559      2566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2639      1375    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1042      1564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2521      3702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       141       140       141       136       141       136       151       173       156       160       155       166
dram[1]:        185       141       187       139       177       141         0         0         0         0       189       138       189       144       187       141
dram[2]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       140       142
dram[3]:        142       145       136       140       136       136       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       141       151       142       136       142       136       170       171       169       162       164       165
dram[5]:        185       146       187       144       182       144         0         0         0         0       189       138       189       144       187       140
dram[6]:        136       136       136       136       136       136       136       136         0         0       140       144       141       145       140       141
dram[7]:        140       144       136       140       136       136       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       141       140       142       136       141       136       151       172       156       160       155       164
dram[9]:        192       145       195       142       188       144         0         0         0         0       189       138       189       147       190       146
dram[10]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       139       141
dram[11]:        141       143       136       139       136       136       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=299551 n_nop=299519 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001736
n_activity=318 dram_eff=0.1635
bk0: 14a 299442i bk1: 12a 299506i bk2: 0a 299548i bk3: 0a 299549i bk4: 0a 299549i bk5: 0a 299550i bk6: 0a 299551i bk7: 0a 299551i bk8: 0a 299551i bk9: 0a 299551i bk10: 0a 299551i bk11: 0a 299551i bk12: 0a 299552i bk13: 0a 299553i bk14: 0a 299553i bk15: 0a 299553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000174 
total_CMD = 299551 
util_bw = 52 
Wasted_Col = 102 
Wasted_Row = 32 
Idle = 299365 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 299551 
n_nop = 299519 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000834582
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=299551 n_nop=299525 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001602
n_activity=208 dram_eff=0.2308
bk0: 12a 299511i bk1: 12a 299510i bk2: 0a 299550i bk3: 0a 299550i bk4: 0a 299550i bk5: 0a 299551i bk6: 0a 299551i bk7: 0a 299551i bk8: 0a 299551i bk9: 0a 299551i bk10: 0a 299551i bk11: 0a 299551i bk12: 0a 299551i bk13: 0a 299551i bk14: 0a 299551i bk15: 0a 299552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 299551 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 299435 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 299551 
n_nop = 299525 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000413953
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=299551 n_nop=299525 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001602
n_activity=208 dram_eff=0.2308
bk0: 12a 299510i bk1: 12a 299509i bk2: 0a 299550i bk3: 0a 299550i bk4: 0a 299550i bk5: 0a 299551i bk6: 0a 299551i bk7: 0a 299551i bk8: 0a 299551i bk9: 0a 299551i bk10: 0a 299551i bk11: 0a 299551i bk12: 0a 299551i bk13: 0a 299551i bk14: 0a 299551i bk15: 0a 299552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 299551 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 299435 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 299551 
n_nop = 299525 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000417291
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=299551 n_nop=299525 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001602
n_activity=208 dram_eff=0.2308
bk0: 12a 299511i bk1: 12a 299510i bk2: 0a 299550i bk3: 0a 299550i bk4: 0a 299550i bk5: 0a 299551i bk6: 0a 299551i bk7: 0a 299551i bk8: 0a 299551i bk9: 0a 299551i bk10: 0a 299551i bk11: 0a 299551i bk12: 0a 299551i bk13: 0a 299551i bk14: 0a 299551i bk15: 0a 299552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 299551 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 299435 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 299551 
n_nop = 299525 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0004006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=299551 n_nop=299525 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001602
n_activity=208 dram_eff=0.2308
bk0: 12a 299510i bk1: 12a 299510i bk2: 0a 299550i bk3: 0a 299550i bk4: 0a 299550i bk5: 0a 299551i bk6: 0a 299551i bk7: 0a 299551i bk8: 0a 299551i bk9: 0a 299551i bk10: 0a 299551i bk11: 0a 299551i bk12: 0a 299551i bk13: 0a 299551i bk14: 0a 299551i bk15: 0a 299552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 299551 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 299435 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 299551 
n_nop = 299525 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000410615
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=299551 n_nop=299525 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001602
n_activity=208 dram_eff=0.2308
bk0: 12a 299511i bk1: 12a 299509i bk2: 0a 299550i bk3: 0a 299550i bk4: 0a 299550i bk5: 0a 299551i bk6: 0a 299551i bk7: 0a 299551i bk8: 0a 299551i bk9: 0a 299551i bk10: 0a 299551i bk11: 0a 299551i bk12: 0a 299551i bk13: 0a 299551i bk14: 0a 299551i bk15: 0a 299552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 299551 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 299435 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 299551 
n_nop = 299525 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00042063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=299551 n_nop=299525 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001602
n_activity=208 dram_eff=0.2308
bk0: 12a 299511i bk1: 12a 299510i bk2: 0a 299550i bk3: 0a 299550i bk4: 0a 299550i bk5: 0a 299551i bk6: 0a 299551i bk7: 0a 299551i bk8: 0a 299551i bk9: 0a 299551i bk10: 0a 299551i bk11: 0a 299551i bk12: 0a 299551i bk13: 0a 299551i bk14: 0a 299551i bk15: 0a 299552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 299551 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 299435 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 299551 
n_nop = 299525 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0004006
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=299551 n_nop=299525 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001602
n_activity=208 dram_eff=0.2308
bk0: 12a 299511i bk1: 12a 299510i bk2: 0a 299550i bk3: 0a 299550i bk4: 0a 299550i bk5: 0a 299551i bk6: 0a 299551i bk7: 0a 299551i bk8: 0a 299551i bk9: 0a 299551i bk10: 0a 299551i bk11: 0a 299551i bk12: 0a 299551i bk13: 0a 299551i bk14: 0a 299551i bk15: 0a 299552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 299551 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 299435 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 299551 
n_nop = 299525 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000417291
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=299551 n_nop=299525 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001602
n_activity=208 dram_eff=0.2308
bk0: 12a 299509i bk1: 12a 299509i bk2: 0a 299550i bk3: 0a 299550i bk4: 0a 299550i bk5: 0a 299551i bk6: 0a 299551i bk7: 0a 299551i bk8: 0a 299551i bk9: 0a 299551i bk10: 0a 299551i bk11: 0a 299551i bk12: 0a 299551i bk13: 0a 299551i bk14: 0a 299551i bk15: 0a 299552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 299551 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 299435 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 299551 
n_nop = 299525 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000423968
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=299551 n_nop=299525 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001602
n_activity=208 dram_eff=0.2308
bk0: 12a 299511i bk1: 12a 299510i bk2: 0a 299550i bk3: 0a 299550i bk4: 0a 299550i bk5: 0a 299551i bk6: 0a 299551i bk7: 0a 299551i bk8: 0a 299551i bk9: 0a 299551i bk10: 0a 299551i bk11: 0a 299551i bk12: 0a 299551i bk13: 0a 299551i bk14: 0a 299551i bk15: 0a 299552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 299551 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 299435 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 299551 
n_nop = 299525 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0004006
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=299551 n_nop=299529 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001335
n_activity=182 dram_eff=0.2198
bk0: 12a 299511i bk1: 8a 299518i bk2: 0a 299550i bk3: 0a 299550i bk4: 0a 299550i bk5: 0a 299551i bk6: 0a 299551i bk7: 0a 299551i bk8: 0a 299551i bk9: 0a 299551i bk10: 0a 299551i bk11: 0a 299551i bk12: 0a 299551i bk13: 0a 299551i bk14: 0a 299551i bk15: 0a 299552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000134 
total_CMD = 299551 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 299449 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 299551 
n_nop = 299529 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000393923
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=299551 n_nop=299533 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001068
n_activity=156 dram_eff=0.2051
bk0: 8a 299518i bk1: 8a 299518i bk2: 0a 299550i bk3: 0a 299550i bk4: 0a 299550i bk5: 0a 299551i bk6: 0a 299551i bk7: 0a 299551i bk8: 0a 299551i bk9: 0a 299551i bk10: 0a 299551i bk11: 0a 299551i bk12: 0a 299551i bk13: 0a 299551i bk14: 0a 299551i bk15: 0a 299552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000107 
total_CMD = 299551 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 299463 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 299551 
n_nop = 299533 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000387246

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2208, Miss = 14, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 1994, Miss = 12, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 2030, Miss = 12, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[3]: Access = 702, Miss = 12, Miss_rate = 0.017, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 717, Miss = 12, Miss_rate = 0.017, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 813, Miss = 12, Miss_rate = 0.015, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 960, Miss = 12, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 1109, Miss = 12, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 2186, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 2000, Miss = 12, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[10]: Access = 2089, Miss = 12, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 766, Miss = 12, Miss_rate = 0.016, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[12]: Access = 781, Miss = 12, Miss_rate = 0.015, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 816, Miss = 12, Miss_rate = 0.015, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 965, Miss = 12, Miss_rate = 0.012, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[15]: Access = 1117, Miss = 12, Miss_rate = 0.011, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 1713, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 1525, Miss = 12, Miss_rate = 0.008, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 1608, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 763, Miss = 12, Miss_rate = 0.016, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 774, Miss = 12, Miss_rate = 0.016, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 755, Miss = 8, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[22]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 1054, Miss = 8, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 30352
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0092
L2_total_cache_pending_hits = 1768
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10890
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7590
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9800
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10890
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7590
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11844
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=30352
icnt_total_pkts_simt_to_mem=21455
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.67081
	minimum = 5
	maximum = 23
Network latency average = 5.67081
	minimum = 5
	maximum = 23
Slowest packet = 49295
Flit latency average = 5.67081
	minimum = 5
	maximum = 23
Slowest flit = 49295
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0138302
	minimum = 0 (at node 19)
	maximum = 0.0364093 (at node 24)
Accepted packet rate average = 0.0138302
	minimum = 0 (at node 19)
	maximum = 0.0258632 (at node 24)
Injected flit rate average = 0.0138302
	minimum = 0 (at node 19)
	maximum = 0.0364093 (at node 24)
Accepted flit rate average= 0.0138302
	minimum = 0 (at node 19)
	maximum = 0.0258632 (at node 24)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.57684 (18 samples)
	minimum = 5 (18 samples)
	maximum = 20.5 (18 samples)
Network latency average = 5.57681 (18 samples)
	minimum = 5 (18 samples)
	maximum = 20.5 (18 samples)
Flit latency average = 5.57681 (18 samples)
	minimum = 5 (18 samples)
	maximum = 20.5 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.00878746 (18 samples)
	minimum = 0.000200033 (18 samples)
	maximum = 0.025646 (18 samples)
Accepted packet rate average = 0.00878746 (18 samples)
	minimum = 5.00082e-05 (18 samples)
	maximum = 0.0263048 (18 samples)
Injected flit rate average = 0.00878746 (18 samples)
	minimum = 0.000200033 (18 samples)
	maximum = 0.025646 (18 samples)
Accepted flit rate average = 0.00878746 (18 samples)
	minimum = 5.00082e-05 (18 samples)
	maximum = 0.0263048 (18 samples)
Injected packet size average = 1 (18 samples)
Accepted packet size average = 1 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 27845 (inst/sec)
gpgpu_simulation_rate = 4637 (cycle/sec)
gpgpu_silicon_slowdown = 180504x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (13,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 19: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 19 
gpu_sim_cycle = 7988
gpu_sim_insn = 79495
gpu_ipc =       9.9518
gpu_tot_sim_cycle = 174928
gpu_tot_sim_insn = 1081942
gpu_tot_ipc =       6.1851
gpu_tot_issued_cta = 178
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.6031% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2067
partiton_level_parallism_total  =       0.1321
partiton_level_parallism_util =       1.3021
partiton_level_parallism_util_total  =       1.3134
L2_BW  =       7.4974 GB/Sec
L2_BW_total  =       4.9897 GB/Sec
gpu_total_sim_rate=27742

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48992
	L1I_total_cache_misses = 3235
	L1I_total_cache_miss_rate = 0.0660
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1288
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0543
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1218
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 45757
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3235
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1288
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48992

Total_core_cache_fail_stats:
ctas_completed 178, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
8734, 
gpgpu_n_tot_thrd_icount = 3131136
gpgpu_n_tot_w_icount = 97848
gpgpu_n_stall_shd_mem = 88466
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11748
gpgpu_n_mem_write_global = 8188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 51442
gpgpu_n_store_insn = 45568
gpgpu_n_shmem_insn = 324850
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13706
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238	W0_Idle:5068853	W0_Scoreboard:916391	W1:4272	W2:3560	W3:3560	W4:3560	W5:3560	W6:3560	W7:3560	W8:3560	W9:3560	W10:3560	W11:3560	W12:3560	W13:3560	W14:3560	W15:3560	W16:43736	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:53187	WS1:1265	WS2:0	WS3:0	
dual_issue_nums: WS0:21231	WS1:467	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 93984 {8:11748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 327520 {40:8188,}
traffic_breakdown_coretomem[INST_ACC_R] = 25248 {8:3156,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 469920 {40:11748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65504 {8:8188,}
traffic_breakdown_memtocore[INST_ACC_R] = 504960 {40:12624,}
maxmflatency = 262 
max_icnt2mem_latency = 60 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	44 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19962 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17232 	4549 	1102 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	18706 	1258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	191 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.666667 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/26 = 10.692307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        14        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 278
min_bank_accesses = 0!
chip skew: 26/16 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2411      2507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2559      2063    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        986       997    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1613      2411    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2529      2575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2634      2129    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1054      1054    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1612      2459    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2559      2566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2639      2152    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1054      1564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2521      3702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       141       140       141       136       141       136       151       173       156       160       155       166
dram[1]:        185       155       187       152       177       141       136         0       136         0       189       138       189       148       187       154
dram[2]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       140       142
dram[3]:        142       145       136       140       136       136       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       141       151       142       136       142       136       170       171       169       162       164       165
dram[5]:        185       156       187       155       182       144       136         0       136         0       189       138       189       148       187       154
dram[6]:        136       136       136       136       136       136       136       136         0         0       140       144       141       145       140       141
dram[7]:        140       144       136       140       136       136       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       141       140       142       136       141       136       151       172       156       160       155       164
dram[9]:        192       165       195       161       188       151       136         0       136         0       189       138       189       175       190       174
dram[10]:        136       136       136       136       136       136       136       136         0         0       140       144       141       144       139       141
dram[11]:        141       143       136       139       136       136       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=313884 n_nop=313852 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001657
n_activity=318 dram_eff=0.1635
bk0: 14a 313775i bk1: 12a 313839i bk2: 0a 313881i bk3: 0a 313882i bk4: 0a 313882i bk5: 0a 313883i bk6: 0a 313884i bk7: 0a 313884i bk8: 0a 313884i bk9: 0a 313884i bk10: 0a 313884i bk11: 0a 313884i bk12: 0a 313885i bk13: 0a 313886i bk14: 0a 313886i bk15: 0a 313886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 313884 
util_bw = 52 
Wasted_Col = 102 
Wasted_Row = 32 
Idle = 313698 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 313884 
n_nop = 313852 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000796473
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=313884 n_nop=313858 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001529
n_activity=208 dram_eff=0.2308
bk0: 12a 313844i bk1: 12a 313843i bk2: 0a 313883i bk3: 0a 313883i bk4: 0a 313883i bk5: 0a 313884i bk6: 0a 313884i bk7: 0a 313884i bk8: 0a 313884i bk9: 0a 313884i bk10: 0a 313884i bk11: 0a 313884i bk12: 0a 313884i bk13: 0a 313884i bk14: 0a 313884i bk15: 0a 313885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 313884 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 313768 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 313884 
n_nop = 313858 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00039505
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=313884 n_nop=313858 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001529
n_activity=208 dram_eff=0.2308
bk0: 12a 313843i bk1: 12a 313842i bk2: 0a 313883i bk3: 0a 313883i bk4: 0a 313883i bk5: 0a 313884i bk6: 0a 313884i bk7: 0a 313884i bk8: 0a 313884i bk9: 0a 313884i bk10: 0a 313884i bk11: 0a 313884i bk12: 0a 313884i bk13: 0a 313884i bk14: 0a 313884i bk15: 0a 313885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 313884 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 313768 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 313884 
n_nop = 313858 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000398236
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=313884 n_nop=313858 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001529
n_activity=208 dram_eff=0.2308
bk0: 12a 313844i bk1: 12a 313843i bk2: 0a 313883i bk3: 0a 313883i bk4: 0a 313883i bk5: 0a 313884i bk6: 0a 313884i bk7: 0a 313884i bk8: 0a 313884i bk9: 0a 313884i bk10: 0a 313884i bk11: 0a 313884i bk12: 0a 313884i bk13: 0a 313884i bk14: 0a 313884i bk15: 0a 313885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 313884 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 313768 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 313884 
n_nop = 313858 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000382307
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=313884 n_nop=313858 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001529
n_activity=208 dram_eff=0.2308
bk0: 12a 313843i bk1: 12a 313843i bk2: 0a 313883i bk3: 0a 313883i bk4: 0a 313883i bk5: 0a 313884i bk6: 0a 313884i bk7: 0a 313884i bk8: 0a 313884i bk9: 0a 313884i bk10: 0a 313884i bk11: 0a 313884i bk12: 0a 313884i bk13: 0a 313884i bk14: 0a 313884i bk15: 0a 313885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 313884 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 313768 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 313884 
n_nop = 313858 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000391865
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=313884 n_nop=313858 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001529
n_activity=208 dram_eff=0.2308
bk0: 12a 313844i bk1: 12a 313842i bk2: 0a 313883i bk3: 0a 313883i bk4: 0a 313883i bk5: 0a 313884i bk6: 0a 313884i bk7: 0a 313884i bk8: 0a 313884i bk9: 0a 313884i bk10: 0a 313884i bk11: 0a 313884i bk12: 0a 313884i bk13: 0a 313884i bk14: 0a 313884i bk15: 0a 313885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 313884 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 313768 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 313884 
n_nop = 313858 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000401422
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=313884 n_nop=313858 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001529
n_activity=208 dram_eff=0.2308
bk0: 12a 313844i bk1: 12a 313843i bk2: 0a 313883i bk3: 0a 313883i bk4: 0a 313883i bk5: 0a 313884i bk6: 0a 313884i bk7: 0a 313884i bk8: 0a 313884i bk9: 0a 313884i bk10: 0a 313884i bk11: 0a 313884i bk12: 0a 313884i bk13: 0a 313884i bk14: 0a 313884i bk15: 0a 313885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 313884 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 313768 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 313884 
n_nop = 313858 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000382307
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=313884 n_nop=313858 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001529
n_activity=208 dram_eff=0.2308
bk0: 12a 313844i bk1: 12a 313843i bk2: 0a 313883i bk3: 0a 313883i bk4: 0a 313883i bk5: 0a 313884i bk6: 0a 313884i bk7: 0a 313884i bk8: 0a 313884i bk9: 0a 313884i bk10: 0a 313884i bk11: 0a 313884i bk12: 0a 313884i bk13: 0a 313884i bk14: 0a 313884i bk15: 0a 313885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 313884 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 313768 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 313884 
n_nop = 313858 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000398236
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=313884 n_nop=313858 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001529
n_activity=208 dram_eff=0.2308
bk0: 12a 313842i bk1: 12a 313842i bk2: 0a 313883i bk3: 0a 313883i bk4: 0a 313883i bk5: 0a 313884i bk6: 0a 313884i bk7: 0a 313884i bk8: 0a 313884i bk9: 0a 313884i bk10: 0a 313884i bk11: 0a 313884i bk12: 0a 313884i bk13: 0a 313884i bk14: 0a 313884i bk15: 0a 313885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 313884 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 313768 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 313884 
n_nop = 313858 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000404608
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=313884 n_nop=313858 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001529
n_activity=208 dram_eff=0.2308
bk0: 12a 313844i bk1: 12a 313843i bk2: 0a 313883i bk3: 0a 313883i bk4: 0a 313883i bk5: 0a 313884i bk6: 0a 313884i bk7: 0a 313884i bk8: 0a 313884i bk9: 0a 313884i bk10: 0a 313884i bk11: 0a 313884i bk12: 0a 313884i bk13: 0a 313884i bk14: 0a 313884i bk15: 0a 313885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 313884 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 313768 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 313884 
n_nop = 313858 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000382307
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=313884 n_nop=313862 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001274
n_activity=182 dram_eff=0.2198
bk0: 12a 313844i bk1: 8a 313851i bk2: 0a 313883i bk3: 0a 313883i bk4: 0a 313883i bk5: 0a 313884i bk6: 0a 313884i bk7: 0a 313884i bk8: 0a 313884i bk9: 0a 313884i bk10: 0a 313884i bk11: 0a 313884i bk12: 0a 313884i bk13: 0a 313884i bk14: 0a 313884i bk15: 0a 313885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 313884 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 313782 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 313884 
n_nop = 313862 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000375935
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=313884 n_nop=313866 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001019
n_activity=156 dram_eff=0.2051
bk0: 8a 313851i bk1: 8a 313851i bk2: 0a 313883i bk3: 0a 313883i bk4: 0a 313883i bk5: 0a 313884i bk6: 0a 313884i bk7: 0a 313884i bk8: 0a 313884i bk9: 0a 313884i bk10: 0a 313884i bk11: 0a 313884i bk12: 0a 313884i bk13: 0a 313884i bk14: 0a 313884i bk15: 0a 313885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000102 
total_CMD = 313884 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 313796 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 313884 
n_nop = 313866 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000369563

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2208, Miss = 14, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 2189, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 2086, Miss = 12, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[3]: Access = 1034, Miss = 12, Miss_rate = 0.012, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 773, Miss = 12, Miss_rate = 0.016, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 813, Miss = 12, Miss_rate = 0.015, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 960, Miss = 12, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 1109, Miss = 12, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 2186, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 2194, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[10]: Access = 2197, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 1153, Miss = 12, Miss_rate = 0.010, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[12]: Access = 889, Miss = 12, Miss_rate = 0.013, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 816, Miss = 12, Miss_rate = 0.015, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 965, Miss = 12, Miss_rate = 0.012, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[15]: Access = 1117, Miss = 12, Miss_rate = 0.011, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 1713, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 1721, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 1717, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 1149, Miss = 12, Miss_rate = 0.010, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 883, Miss = 12, Miss_rate = 0.014, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 755, Miss = 8, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[22]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 1054, Miss = 8, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 32588
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0085
L2_total_cache_pending_hits = 1768
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10580
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8188
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12624
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32588
icnt_total_pkts_simt_to_mem=23106
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.70054
	minimum = 5
	maximum = 25
Network latency average = 5.70054
	minimum = 5
	maximum = 25
Slowest packet = 53384
Flit latency average = 5.70054
	minimum = 5
	maximum = 25
Slowest flit = 53384
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0128054
	minimum = 0 (at node 10)
	maximum = 0.0484477 (at node 25)
Accepted packet rate average = 0.0128054
	minimum = 0 (at node 10)
	maximum = 0.038683 (at node 25)
Injected flit rate average = 0.0128054
	minimum = 0 (at node 10)
	maximum = 0.0484477 (at node 25)
Accepted flit rate average= 0.0128054
	minimum = 0 (at node 10)
	maximum = 0.038683 (at node 25)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.58335 (19 samples)
	minimum = 5 (19 samples)
	maximum = 20.7368 (19 samples)
Network latency average = 5.58332 (19 samples)
	minimum = 5 (19 samples)
	maximum = 20.7368 (19 samples)
Flit latency average = 5.58332 (19 samples)
	minimum = 5 (19 samples)
	maximum = 20.7368 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.00899893 (19 samples)
	minimum = 0.000189505 (19 samples)
	maximum = 0.0268461 (19 samples)
Accepted packet rate average = 0.00899893 (19 samples)
	minimum = 4.73762e-05 (19 samples)
	maximum = 0.0269563 (19 samples)
Injected flit rate average = 0.00899893 (19 samples)
	minimum = 0.000189505 (19 samples)
	maximum = 0.0268461 (19 samples)
Accepted flit rate average = 0.00899893 (19 samples)
	minimum = 4.73762e-05 (19 samples)
	maximum = 0.0269563 (19 samples)
Injected packet size average = 1 (19 samples)
Accepted packet size average = 1 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 39 sec (39 sec)
gpgpu_simulation_rate = 27742 (inst/sec)
gpgpu_simulation_rate = 4485 (cycle/sec)
gpgpu_silicon_slowdown = 186622x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (12,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 20: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 20 
gpu_sim_cycle = 7966
gpu_sim_insn = 73380
gpu_ipc =       9.2116
gpu_tot_sim_cycle = 182894
gpu_tot_sim_insn = 1155322
gpu_tot_ipc =       6.3169
gpu_tot_issued_cta = 190
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.6007% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1913
partiton_level_parallism_total  =       0.1347
partiton_level_parallism_util =       1.3298
partiton_level_parallism_util_total  =       1.3144
L2_BW  =       6.9398 GB/Sec
L2_BW_total  =       5.0746 GB/Sec
gpu_total_sim_rate=28178

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 52304
	L1I_total_cache_misses = 3415
	L1I_total_cache_miss_rate = 0.0653
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1384
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0506
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1314
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 48889
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3415
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 52304

Total_core_cache_fail_stats:
ctas_completed 190, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
9392, 
gpgpu_n_tot_thrd_icount = 3343104
gpgpu_n_tot_w_icount = 104472
gpgpu_n_stall_shd_mem = 94430
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12540
gpgpu_n_mem_write_global = 8740
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 54910
gpgpu_n_store_insn = 48640
gpgpu_n_shmem_insn = 346750
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 22144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79800
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14630
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238	W0_Idle:5381618	W0_Scoreboard:978914	W1:4560	W2:3800	W3:3800	W4:3800	W5:3800	W6:3800	W7:3800	W8:3800	W9:3800	W10:3800	W11:3800	W12:3800	W13:3800	W14:3800	W15:3800	W16:46712	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:57267	WS1:1265	WS2:0	WS3:0	
dual_issue_nums: WS0:22503	WS1:467	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 100320 {8:12540,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 349600 {40:8740,}
traffic_breakdown_coretomem[INST_ACC_R] = 26688 {8:3336,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 501600 {40:12540,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 69920 {8:8740,}
traffic_breakdown_memtocore[INST_ACC_R] = 533760 {40:13344,}
maxmflatency = 262 
max_icnt2mem_latency = 60 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	44 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21306 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18405 	4848 	1154 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	19953 	1355 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	200 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.666667 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/26 = 10.692307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        14        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 278
min_bank_accesses = 0!
chip skew: 26/16 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2411      2507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2559      2505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1304       997    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1613      2411    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2529      2575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2634      2571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1372      1054    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1612      2459    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2559      2566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2639      2602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1377      1564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2521      3702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       141       140       141       136       141       136       151       173       156       160       155       166
dram[1]:        185       155       187       152       177       141       136         0       136         0       189       138       189       148       187       154
dram[2]:        140       136       137       136       138       136       136       136         0         0       140       144       141       144       140       142
dram[3]:        142       145       136       140       136       136       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       141       151       142       136       142       136       170       171       169       162       164       165
dram[5]:        185       156       187       155       182       144       136         0       136         0       189       138       189       148       187       154
dram[6]:        140       136       138       136       138       136       136       136         0         0       140       144       141       145       140       141
dram[7]:        140       144       136       140       136       136       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       141       140       142       136       141       136       151       172       156       160       155       164
dram[9]:        192       165       195       161       188       151       136         0       136         0       189       138       189       175       190       174
dram[10]:        150       136       144       136       141       136       136       136         0         0       140       144       148       144       151       141
dram[11]:        141       143       136       139       136       136       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=328178 n_nop=328146 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001585
n_activity=318 dram_eff=0.1635
bk0: 14a 328069i bk1: 12a 328133i bk2: 0a 328175i bk3: 0a 328176i bk4: 0a 328176i bk5: 0a 328177i bk6: 0a 328178i bk7: 0a 328178i bk8: 0a 328178i bk9: 0a 328178i bk10: 0a 328178i bk11: 0a 328178i bk12: 0a 328179i bk13: 0a 328180i bk14: 0a 328180i bk15: 0a 328180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000158 
total_CMD = 328178 
util_bw = 52 
Wasted_Col = 102 
Wasted_Row = 32 
Idle = 327992 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328178 
n_nop = 328146 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000761782
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=328178 n_nop=328152 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001463
n_activity=208 dram_eff=0.2308
bk0: 12a 328138i bk1: 12a 328137i bk2: 0a 328177i bk3: 0a 328177i bk4: 0a 328177i bk5: 0a 328178i bk6: 0a 328178i bk7: 0a 328178i bk8: 0a 328178i bk9: 0a 328178i bk10: 0a 328178i bk11: 0a 328178i bk12: 0a 328178i bk13: 0a 328178i bk14: 0a 328178i bk15: 0a 328179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 328178 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 328062 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328178 
n_nop = 328152 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000377844
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=328178 n_nop=328152 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001463
n_activity=208 dram_eff=0.2308
bk0: 12a 328137i bk1: 12a 328136i bk2: 0a 328177i bk3: 0a 328177i bk4: 0a 328177i bk5: 0a 328178i bk6: 0a 328178i bk7: 0a 328178i bk8: 0a 328178i bk9: 0a 328178i bk10: 0a 328178i bk11: 0a 328178i bk12: 0a 328178i bk13: 0a 328178i bk14: 0a 328178i bk15: 0a 328179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 328178 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 328062 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328178 
n_nop = 328152 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000380891
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=328178 n_nop=328152 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001463
n_activity=208 dram_eff=0.2308
bk0: 12a 328138i bk1: 12a 328137i bk2: 0a 328177i bk3: 0a 328177i bk4: 0a 328177i bk5: 0a 328178i bk6: 0a 328178i bk7: 0a 328178i bk8: 0a 328178i bk9: 0a 328178i bk10: 0a 328178i bk11: 0a 328178i bk12: 0a 328178i bk13: 0a 328178i bk14: 0a 328178i bk15: 0a 328179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 328178 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 328062 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328178 
n_nop = 328152 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000365655
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=328178 n_nop=328152 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001463
n_activity=208 dram_eff=0.2308
bk0: 12a 328137i bk1: 12a 328137i bk2: 0a 328177i bk3: 0a 328177i bk4: 0a 328177i bk5: 0a 328178i bk6: 0a 328178i bk7: 0a 328178i bk8: 0a 328178i bk9: 0a 328178i bk10: 0a 328178i bk11: 0a 328178i bk12: 0a 328178i bk13: 0a 328178i bk14: 0a 328178i bk15: 0a 328179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 328178 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 328062 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328178 
n_nop = 328152 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000374797
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=328178 n_nop=328152 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001463
n_activity=208 dram_eff=0.2308
bk0: 12a 328138i bk1: 12a 328136i bk2: 0a 328177i bk3: 0a 328177i bk4: 0a 328177i bk5: 0a 328178i bk6: 0a 328178i bk7: 0a 328178i bk8: 0a 328178i bk9: 0a 328178i bk10: 0a 328178i bk11: 0a 328178i bk12: 0a 328178i bk13: 0a 328178i bk14: 0a 328178i bk15: 0a 328179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 328178 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 328062 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328178 
n_nop = 328152 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000383938
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=328178 n_nop=328152 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001463
n_activity=208 dram_eff=0.2308
bk0: 12a 328138i bk1: 12a 328137i bk2: 0a 328177i bk3: 0a 328177i bk4: 0a 328177i bk5: 0a 328178i bk6: 0a 328178i bk7: 0a 328178i bk8: 0a 328178i bk9: 0a 328178i bk10: 0a 328178i bk11: 0a 328178i bk12: 0a 328178i bk13: 0a 328178i bk14: 0a 328178i bk15: 0a 328179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 328178 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 328062 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328178 
n_nop = 328152 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000365655
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=328178 n_nop=328152 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001463
n_activity=208 dram_eff=0.2308
bk0: 12a 328138i bk1: 12a 328137i bk2: 0a 328177i bk3: 0a 328177i bk4: 0a 328177i bk5: 0a 328178i bk6: 0a 328178i bk7: 0a 328178i bk8: 0a 328178i bk9: 0a 328178i bk10: 0a 328178i bk11: 0a 328178i bk12: 0a 328178i bk13: 0a 328178i bk14: 0a 328178i bk15: 0a 328179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 328178 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 328062 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328178 
n_nop = 328152 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000380891
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=328178 n_nop=328152 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001463
n_activity=208 dram_eff=0.2308
bk0: 12a 328136i bk1: 12a 328136i bk2: 0a 328177i bk3: 0a 328177i bk4: 0a 328177i bk5: 0a 328178i bk6: 0a 328178i bk7: 0a 328178i bk8: 0a 328178i bk9: 0a 328178i bk10: 0a 328178i bk11: 0a 328178i bk12: 0a 328178i bk13: 0a 328178i bk14: 0a 328178i bk15: 0a 328179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 328178 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 328062 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328178 
n_nop = 328152 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000386985
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=328178 n_nop=328152 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001463
n_activity=208 dram_eff=0.2308
bk0: 12a 328138i bk1: 12a 328137i bk2: 0a 328177i bk3: 0a 328177i bk4: 0a 328177i bk5: 0a 328178i bk6: 0a 328178i bk7: 0a 328178i bk8: 0a 328178i bk9: 0a 328178i bk10: 0a 328178i bk11: 0a 328178i bk12: 0a 328178i bk13: 0a 328178i bk14: 0a 328178i bk15: 0a 328179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 328178 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 328062 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328178 
n_nop = 328152 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000365655
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=328178 n_nop=328156 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001219
n_activity=182 dram_eff=0.2198
bk0: 12a 328138i bk1: 8a 328145i bk2: 0a 328177i bk3: 0a 328177i bk4: 0a 328177i bk5: 0a 328178i bk6: 0a 328178i bk7: 0a 328178i bk8: 0a 328178i bk9: 0a 328178i bk10: 0a 328178i bk11: 0a 328178i bk12: 0a 328178i bk13: 0a 328178i bk14: 0a 328178i bk15: 0a 328179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000122 
total_CMD = 328178 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 328076 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328178 
n_nop = 328156 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000359561
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=328178 n_nop=328160 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.751e-05
n_activity=156 dram_eff=0.2051
bk0: 8a 328145i bk1: 8a 328145i bk2: 0a 328177i bk3: 0a 328177i bk4: 0a 328177i bk5: 0a 328178i bk6: 0a 328178i bk7: 0a 328178i bk8: 0a 328178i bk9: 0a 328178i bk10: 0a 328178i bk11: 0a 328178i bk12: 0a 328178i bk13: 0a 328178i bk14: 0a 328178i bk15: 0a 328179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000098 
total_CMD = 328178 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 328090 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328178 
n_nop = 328160 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000353467

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2208, Miss = 14, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 2269, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 2238, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[3]: Access = 1234, Miss = 12, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 933, Miss = 12, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 813, Miss = 12, Miss_rate = 0.015, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 960, Miss = 12, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 1109, Miss = 12, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 2186, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 2274, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[10]: Access = 2397, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 1401, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[12]: Access = 1097, Miss = 12, Miss_rate = 0.011, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 816, Miss = 12, Miss_rate = 0.015, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 965, Miss = 12, Miss_rate = 0.012, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[15]: Access = 1117, Miss = 12, Miss_rate = 0.011, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 1713, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 1801, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 1917, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 1397, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 1091, Miss = 12, Miss_rate = 0.011, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 755, Miss = 8, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[22]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 1054, Miss = 8, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 34652
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0080
L2_total_cache_pending_hits = 1768
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11300
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12540
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8740
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13344
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=34652
icnt_total_pkts_simt_to_mem=24630
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.61789
	minimum = 5
	maximum = 20
Network latency average = 5.61789
	minimum = 5
	maximum = 20
Slowest packet = 57146
Flit latency average = 5.61789
	minimum = 5
	maximum = 20
Slowest flit = 57146
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.011853
	minimum = 0 (at node 8)
	maximum = 0.0311323 (at node 25)
Accepted packet rate average = 0.011853
	minimum = 0 (at node 8)
	maximum = 0.0220939 (at node 25)
Injected flit rate average = 0.011853
	minimum = 0 (at node 8)
	maximum = 0.0311323 (at node 25)
Accepted flit rate average= 0.011853
	minimum = 0 (at node 8)
	maximum = 0.0220939 (at node 25)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.58508 (20 samples)
	minimum = 5 (20 samples)
	maximum = 20.7 (20 samples)
Network latency average = 5.58505 (20 samples)
	minimum = 5 (20 samples)
	maximum = 20.7 (20 samples)
Flit latency average = 5.58505 (20 samples)
	minimum = 5 (20 samples)
	maximum = 20.7 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.00914163 (20 samples)
	minimum = 0.00018003 (20 samples)
	maximum = 0.0270604 (20 samples)
Accepted packet rate average = 0.00914163 (20 samples)
	minimum = 4.50074e-05 (20 samples)
	maximum = 0.0267131 (20 samples)
Injected flit rate average = 0.00914163 (20 samples)
	minimum = 0.00018003 (20 samples)
	maximum = 0.0270604 (20 samples)
Accepted flit rate average = 0.00914163 (20 samples)
	minimum = 4.50074e-05 (20 samples)
	maximum = 0.0267131 (20 samples)
Injected packet size average = 1 (20 samples)
Accepted packet size average = 1 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 28178 (inst/sec)
gpgpu_simulation_rate = 4460 (cycle/sec)
gpgpu_silicon_slowdown = 187668x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (11,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 21: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 21 
gpu_sim_cycle = 7970
gpu_sim_insn = 67265
gpu_ipc =       8.4398
gpu_tot_sim_cycle = 190864
gpu_tot_sim_insn = 1222587
gpu_tot_ipc =       6.4055
gpu_tot_issued_cta = 201
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5987% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1753
partiton_level_parallism_total  =       0.1364
partiton_level_parallism_util =       1.3192
partiton_level_parallism_util_total  =       1.3146
L2_BW  =       6.3583 GB/Sec
L2_BW_total  =       5.1282 GB/Sec
gpu_total_sim_rate=28432

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 55340
	L1I_total_cache_misses = 3580
	L1I_total_cache_miss_rate = 0.0647
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1472
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0476
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1402
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 51760
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3580
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1472
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 55340

Total_core_cache_fail_stats:
ctas_completed 201, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
10050, 
gpgpu_n_tot_thrd_icount = 3537408
gpgpu_n_tot_w_icount = 110544
gpgpu_n_stall_shd_mem = 99897
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13266
gpgpu_n_mem_write_global = 9246
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 58089
gpgpu_n_store_insn = 51456
gpgpu_n_shmem_insn = 366825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 84420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238	W0_Idle:5668369	W0_Scoreboard:1036245	W1:4824	W2:4020	W3:4020	W4:4020	W5:4020	W6:4020	W7:4020	W8:4020	W9:4020	W10:4020	W11:4020	W12:4020	W13:4020	W14:4020	W15:4020	W16:49440	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:61007	WS1:1265	WS2:0	WS3:0	
dual_issue_nums: WS0:23669	WS1:467	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106128 {8:13266,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 369840 {40:9246,}
traffic_breakdown_coretomem[INST_ACC_R] = 28008 {8:3501,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 530640 {40:13266,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73968 {8:9246,}
traffic_breakdown_memtocore[INST_ACC_R] = 560160 {40:14004,}
maxmflatency = 262 
max_icnt2mem_latency = 60 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	44 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22538 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	19400 	5179 	1225 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21106 	1434 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	209 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.666667 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/26 = 10.692307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        14        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 278
min_bank_accesses = 0!
chip skew: 26/16 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2411      2507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2559      2505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2059      1008    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1613      2411    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2529      2575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2634      2571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2128      1065    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1612      2459    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2559      2566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2639      2602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2150      1581    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2521      3702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       141       140       141       136       141       136       151       173       156       160       155       166
dram[1]:        185       155       187       152       177       141       136       136       136       136       189       138       189       148       187       154
dram[2]:        152       136       147       136       140       136       136       136         0         0       140       144       141       144       150       142
dram[3]:        142       145       136       140       136       136       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       141       151       142       136       142       136       170       171       169       162       164       165
dram[5]:        185       156       187       155       182       144       136       136       136       136       189       138       189       148       187       154
dram[6]:        152       136       148       136       140       136       136       136         0         0       140       144       141       145       150       141
dram[7]:        140       144       136       140       136       136       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       141       140       142       136       141       136       151       172       156       160       155       164
dram[9]:        192       165       195       161       188       151       136       136       136       136       189       138       189       175       190       174
dram[10]:        165       136       158       136       143       136       136       136         0         0       140       144       148       144       169       141
dram[11]:        141       143       136       139       136       136       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=342479 n_nop=342447 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001518
n_activity=318 dram_eff=0.1635
bk0: 14a 342370i bk1: 12a 342434i bk2: 0a 342476i bk3: 0a 342477i bk4: 0a 342477i bk5: 0a 342478i bk6: 0a 342479i bk7: 0a 342479i bk8: 0a 342479i bk9: 0a 342479i bk10: 0a 342479i bk11: 0a 342479i bk12: 0a 342480i bk13: 0a 342481i bk14: 0a 342481i bk15: 0a 342481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000152 
total_CMD = 342479 
util_bw = 52 
Wasted_Col = 102 
Wasted_Row = 32 
Idle = 342293 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 342479 
n_nop = 342447 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000729972
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=342479 n_nop=342453 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001402
n_activity=208 dram_eff=0.2308
bk0: 12a 342439i bk1: 12a 342438i bk2: 0a 342478i bk3: 0a 342478i bk4: 0a 342478i bk5: 0a 342479i bk6: 0a 342479i bk7: 0a 342479i bk8: 0a 342479i bk9: 0a 342479i bk10: 0a 342479i bk11: 0a 342479i bk12: 0a 342479i bk13: 0a 342479i bk14: 0a 342479i bk15: 0a 342480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 342479 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 342363 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 342479 
n_nop = 342453 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000362066
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=342479 n_nop=342453 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001402
n_activity=208 dram_eff=0.2308
bk0: 12a 342438i bk1: 12a 342437i bk2: 0a 342478i bk3: 0a 342478i bk4: 0a 342478i bk5: 0a 342479i bk6: 0a 342479i bk7: 0a 342479i bk8: 0a 342479i bk9: 0a 342479i bk10: 0a 342479i bk11: 0a 342479i bk12: 0a 342479i bk13: 0a 342479i bk14: 0a 342479i bk15: 0a 342480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 342479 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 342363 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 342479 
n_nop = 342453 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000364986
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=342479 n_nop=342453 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001402
n_activity=208 dram_eff=0.2308
bk0: 12a 342439i bk1: 12a 342438i bk2: 0a 342478i bk3: 0a 342478i bk4: 0a 342478i bk5: 0a 342479i bk6: 0a 342479i bk7: 0a 342479i bk8: 0a 342479i bk9: 0a 342479i bk10: 0a 342479i bk11: 0a 342479i bk12: 0a 342479i bk13: 0a 342479i bk14: 0a 342479i bk15: 0a 342480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 342479 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 342363 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 342479 
n_nop = 342453 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000350386
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=342479 n_nop=342453 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001402
n_activity=208 dram_eff=0.2308
bk0: 12a 342438i bk1: 12a 342438i bk2: 0a 342478i bk3: 0a 342478i bk4: 0a 342478i bk5: 0a 342479i bk6: 0a 342479i bk7: 0a 342479i bk8: 0a 342479i bk9: 0a 342479i bk10: 0a 342479i bk11: 0a 342479i bk12: 0a 342479i bk13: 0a 342479i bk14: 0a 342479i bk15: 0a 342480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 342479 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 342363 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 342479 
n_nop = 342453 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000359146
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=342479 n_nop=342453 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001402
n_activity=208 dram_eff=0.2308
bk0: 12a 342439i bk1: 12a 342437i bk2: 0a 342478i bk3: 0a 342478i bk4: 0a 342478i bk5: 0a 342479i bk6: 0a 342479i bk7: 0a 342479i bk8: 0a 342479i bk9: 0a 342479i bk10: 0a 342479i bk11: 0a 342479i bk12: 0a 342479i bk13: 0a 342479i bk14: 0a 342479i bk15: 0a 342480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 342479 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 342363 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 342479 
n_nop = 342453 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000367906
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=342479 n_nop=342453 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001402
n_activity=208 dram_eff=0.2308
bk0: 12a 342439i bk1: 12a 342438i bk2: 0a 342478i bk3: 0a 342478i bk4: 0a 342478i bk5: 0a 342479i bk6: 0a 342479i bk7: 0a 342479i bk8: 0a 342479i bk9: 0a 342479i bk10: 0a 342479i bk11: 0a 342479i bk12: 0a 342479i bk13: 0a 342479i bk14: 0a 342479i bk15: 0a 342480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 342479 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 342363 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 342479 
n_nop = 342453 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000350386
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=342479 n_nop=342453 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001402
n_activity=208 dram_eff=0.2308
bk0: 12a 342439i bk1: 12a 342438i bk2: 0a 342478i bk3: 0a 342478i bk4: 0a 342478i bk5: 0a 342479i bk6: 0a 342479i bk7: 0a 342479i bk8: 0a 342479i bk9: 0a 342479i bk10: 0a 342479i bk11: 0a 342479i bk12: 0a 342479i bk13: 0a 342479i bk14: 0a 342479i bk15: 0a 342480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 342479 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 342363 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 342479 
n_nop = 342453 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000364986
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=342479 n_nop=342453 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001402
n_activity=208 dram_eff=0.2308
bk0: 12a 342437i bk1: 12a 342437i bk2: 0a 342478i bk3: 0a 342478i bk4: 0a 342478i bk5: 0a 342479i bk6: 0a 342479i bk7: 0a 342479i bk8: 0a 342479i bk9: 0a 342479i bk10: 0a 342479i bk11: 0a 342479i bk12: 0a 342479i bk13: 0a 342479i bk14: 0a 342479i bk15: 0a 342480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 342479 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 342363 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 342479 
n_nop = 342453 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000370826
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=342479 n_nop=342453 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001402
n_activity=208 dram_eff=0.2308
bk0: 12a 342439i bk1: 12a 342438i bk2: 0a 342478i bk3: 0a 342478i bk4: 0a 342478i bk5: 0a 342479i bk6: 0a 342479i bk7: 0a 342479i bk8: 0a 342479i bk9: 0a 342479i bk10: 0a 342479i bk11: 0a 342479i bk12: 0a 342479i bk13: 0a 342479i bk14: 0a 342479i bk15: 0a 342480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 342479 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 342363 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 342479 
n_nop = 342453 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000350386
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=342479 n_nop=342457 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001168
n_activity=182 dram_eff=0.2198
bk0: 12a 342439i bk1: 8a 342446i bk2: 0a 342478i bk3: 0a 342478i bk4: 0a 342478i bk5: 0a 342479i bk6: 0a 342479i bk7: 0a 342479i bk8: 0a 342479i bk9: 0a 342479i bk10: 0a 342479i bk11: 0a 342479i bk12: 0a 342479i bk13: 0a 342479i bk14: 0a 342479i bk15: 0a 342480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000117 
total_CMD = 342479 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 342377 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 342479 
n_nop = 342457 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000344547
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=342479 n_nop=342461 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.344e-05
n_activity=156 dram_eff=0.2051
bk0: 8a 342446i bk1: 8a 342446i bk2: 0a 342478i bk3: 0a 342478i bk4: 0a 342478i bk5: 0a 342479i bk6: 0a 342479i bk7: 0a 342479i bk8: 0a 342479i bk9: 0a 342479i bk10: 0a 342479i bk11: 0a 342479i bk12: 0a 342479i bk13: 0a 342479i bk14: 0a 342479i bk15: 0a 342480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000093 
total_CMD = 342479 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 342391 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 342479 
n_nop = 342461 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000338707

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2208, Miss = 14, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 2269, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 2446, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[3]: Access = 1281, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1215, Miss = 12, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 816, Miss = 12, Miss_rate = 0.015, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 960, Miss = 12, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 1109, Miss = 12, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 2186, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 2274, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[10]: Access = 2650, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 1493, Miss = 12, Miss_rate = 0.008, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[12]: Access = 1425, Miss = 12, Miss_rate = 0.008, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 820, Miss = 12, Miss_rate = 0.015, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 965, Miss = 12, Miss_rate = 0.012, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[15]: Access = 1117, Miss = 12, Miss_rate = 0.011, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 1713, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 1801, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 2171, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 1489, Miss = 12, Miss_rate = 0.008, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 1416, Miss = 12, Miss_rate = 0.008, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 759, Miss = 8, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[22]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 1054, Miss = 8, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 36544
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0076
L2_total_cache_pending_hits = 1768
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9246
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11960
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13266
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9246
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=36544
icnt_total_pkts_simt_to_mem=26027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.77288
	minimum = 5
	maximum = 21
Network latency average = 5.77288
	minimum = 5
	maximum = 21
Slowest packet = 60596
Flit latency average = 5.77288
	minimum = 5
	maximum = 21
Slowest flit = 60596
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0108598
	minimum = 0 (at node 5)
	maximum = 0.0411543 (at node 26)
Accepted packet rate average = 0.0108598
	minimum = 0 (at node 5)
	maximum = 0.0328733 (at node 26)
Injected flit rate average = 0.0108598
	minimum = 0 (at node 5)
	maximum = 0.0411543 (at node 26)
Accepted flit rate average= 0.0108598
	minimum = 0 (at node 5)
	maximum = 0.0328733 (at node 26)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.59402 (21 samples)
	minimum = 5 (21 samples)
	maximum = 20.7143 (21 samples)
Network latency average = 5.59399 (21 samples)
	minimum = 5 (21 samples)
	maximum = 20.7143 (21 samples)
Flit latency average = 5.59399 (21 samples)
	minimum = 5 (21 samples)
	maximum = 20.7143 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.00922345 (21 samples)
	minimum = 0.000171457 (21 samples)
	maximum = 0.0277316 (21 samples)
Accepted packet rate average = 0.00922345 (21 samples)
	minimum = 4.28642e-05 (21 samples)
	maximum = 0.0270065 (21 samples)
Injected flit rate average = 0.00922345 (21 samples)
	minimum = 0.000171457 (21 samples)
	maximum = 0.0277316 (21 samples)
Accepted flit rate average = 0.00922345 (21 samples)
	minimum = 4.28642e-05 (21 samples)
	maximum = 0.0270065 (21 samples)
Injected packet size average = 1 (21 samples)
Accepted packet size average = 1 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 43 sec (43 sec)
gpgpu_simulation_rate = 28432 (inst/sec)
gpgpu_simulation_rate = 4438 (cycle/sec)
gpgpu_silicon_slowdown = 188598x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (10,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 22: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 22 
gpu_sim_cycle = 7938
gpu_sim_insn = 61150
gpu_ipc =       7.7035
gpu_tot_sim_cycle = 198802
gpu_tot_sim_insn = 1283737
gpu_tot_ipc =       6.4574
gpu_tot_issued_cta = 211
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5971% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1600
partiton_level_parallism_total  =       0.1373
partiton_level_parallism_util =       1.3257
partiton_level_parallism_util_total  =       1.3151
L2_BW  =       5.8035 GB/Sec
L2_BW_total  =       5.1552 GB/Sec
gpu_total_sim_rate=28527

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 58100
	L1I_total_cache_misses = 3730
	L1I_total_cache_miss_rate = 0.0642
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1552
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0451
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1482
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 54370
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3730
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 58100

Total_core_cache_fail_stats:
ctas_completed 211, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
10708, 
gpgpu_n_tot_thrd_icount = 3714048
gpgpu_n_tot_w_icount = 116064
gpgpu_n_stall_shd_mem = 104867
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13926
gpgpu_n_mem_write_global = 9706
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 60979
gpgpu_n_store_insn = 54016
gpgpu_n_shmem_insn = 385075
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88620
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238	W0_Idle:5928379	W0_Scoreboard:1088327	W1:5064	W2:4220	W3:4220	W4:4220	W5:4220	W6:4220	W7:4220	W8:4220	W9:4220	W10:4220	W11:4220	W12:4220	W13:4220	W14:4220	W15:4220	W16:51920	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:64407	WS1:1265	WS2:0	WS3:0	
dual_issue_nums: WS0:24729	WS1:467	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 111408 {8:13926,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 388240 {40:9706,}
traffic_breakdown_coretomem[INST_ACC_R] = 29208 {8:3651,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 557040 {40:13926,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77648 {8:9706,}
traffic_breakdown_memtocore[INST_ACC_R] = 584160 {40:14604,}
maxmflatency = 262 
max_icnt2mem_latency = 60 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	44 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23658 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20337 	5494 	1243 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22171 	1489 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	218 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.666667 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/26 = 10.692307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        14        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 278
min_bank_accesses = 0!
chip skew: 26/16 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2411      2507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2559      2505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2501      1328    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1613      2411    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2529      2575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2634      2571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2570      1385    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1612      2459    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2559      2566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2639      2602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2594      2059    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2521      3702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       141       140       141       136       141       136       151       173       156       160       155       166
dram[1]:        185       155       187       152       177       141       136       136       136       136       189       138       189       148       187       154
dram[2]:        152       141       147       140       140       138       136       136         0         0       140       144       141       144       150       142
dram[3]:        142       145       136       140       136       136       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       141       151       142       136       142       136       170       171       169       162       164       165
dram[5]:        185       156       187       155       182       144       136       136       136       136       189       138       189       148       187       154
dram[6]:        152       141       148       140       141       141       136       136         0         0       140       144       141       145       150       141
dram[7]:        140       144       136       140       136       136       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       141       140       142       136       141       136       151       172       156       160       155       164
dram[9]:        192       165       195       161       188       151       136       136       136       136       189       138       189       175       190       174
dram[10]:        165       139       158       139       143       139       136       136         0         0       140       144       148       144       169       141
dram[11]:        141       143       136       139       136       136       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=356722 n_nop=356690 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001458
n_activity=318 dram_eff=0.1635
bk0: 14a 356613i bk1: 12a 356677i bk2: 0a 356719i bk3: 0a 356720i bk4: 0a 356720i bk5: 0a 356721i bk6: 0a 356722i bk7: 0a 356722i bk8: 0a 356722i bk9: 0a 356722i bk10: 0a 356722i bk11: 0a 356722i bk12: 0a 356723i bk13: 0a 356724i bk14: 0a 356724i bk15: 0a 356724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 356722 
util_bw = 52 
Wasted_Col = 102 
Wasted_Row = 32 
Idle = 356536 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 356722 
n_nop = 356690 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000700826
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=356722 n_nop=356696 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001346
n_activity=208 dram_eff=0.2308
bk0: 12a 356682i bk1: 12a 356681i bk2: 0a 356721i bk3: 0a 356721i bk4: 0a 356721i bk5: 0a 356722i bk6: 0a 356722i bk7: 0a 356722i bk8: 0a 356722i bk9: 0a 356722i bk10: 0a 356722i bk11: 0a 356722i bk12: 0a 356722i bk13: 0a 356722i bk14: 0a 356722i bk15: 0a 356723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 356722 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 356606 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 356722 
n_nop = 356696 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00034761
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=356722 n_nop=356696 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001346
n_activity=208 dram_eff=0.2308
bk0: 12a 356681i bk1: 12a 356680i bk2: 0a 356721i bk3: 0a 356721i bk4: 0a 356721i bk5: 0a 356722i bk6: 0a 356722i bk7: 0a 356722i bk8: 0a 356722i bk9: 0a 356722i bk10: 0a 356722i bk11: 0a 356722i bk12: 0a 356722i bk13: 0a 356722i bk14: 0a 356722i bk15: 0a 356723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 356722 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 356606 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 356722 
n_nop = 356696 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000350413
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=356722 n_nop=356696 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001346
n_activity=208 dram_eff=0.2308
bk0: 12a 356682i bk1: 12a 356681i bk2: 0a 356721i bk3: 0a 356721i bk4: 0a 356721i bk5: 0a 356722i bk6: 0a 356722i bk7: 0a 356722i bk8: 0a 356722i bk9: 0a 356722i bk10: 0a 356722i bk11: 0a 356722i bk12: 0a 356722i bk13: 0a 356722i bk14: 0a 356722i bk15: 0a 356723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 356722 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 356606 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 356722 
n_nop = 356696 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000336396
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=356722 n_nop=356696 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001346
n_activity=208 dram_eff=0.2308
bk0: 12a 356681i bk1: 12a 356681i bk2: 0a 356721i bk3: 0a 356721i bk4: 0a 356721i bk5: 0a 356722i bk6: 0a 356722i bk7: 0a 356722i bk8: 0a 356722i bk9: 0a 356722i bk10: 0a 356722i bk11: 0a 356722i bk12: 0a 356722i bk13: 0a 356722i bk14: 0a 356722i bk15: 0a 356723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 356722 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 356606 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 356722 
n_nop = 356696 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000344806
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=356722 n_nop=356696 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001346
n_activity=208 dram_eff=0.2308
bk0: 12a 356682i bk1: 12a 356680i bk2: 0a 356721i bk3: 0a 356721i bk4: 0a 356721i bk5: 0a 356722i bk6: 0a 356722i bk7: 0a 356722i bk8: 0a 356722i bk9: 0a 356722i bk10: 0a 356722i bk11: 0a 356722i bk12: 0a 356722i bk13: 0a 356722i bk14: 0a 356722i bk15: 0a 356723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 356722 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 356606 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 356722 
n_nop = 356696 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000353216
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=356722 n_nop=356696 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001346
n_activity=208 dram_eff=0.2308
bk0: 12a 356682i bk1: 12a 356681i bk2: 0a 356721i bk3: 0a 356721i bk4: 0a 356721i bk5: 0a 356722i bk6: 0a 356722i bk7: 0a 356722i bk8: 0a 356722i bk9: 0a 356722i bk10: 0a 356722i bk11: 0a 356722i bk12: 0a 356722i bk13: 0a 356722i bk14: 0a 356722i bk15: 0a 356723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 356722 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 356606 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 356722 
n_nop = 356696 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000336396
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=356722 n_nop=356696 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001346
n_activity=208 dram_eff=0.2308
bk0: 12a 356682i bk1: 12a 356681i bk2: 0a 356721i bk3: 0a 356721i bk4: 0a 356721i bk5: 0a 356722i bk6: 0a 356722i bk7: 0a 356722i bk8: 0a 356722i bk9: 0a 356722i bk10: 0a 356722i bk11: 0a 356722i bk12: 0a 356722i bk13: 0a 356722i bk14: 0a 356722i bk15: 0a 356723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 356722 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 356606 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 356722 
n_nop = 356696 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000350413
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=356722 n_nop=356696 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001346
n_activity=208 dram_eff=0.2308
bk0: 12a 356680i bk1: 12a 356680i bk2: 0a 356721i bk3: 0a 356721i bk4: 0a 356721i bk5: 0a 356722i bk6: 0a 356722i bk7: 0a 356722i bk8: 0a 356722i bk9: 0a 356722i bk10: 0a 356722i bk11: 0a 356722i bk12: 0a 356722i bk13: 0a 356722i bk14: 0a 356722i bk15: 0a 356723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 356722 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 356606 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 356722 
n_nop = 356696 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00035602
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=356722 n_nop=356696 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001346
n_activity=208 dram_eff=0.2308
bk0: 12a 356682i bk1: 12a 356681i bk2: 0a 356721i bk3: 0a 356721i bk4: 0a 356721i bk5: 0a 356722i bk6: 0a 356722i bk7: 0a 356722i bk8: 0a 356722i bk9: 0a 356722i bk10: 0a 356722i bk11: 0a 356722i bk12: 0a 356722i bk13: 0a 356722i bk14: 0a 356722i bk15: 0a 356723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 356722 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 356606 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 356722 
n_nop = 356696 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000336396
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=356722 n_nop=356700 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001121
n_activity=182 dram_eff=0.2198
bk0: 12a 356682i bk1: 8a 356689i bk2: 0a 356721i bk3: 0a 356721i bk4: 0a 356721i bk5: 0a 356722i bk6: 0a 356722i bk7: 0a 356722i bk8: 0a 356722i bk9: 0a 356722i bk10: 0a 356722i bk11: 0a 356722i bk12: 0a 356722i bk13: 0a 356722i bk14: 0a 356722i bk15: 0a 356723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 356722 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 356620 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 356722 
n_nop = 356700 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00033079
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=356722 n_nop=356704 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.971e-05
n_activity=156 dram_eff=0.2051
bk0: 8a 356689i bk1: 8a 356689i bk2: 0a 356721i bk3: 0a 356721i bk4: 0a 356721i bk5: 0a 356722i bk6: 0a 356722i bk7: 0a 356722i bk8: 0a 356722i bk9: 0a 356722i bk10: 0a 356722i bk11: 0a 356722i bk12: 0a 356722i bk13: 0a 356722i bk14: 0a 356722i bk15: 0a 356723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000090 
total_CMD = 356722 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 356634 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 356722 
n_nop = 356704 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000325183

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2208, Miss = 14, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 2269, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 2553, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[3]: Access = 1407, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1381, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 908, Miss = 12, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 960, Miss = 12, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 1109, Miss = 12, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 2186, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 2274, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[10]: Access = 2796, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 1659, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[12]: Access = 1633, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 913, Miss = 12, Miss_rate = 0.013, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 965, Miss = 12, Miss_rate = 0.012, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[15]: Access = 1117, Miss = 12, Miss_rate = 0.011, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 1713, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 1801, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 2318, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 1657, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 1622, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 854, Miss = 8, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[22]: Access = 907, Miss = 8, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 1054, Miss = 8, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 38264
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0073
L2_total_cache_pending_hits = 1768
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9706
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12560
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13926
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9706
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14604
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=38264
icnt_total_pkts_simt_to_mem=27297
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.53244
	minimum = 5
	maximum = 16
Network latency average = 5.53244
	minimum = 5
	maximum = 16
Slowest packet = 63773
Flit latency average = 5.53244
	minimum = 5
	maximum = 16
Slowest flit = 63773
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00991235
	minimum = 0 (at node 1)
	maximum = 0.0262031 (at node 26)
Accepted packet rate average = 0.00991235
	minimum = 0 (at node 1)
	maximum = 0.0216679 (at node 0)
Injected flit rate average = 0.00991235
	minimum = 0 (at node 1)
	maximum = 0.0262031 (at node 26)
Accepted flit rate average= 0.00991235
	minimum = 0 (at node 1)
	maximum = 0.0216679 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.59122 (22 samples)
	minimum = 5 (22 samples)
	maximum = 20.5 (22 samples)
Network latency average = 5.59119 (22 samples)
	minimum = 5 (22 samples)
	maximum = 20.5 (22 samples)
Flit latency average = 5.59119 (22 samples)
	minimum = 5 (22 samples)
	maximum = 20.5 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.00925476 (22 samples)
	minimum = 0.000163663 (22 samples)
	maximum = 0.0276621 (22 samples)
Accepted packet rate average = 0.00925476 (22 samples)
	minimum = 4.09158e-05 (22 samples)
	maximum = 0.0267638 (22 samples)
Injected flit rate average = 0.00925476 (22 samples)
	minimum = 0.000163663 (22 samples)
	maximum = 0.0276621 (22 samples)
Accepted flit rate average = 0.00925476 (22 samples)
	minimum = 4.09158e-05 (22 samples)
	maximum = 0.0267638 (22 samples)
Injected packet size average = 1 (22 samples)
Accepted packet size average = 1 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 45 sec (45 sec)
gpgpu_simulation_rate = 28527 (inst/sec)
gpgpu_simulation_rate = 4417 (cycle/sec)
gpgpu_silicon_slowdown = 189495x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (9,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 23: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 23 
gpu_sim_cycle = 7935
gpu_sim_insn = 55035
gpu_ipc =       6.9357
gpu_tot_sim_cycle = 206737
gpu_tot_sim_insn = 1338772
gpu_tot_ipc =       6.4757
gpu_tot_issued_cta = 220
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5958% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1440
partiton_level_parallism_total  =       0.1376
partiton_level_parallism_util =       1.2959
partiton_level_parallism_util_total  =       1.3144
L2_BW  =       5.2252 GB/Sec
L2_BW_total  =       5.1579 GB/Sec
gpu_total_sim_rate=28484

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 60584
	L1I_total_cache_misses = 3865
	L1I_total_cache_miss_rate = 0.0638
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1624
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0431
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1554
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56719
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3865
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1624
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60584

Total_core_cache_fail_stats:
ctas_completed 220, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
10708, 
gpgpu_n_tot_thrd_icount = 3873024
gpgpu_n_tot_w_icount = 121032
gpgpu_n_stall_shd_mem = 109340
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14520
gpgpu_n_mem_write_global = 10120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 63580
gpgpu_n_store_insn = 56320
gpgpu_n_shmem_insn = 401500
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25984
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16940
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238	W0_Idle:6162332	W0_Scoreboard:1135212	W1:5280	W2:4400	W3:4400	W4:4400	W5:4400	W6:4400	W7:4400	W8:4400	W9:4400	W10:4400	W11:4400	W12:4400	W13:4400	W14:4400	W15:4400	W16:54152	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:67467	WS1:1265	WS2:0	WS3:0	
dual_issue_nums: WS0:25683	WS1:467	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 116160 {8:14520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 404800 {40:10120,}
traffic_breakdown_coretomem[INST_ACC_R] = 30288 {8:3786,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 580800 {40:14520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 80960 {8:10120,}
traffic_breakdown_memtocore[INST_ACC_R] = 605760 {40:15144,}
maxmflatency = 262 
max_icnt2mem_latency = 60 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	44 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24666 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21145 	5796 	1276 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23139 	1529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	227 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.666667 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/26 = 10.692307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        14        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 278
min_bank_accesses = 0!
chip skew: 26/16 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2411      2507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2559      2505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2501      2081    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1624      2411    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2529      2575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2634      2571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2570      2139    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1624      2459    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2559      2566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2639      2602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2594      3192    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2538      3702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       141       140       141       136       141       136       151       173       156       160       155       166
dram[1]:        185       155       187       152       177       141       136       136       136       136       189       138       189       148       187       154
dram[2]:        152       148       147       147       140       143       136       136       136         0       140       144       141       144       150       145
dram[3]:        142       145       136       140       136       136       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       141       151       142       136       142       136       170       171       169       162       164       165
dram[5]:        185       156       187       155       182       144       136       136       136       136       189       138       189       148       187       154
dram[6]:        152       148       148       146       141       142       136       136       136         0       140       144       141       145       150       145
dram[7]:        140       144       136       140       136       136       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       141       140       142       136       141       136       151       172       156       160       155       164
dram[9]:        192       165       195       161       188       151       136       136       136       136       189       138       189       175       190       174
dram[10]:        165       148       158       148       143       142       136       136       136         0       140       144       148       144       169       145
dram[11]:        141       143       136       139       136       136       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=370960 n_nop=370928 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001402
n_activity=318 dram_eff=0.1635
bk0: 14a 370851i bk1: 12a 370915i bk2: 0a 370957i bk3: 0a 370958i bk4: 0a 370958i bk5: 0a 370959i bk6: 0a 370960i bk7: 0a 370960i bk8: 0a 370960i bk9: 0a 370960i bk10: 0a 370960i bk11: 0a 370960i bk12: 0a 370961i bk13: 0a 370962i bk14: 0a 370962i bk15: 0a 370962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 370960 
util_bw = 52 
Wasted_Col = 102 
Wasted_Row = 32 
Idle = 370774 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370960 
n_nop = 370928 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000673927
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=370960 n_nop=370934 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001294
n_activity=208 dram_eff=0.2308
bk0: 12a 370920i bk1: 12a 370919i bk2: 0a 370959i bk3: 0a 370959i bk4: 0a 370959i bk5: 0a 370960i bk6: 0a 370960i bk7: 0a 370960i bk8: 0a 370960i bk9: 0a 370960i bk10: 0a 370960i bk11: 0a 370960i bk12: 0a 370960i bk13: 0a 370960i bk14: 0a 370960i bk15: 0a 370961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 370960 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 370844 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370960 
n_nop = 370934 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000334268
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=370960 n_nop=370934 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001294
n_activity=208 dram_eff=0.2308
bk0: 12a 370919i bk1: 12a 370918i bk2: 0a 370959i bk3: 0a 370959i bk4: 0a 370959i bk5: 0a 370960i bk6: 0a 370960i bk7: 0a 370960i bk8: 0a 370960i bk9: 0a 370960i bk10: 0a 370960i bk11: 0a 370960i bk12: 0a 370960i bk13: 0a 370960i bk14: 0a 370960i bk15: 0a 370961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 370960 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 370844 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370960 
n_nop = 370934 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000336964
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=370960 n_nop=370934 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001294
n_activity=208 dram_eff=0.2308
bk0: 12a 370920i bk1: 12a 370919i bk2: 0a 370959i bk3: 0a 370959i bk4: 0a 370959i bk5: 0a 370960i bk6: 0a 370960i bk7: 0a 370960i bk8: 0a 370960i bk9: 0a 370960i bk10: 0a 370960i bk11: 0a 370960i bk12: 0a 370960i bk13: 0a 370960i bk14: 0a 370960i bk15: 0a 370961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 370960 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 370844 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370960 
n_nop = 370934 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000323485
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=370960 n_nop=370934 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001294
n_activity=208 dram_eff=0.2308
bk0: 12a 370919i bk1: 12a 370919i bk2: 0a 370959i bk3: 0a 370959i bk4: 0a 370959i bk5: 0a 370960i bk6: 0a 370960i bk7: 0a 370960i bk8: 0a 370960i bk9: 0a 370960i bk10: 0a 370960i bk11: 0a 370960i bk12: 0a 370960i bk13: 0a 370960i bk14: 0a 370960i bk15: 0a 370961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 370960 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 370844 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370960 
n_nop = 370934 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000331572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=370960 n_nop=370934 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001294
n_activity=208 dram_eff=0.2308
bk0: 12a 370920i bk1: 12a 370918i bk2: 0a 370959i bk3: 0a 370959i bk4: 0a 370959i bk5: 0a 370960i bk6: 0a 370960i bk7: 0a 370960i bk8: 0a 370960i bk9: 0a 370960i bk10: 0a 370960i bk11: 0a 370960i bk12: 0a 370960i bk13: 0a 370960i bk14: 0a 370960i bk15: 0a 370961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 370960 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 370844 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370960 
n_nop = 370934 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000339659
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=370960 n_nop=370934 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001294
n_activity=208 dram_eff=0.2308
bk0: 12a 370920i bk1: 12a 370919i bk2: 0a 370959i bk3: 0a 370959i bk4: 0a 370959i bk5: 0a 370960i bk6: 0a 370960i bk7: 0a 370960i bk8: 0a 370960i bk9: 0a 370960i bk10: 0a 370960i bk11: 0a 370960i bk12: 0a 370960i bk13: 0a 370960i bk14: 0a 370960i bk15: 0a 370961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 370960 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 370844 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370960 
n_nop = 370934 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000323485
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=370960 n_nop=370934 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001294
n_activity=208 dram_eff=0.2308
bk0: 12a 370920i bk1: 12a 370919i bk2: 0a 370959i bk3: 0a 370959i bk4: 0a 370959i bk5: 0a 370960i bk6: 0a 370960i bk7: 0a 370960i bk8: 0a 370960i bk9: 0a 370960i bk10: 0a 370960i bk11: 0a 370960i bk12: 0a 370960i bk13: 0a 370960i bk14: 0a 370960i bk15: 0a 370961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 370960 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 370844 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370960 
n_nop = 370934 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000336964
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=370960 n_nop=370934 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001294
n_activity=208 dram_eff=0.2308
bk0: 12a 370918i bk1: 12a 370918i bk2: 0a 370959i bk3: 0a 370959i bk4: 0a 370959i bk5: 0a 370960i bk6: 0a 370960i bk7: 0a 370960i bk8: 0a 370960i bk9: 0a 370960i bk10: 0a 370960i bk11: 0a 370960i bk12: 0a 370960i bk13: 0a 370960i bk14: 0a 370960i bk15: 0a 370961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 370960 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 370844 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370960 
n_nop = 370934 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000342355
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=370960 n_nop=370934 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001294
n_activity=208 dram_eff=0.2308
bk0: 12a 370920i bk1: 12a 370919i bk2: 0a 370959i bk3: 0a 370959i bk4: 0a 370959i bk5: 0a 370960i bk6: 0a 370960i bk7: 0a 370960i bk8: 0a 370960i bk9: 0a 370960i bk10: 0a 370960i bk11: 0a 370960i bk12: 0a 370960i bk13: 0a 370960i bk14: 0a 370960i bk15: 0a 370961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 370960 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 370844 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370960 
n_nop = 370934 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000323485
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=370960 n_nop=370938 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001078
n_activity=182 dram_eff=0.2198
bk0: 12a 370920i bk1: 8a 370927i bk2: 0a 370959i bk3: 0a 370959i bk4: 0a 370959i bk5: 0a 370960i bk6: 0a 370960i bk7: 0a 370960i bk8: 0a 370960i bk9: 0a 370960i bk10: 0a 370960i bk11: 0a 370960i bk12: 0a 370960i bk13: 0a 370960i bk14: 0a 370960i bk15: 0a 370961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 370960 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 370858 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370960 
n_nop = 370938 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000318094
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=370960 n_nop=370942 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.626e-05
n_activity=156 dram_eff=0.2051
bk0: 8a 370927i bk1: 8a 370927i bk2: 0a 370959i bk3: 0a 370959i bk4: 0a 370959i bk5: 0a 370960i bk6: 0a 370960i bk7: 0a 370960i bk8: 0a 370960i bk9: 0a 370960i bk10: 0a 370960i bk11: 0a 370960i bk12: 0a 370960i bk13: 0a 370960i bk14: 0a 370960i bk15: 0a 370961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000086 
total_CMD = 370960 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 370872 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 370960 
n_nop = 370942 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000312702

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2208, Miss = 14, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 2269, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 2589, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[3]: Access = 1578, Miss = 12, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1420, Miss = 12, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 1103, Miss = 12, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 963, Miss = 12, Miss_rate = 0.012, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 1109, Miss = 12, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 2186, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 2274, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[10]: Access = 2868, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 1866, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[12]: Access = 1708, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 1108, Miss = 12, Miss_rate = 0.011, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 968, Miss = 12, Miss_rate = 0.012, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[15]: Access = 1117, Miss = 12, Miss_rate = 0.011, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 1713, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 1801, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 2390, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 1864, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 1697, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 1049, Miss = 8, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[22]: Access = 910, Miss = 8, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 1054, Miss = 8, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 39812
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0070
L2_total_cache_pending_hits = 1768
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13100
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=39812
icnt_total_pkts_simt_to_mem=28440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.65515
	minimum = 5
	maximum = 17
Network latency average = 5.65515
	minimum = 5
	maximum = 17
Slowest packet = 66626
Flit latency average = 5.65515
	minimum = 5
	maximum = 17
Slowest flit = 66626
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00892449
	minimum = 0 (at node 0)
	maximum = 0.026087 (at node 25)
Accepted packet rate average = 0.00892449
	minimum = 0 (at node 0)
	maximum = 0.0245747 (at node 19)
Injected flit rate average = 0.00892449
	minimum = 0 (at node 0)
	maximum = 0.026087 (at node 25)
Accepted flit rate average= 0.00892449
	minimum = 0 (at node 0)
	maximum = 0.0245747 (at node 19)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.594 (23 samples)
	minimum = 5 (23 samples)
	maximum = 20.3478 (23 samples)
Network latency average = 5.59398 (23 samples)
	minimum = 5 (23 samples)
	maximum = 20.3478 (23 samples)
Flit latency average = 5.59398 (23 samples)
	minimum = 5 (23 samples)
	maximum = 20.3478 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.0092404 (23 samples)
	minimum = 0.000156547 (23 samples)
	maximum = 0.0275936 (23 samples)
Accepted packet rate average = 0.0092404 (23 samples)
	minimum = 3.91369e-05 (23 samples)
	maximum = 0.0266686 (23 samples)
Injected flit rate average = 0.0092404 (23 samples)
	minimum = 0.000156547 (23 samples)
	maximum = 0.0275936 (23 samples)
Accepted flit rate average = 0.0092404 (23 samples)
	minimum = 3.91369e-05 (23 samples)
	maximum = 0.0266686 (23 samples)
Injected packet size average = 1 (23 samples)
Accepted packet size average = 1 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 28484 (inst/sec)
gpgpu_simulation_rate = 4398 (cycle/sec)
gpgpu_silicon_slowdown = 190313x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (8,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 24: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 24 
gpu_sim_cycle = 7926
gpu_sim_insn = 48920
gpu_ipc =       6.1721
gpu_tot_sim_cycle = 214663
gpu_tot_sim_insn = 1387692
gpu_tot_ipc =       6.4645
gpu_tot_issued_cta = 228
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5947% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1282
partiton_level_parallism_total  =       0.1372
partiton_level_parallism_util =       1.2861
partiton_level_parallism_util_total  =       1.3134
L2_BW  =       4.6499 GB/Sec
L2_BW_total  =       5.1391 GB/Sec
gpu_total_sim_rate=28910

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62792
	L1I_total_cache_misses = 3985
	L1I_total_cache_miss_rate = 0.0635
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1688
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0415
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1618
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 58807
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3985
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1688
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 62792

Total_core_cache_fail_stats:
ctas_completed 228, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
11366, 
gpgpu_n_tot_thrd_icount = 4014336
gpgpu_n_tot_w_icount = 125448
gpgpu_n_stall_shd_mem = 113316
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15048
gpgpu_n_mem_write_global = 10488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 65892
gpgpu_n_store_insn = 58368
gpgpu_n_shmem_insn = 416100
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 27008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17556
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238	W0_Idle:6370129	W0_Scoreboard:1176863	W1:5472	W2:4560	W3:4560	W4:4560	W5:4560	W6:4560	W7:4560	W8:4560	W9:4560	W10:4560	W11:4560	W12:4560	W13:4560	W14:4560	W15:4560	W16:56136	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:70187	WS1:1265	WS2:0	WS3:0	
dual_issue_nums: WS0:26531	WS1:467	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 120384 {8:15048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 419520 {40:10488,}
traffic_breakdown_coretomem[INST_ACC_R] = 31248 {8:3906,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 601920 {40:15048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 83904 {8:10488,}
traffic_breakdown_memtocore[INST_ACC_R] = 624960 {40:15624,}
maxmflatency = 262 
max_icnt2mem_latency = 60 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	44 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25562 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21924 	6033 	1276 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23996 	1568 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	236 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.666667 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/26 = 10.692307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        14        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 278
min_bank_accesses = 0!
chip skew: 26/16 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2411      2507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2559      2505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2501      2496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1875      2411    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2529      2575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2634      2571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2570      2554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1920      2459    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2559      2566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2639      2602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2594      3832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2982      3702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       141       140       141       136       141       136       151       173       156       160       155       166
dram[1]:        185       155       187       152       177       141       136       136       136       136       189       138       189       148       187       154
dram[2]:        152       148       147       147       140       143       136       136       136         0       140       144       141       144       150       145
dram[3]:        142       145       139       140       137       136       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       141       151       142       136       142       136       170       171       169       162       164       165
dram[5]:        185       156       187       155       182       144       136       136       136       136       189       138       189       148       187       154
dram[6]:        152       148       148       146       141       142       136       136       136         0       140       144       141       145       150       145
dram[7]:        142       144       141       140       138       136       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       141       140       142       136       141       136       151       172       156       160       155       164
dram[9]:        192       165       195       161       188       151       136       136       136       136       189       138       189       175       190       174
dram[10]:        165       148       158       148       143       142       136       136       136         0       140       144       148       144       169       145
dram[11]:        141       143       140       139       140       136       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385182 n_nop=385150 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000135
n_activity=318 dram_eff=0.1635
bk0: 14a 385073i bk1: 12a 385137i bk2: 0a 385179i bk3: 0a 385180i bk4: 0a 385180i bk5: 0a 385181i bk6: 0a 385182i bk7: 0a 385182i bk8: 0a 385182i bk9: 0a 385182i bk10: 0a 385182i bk11: 0a 385182i bk12: 0a 385183i bk13: 0a 385184i bk14: 0a 385184i bk15: 0a 385184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 385182 
util_bw = 52 
Wasted_Col = 102 
Wasted_Row = 32 
Idle = 384996 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385182 
n_nop = 385150 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000649044
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385182 n_nop=385156 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001246
n_activity=208 dram_eff=0.2308
bk0: 12a 385142i bk1: 12a 385141i bk2: 0a 385181i bk3: 0a 385181i bk4: 0a 385181i bk5: 0a 385182i bk6: 0a 385182i bk7: 0a 385182i bk8: 0a 385182i bk9: 0a 385182i bk10: 0a 385182i bk11: 0a 385182i bk12: 0a 385182i bk13: 0a 385182i bk14: 0a 385182i bk15: 0a 385183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000125 
total_CMD = 385182 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 385066 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385182 
n_nop = 385156 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000321926
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385182 n_nop=385156 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001246
n_activity=208 dram_eff=0.2308
bk0: 12a 385141i bk1: 12a 385140i bk2: 0a 385181i bk3: 0a 385181i bk4: 0a 385181i bk5: 0a 385182i bk6: 0a 385182i bk7: 0a 385182i bk8: 0a 385182i bk9: 0a 385182i bk10: 0a 385182i bk11: 0a 385182i bk12: 0a 385182i bk13: 0a 385182i bk14: 0a 385182i bk15: 0a 385183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000125 
total_CMD = 385182 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 385066 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385182 
n_nop = 385156 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000324522
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385182 n_nop=385156 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001246
n_activity=208 dram_eff=0.2308
bk0: 12a 385142i bk1: 12a 385141i bk2: 0a 385181i bk3: 0a 385181i bk4: 0a 385181i bk5: 0a 385182i bk6: 0a 385182i bk7: 0a 385182i bk8: 0a 385182i bk9: 0a 385182i bk10: 0a 385182i bk11: 0a 385182i bk12: 0a 385182i bk13: 0a 385182i bk14: 0a 385182i bk15: 0a 385183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000125 
total_CMD = 385182 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 385066 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385182 
n_nop = 385156 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000311541
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385182 n_nop=385156 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001246
n_activity=208 dram_eff=0.2308
bk0: 12a 385141i bk1: 12a 385141i bk2: 0a 385181i bk3: 0a 385181i bk4: 0a 385181i bk5: 0a 385182i bk6: 0a 385182i bk7: 0a 385182i bk8: 0a 385182i bk9: 0a 385182i bk10: 0a 385182i bk11: 0a 385182i bk12: 0a 385182i bk13: 0a 385182i bk14: 0a 385182i bk15: 0a 385183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000125 
total_CMD = 385182 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 385066 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385182 
n_nop = 385156 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00031933
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385182 n_nop=385156 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001246
n_activity=208 dram_eff=0.2308
bk0: 12a 385142i bk1: 12a 385140i bk2: 0a 385181i bk3: 0a 385181i bk4: 0a 385181i bk5: 0a 385182i bk6: 0a 385182i bk7: 0a 385182i bk8: 0a 385182i bk9: 0a 385182i bk10: 0a 385182i bk11: 0a 385182i bk12: 0a 385182i bk13: 0a 385182i bk14: 0a 385182i bk15: 0a 385183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000125 
total_CMD = 385182 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 385066 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385182 
n_nop = 385156 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000327118
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385182 n_nop=385156 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001246
n_activity=208 dram_eff=0.2308
bk0: 12a 385142i bk1: 12a 385141i bk2: 0a 385181i bk3: 0a 385181i bk4: 0a 385181i bk5: 0a 385182i bk6: 0a 385182i bk7: 0a 385182i bk8: 0a 385182i bk9: 0a 385182i bk10: 0a 385182i bk11: 0a 385182i bk12: 0a 385182i bk13: 0a 385182i bk14: 0a 385182i bk15: 0a 385183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000125 
total_CMD = 385182 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 385066 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385182 
n_nop = 385156 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000311541
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385182 n_nop=385156 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001246
n_activity=208 dram_eff=0.2308
bk0: 12a 385142i bk1: 12a 385141i bk2: 0a 385181i bk3: 0a 385181i bk4: 0a 385181i bk5: 0a 385182i bk6: 0a 385182i bk7: 0a 385182i bk8: 0a 385182i bk9: 0a 385182i bk10: 0a 385182i bk11: 0a 385182i bk12: 0a 385182i bk13: 0a 385182i bk14: 0a 385182i bk15: 0a 385183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000125 
total_CMD = 385182 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 385066 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385182 
n_nop = 385156 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000324522
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385182 n_nop=385156 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001246
n_activity=208 dram_eff=0.2308
bk0: 12a 385140i bk1: 12a 385140i bk2: 0a 385181i bk3: 0a 385181i bk4: 0a 385181i bk5: 0a 385182i bk6: 0a 385182i bk7: 0a 385182i bk8: 0a 385182i bk9: 0a 385182i bk10: 0a 385182i bk11: 0a 385182i bk12: 0a 385182i bk13: 0a 385182i bk14: 0a 385182i bk15: 0a 385183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000125 
total_CMD = 385182 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 385066 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385182 
n_nop = 385156 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000329714
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385182 n_nop=385156 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001246
n_activity=208 dram_eff=0.2308
bk0: 12a 385142i bk1: 12a 385141i bk2: 0a 385181i bk3: 0a 385181i bk4: 0a 385181i bk5: 0a 385182i bk6: 0a 385182i bk7: 0a 385182i bk8: 0a 385182i bk9: 0a 385182i bk10: 0a 385182i bk11: 0a 385182i bk12: 0a 385182i bk13: 0a 385182i bk14: 0a 385182i bk15: 0a 385183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000125 
total_CMD = 385182 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 385066 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385182 
n_nop = 385156 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000311541
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385182 n_nop=385160 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001038
n_activity=182 dram_eff=0.2198
bk0: 12a 385142i bk1: 8a 385149i bk2: 0a 385181i bk3: 0a 385181i bk4: 0a 385181i bk5: 0a 385182i bk6: 0a 385182i bk7: 0a 385182i bk8: 0a 385182i bk9: 0a 385182i bk10: 0a 385182i bk11: 0a 385182i bk12: 0a 385182i bk13: 0a 385182i bk14: 0a 385182i bk15: 0a 385183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000104 
total_CMD = 385182 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 385080 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385182 
n_nop = 385160 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000306349
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=385182 n_nop=385164 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.308e-05
n_activity=156 dram_eff=0.2051
bk0: 8a 385149i bk1: 8a 385149i bk2: 0a 385181i bk3: 0a 385181i bk4: 0a 385181i bk5: 0a 385182i bk6: 0a 385182i bk7: 0a 385182i bk8: 0a 385182i bk9: 0a 385182i bk10: 0a 385182i bk11: 0a 385182i bk12: 0a 385182i bk13: 0a 385182i bk14: 0a 385182i bk15: 0a 385183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000083 
total_CMD = 385182 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 385094 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 385182 
n_nop = 385164 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000301156

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2208, Miss = 14, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 2269, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 2621, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[3]: Access = 1663, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1520, Miss = 12, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 1205, Miss = 12, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 1036, Miss = 12, Miss_rate = 0.012, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 1109, Miss = 12, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 2186, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 2274, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[10]: Access = 2932, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 1983, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[12]: Access = 1842, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 1210, Miss = 12, Miss_rate = 0.010, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 1044, Miss = 12, Miss_rate = 0.011, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[15]: Access = 1117, Miss = 12, Miss_rate = 0.011, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 1713, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 1801, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 2454, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 1982, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 1831, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 1149, Miss = 8, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[22]: Access = 985, Miss = 8, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 1054, Miss = 8, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 41188
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0067
L2_total_cache_pending_hits = 1768
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10488
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13580
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15048
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15624
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=41188
icnt_total_pkts_simt_to_mem=29456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.42475
	minimum = 5
	maximum = 13
Network latency average = 5.42475
	minimum = 5
	maximum = 13
Slowest packet = 69207
Flit latency average = 5.42475
	minimum = 5
	maximum = 13
Slowest flit = 69207
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00794188
	minimum = 0 (at node 4)
	maximum = 0.0169064 (at node 26)
Accepted packet rate average = 0.00794188
	minimum = 0 (at node 4)
	maximum = 0.0217007 (at node 0)
Injected flit rate average = 0.00794188
	minimum = 0 (at node 4)
	maximum = 0.0169064 (at node 26)
Accepted flit rate average= 0.00794188
	minimum = 0 (at node 4)
	maximum = 0.0217007 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.58695 (24 samples)
	minimum = 5 (24 samples)
	maximum = 20.0417 (24 samples)
Network latency average = 5.58692 (24 samples)
	minimum = 5 (24 samples)
	maximum = 20.0417 (24 samples)
Flit latency average = 5.58692 (24 samples)
	minimum = 5 (24 samples)
	maximum = 20.0417 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.0091863 (24 samples)
	minimum = 0.000150025 (24 samples)
	maximum = 0.0271483 (24 samples)
Accepted packet rate average = 0.0091863 (24 samples)
	minimum = 3.75062e-05 (24 samples)
	maximum = 0.0264616 (24 samples)
Injected flit rate average = 0.0091863 (24 samples)
	minimum = 0.000150025 (24 samples)
	maximum = 0.0271483 (24 samples)
Accepted flit rate average = 0.0091863 (24 samples)
	minimum = 3.75062e-05 (24 samples)
	maximum = 0.0264616 (24 samples)
Injected packet size average = 1 (24 samples)
Accepted packet size average = 1 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 28910 (inst/sec)
gpgpu_simulation_rate = 4472 (cycle/sec)
gpgpu_silicon_slowdown = 187164x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (7,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 25: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 25 
gpu_sim_cycle = 7923
gpu_sim_insn = 42805
gpu_ipc =       5.4026
gpu_tot_sim_cycle = 222586
gpu_tot_sim_insn = 1430497
gpu_tot_ipc =       6.4267
gpu_tot_issued_cta = 235
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5938% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1122
partiton_level_parallism_total  =       0.1363
partiton_level_parallism_util =       1.2504
partiton_level_parallism_util_total  =       1.3114
L2_BW  =       4.0702 GB/Sec
L2_BW_total  =       5.1011 GB/Sec
gpu_total_sim_rate=28609

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64724
	L1I_total_cache_misses = 4090
	L1I_total_cache_miss_rate = 0.0632
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1744
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0401
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1674
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60634
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4090
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1744
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 64724

Total_core_cache_fail_stats:
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
11366, 
gpgpu_n_tot_thrd_icount = 4137984
gpgpu_n_tot_w_icount = 129312
gpgpu_n_stall_shd_mem = 116795
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15510
gpgpu_n_mem_write_global = 10810
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 67915
gpgpu_n_store_insn = 60160
gpgpu_n_shmem_insn = 428875
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 27904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 98700
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18095
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238	W0_Idle:6551896	W0_Scoreboard:1213314	W1:5640	W2:4700	W3:4700	W4:4700	W5:4700	W6:4700	W7:4700	W8:4700	W9:4700	W10:4700	W11:4700	W12:4700	W13:4700	W14:4700	W15:4700	W16:57872	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:72567	WS1:1265	WS2:0	WS3:0	
dual_issue_nums: WS0:27273	WS1:467	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 124080 {8:15510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432400 {40:10810,}
traffic_breakdown_coretomem[INST_ACC_R] = 32088 {8:4011,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 620400 {40:15510,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86480 {8:10810,}
traffic_breakdown_memtocore[INST_ACC_R] = 641760 {40:16044,}
maxmflatency = 262 
max_icnt2mem_latency = 60 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	44 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26346 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22554 	6291 	1277 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24754 	1594 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	245 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.666667 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/26 = 10.692307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        14        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 278
min_bank_accesses = 0!
chip skew: 26/16 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2411      2507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2559      2505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2501      2496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2279      2411    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2529      2575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2634      2571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2570      2554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2370      2459    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2559      2566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2639      2602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2594      3832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3708      3719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       141       140       141       136       141       136       151       173       156       160       155       166
dram[1]:        185       155       187       152       177       141       136       136       136       136       189       138       189       148       187       154
dram[2]:        152       148       147       147       140       143       136       136       136       136       140       144       141       144       150       145
dram[3]:        144       145       144       140       142       136       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       141       151       142       136       142       136       170       171       169       162       164       165
dram[5]:        185       156       187       155       182       144       136       136       136       136       189       138       189       148       187       154
dram[6]:        152       148       148       146       141       142       136       136       136       136       140       144       141       145       150       145
dram[7]:        144       144       144       140       143       136       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       141       140       142       136       141       136       151       172       156       160       155       164
dram[9]:        192       165       195       161       188       151       136       136       136       136       189       138       189       175       190       174
dram[10]:        165       148       158       148       143       142       136       136       136       136       140       144       148       144       169       145
dram[11]:        144       143       145       139       141       136       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=399399 n_nop=399367 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001302
n_activity=318 dram_eff=0.1635
bk0: 14a 399290i bk1: 12a 399354i bk2: 0a 399396i bk3: 0a 399397i bk4: 0a 399397i bk5: 0a 399398i bk6: 0a 399399i bk7: 0a 399399i bk8: 0a 399399i bk9: 0a 399399i bk10: 0a 399399i bk11: 0a 399399i bk12: 0a 399400i bk13: 0a 399401i bk14: 0a 399401i bk15: 0a 399401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000130 
total_CMD = 399399 
util_bw = 52 
Wasted_Col = 102 
Wasted_Row = 32 
Idle = 399213 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399399 
n_nop = 399367 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00062594
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=399399 n_nop=399373 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001202
n_activity=208 dram_eff=0.2308
bk0: 12a 399359i bk1: 12a 399358i bk2: 0a 399398i bk3: 0a 399398i bk4: 0a 399398i bk5: 0a 399399i bk6: 0a 399399i bk7: 0a 399399i bk8: 0a 399399i bk9: 0a 399399i bk10: 0a 399399i bk11: 0a 399399i bk12: 0a 399399i bk13: 0a 399399i bk14: 0a 399399i bk15: 0a 399400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000120 
total_CMD = 399399 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 399283 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399399 
n_nop = 399373 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000310466
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=399399 n_nop=399373 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001202
n_activity=208 dram_eff=0.2308
bk0: 12a 399358i bk1: 12a 399357i bk2: 0a 399398i bk3: 0a 399398i bk4: 0a 399398i bk5: 0a 399399i bk6: 0a 399399i bk7: 0a 399399i bk8: 0a 399399i bk9: 0a 399399i bk10: 0a 399399i bk11: 0a 399399i bk12: 0a 399399i bk13: 0a 399399i bk14: 0a 399399i bk15: 0a 399400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000120 
total_CMD = 399399 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 399283 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399399 
n_nop = 399373 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00031297
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=399399 n_nop=399373 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001202
n_activity=208 dram_eff=0.2308
bk0: 12a 399359i bk1: 12a 399358i bk2: 0a 399398i bk3: 0a 399398i bk4: 0a 399398i bk5: 0a 399399i bk6: 0a 399399i bk7: 0a 399399i bk8: 0a 399399i bk9: 0a 399399i bk10: 0a 399399i bk11: 0a 399399i bk12: 0a 399399i bk13: 0a 399399i bk14: 0a 399399i bk15: 0a 399400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000120 
total_CMD = 399399 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 399283 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399399 
n_nop = 399373 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000300451
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=399399 n_nop=399373 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001202
n_activity=208 dram_eff=0.2308
bk0: 12a 399358i bk1: 12a 399358i bk2: 0a 399398i bk3: 0a 399398i bk4: 0a 399398i bk5: 0a 399399i bk6: 0a 399399i bk7: 0a 399399i bk8: 0a 399399i bk9: 0a 399399i bk10: 0a 399399i bk11: 0a 399399i bk12: 0a 399399i bk13: 0a 399399i bk14: 0a 399399i bk15: 0a 399400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000120 
total_CMD = 399399 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 399283 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399399 
n_nop = 399373 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000307963
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=399399 n_nop=399373 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001202
n_activity=208 dram_eff=0.2308
bk0: 12a 399359i bk1: 12a 399357i bk2: 0a 399398i bk3: 0a 399398i bk4: 0a 399398i bk5: 0a 399399i bk6: 0a 399399i bk7: 0a 399399i bk8: 0a 399399i bk9: 0a 399399i bk10: 0a 399399i bk11: 0a 399399i bk12: 0a 399399i bk13: 0a 399399i bk14: 0a 399399i bk15: 0a 399400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000120 
total_CMD = 399399 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 399283 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399399 
n_nop = 399373 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000315474
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=399399 n_nop=399373 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001202
n_activity=208 dram_eff=0.2308
bk0: 12a 399359i bk1: 12a 399358i bk2: 0a 399398i bk3: 0a 399398i bk4: 0a 399398i bk5: 0a 399399i bk6: 0a 399399i bk7: 0a 399399i bk8: 0a 399399i bk9: 0a 399399i bk10: 0a 399399i bk11: 0a 399399i bk12: 0a 399399i bk13: 0a 399399i bk14: 0a 399399i bk15: 0a 399400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000120 
total_CMD = 399399 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 399283 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399399 
n_nop = 399373 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000300451
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=399399 n_nop=399373 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001202
n_activity=208 dram_eff=0.2308
bk0: 12a 399359i bk1: 12a 399358i bk2: 0a 399398i bk3: 0a 399398i bk4: 0a 399398i bk5: 0a 399399i bk6: 0a 399399i bk7: 0a 399399i bk8: 0a 399399i bk9: 0a 399399i bk10: 0a 399399i bk11: 0a 399399i bk12: 0a 399399i bk13: 0a 399399i bk14: 0a 399399i bk15: 0a 399400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000120 
total_CMD = 399399 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 399283 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399399 
n_nop = 399373 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00031297
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=399399 n_nop=399373 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001202
n_activity=208 dram_eff=0.2308
bk0: 12a 399357i bk1: 12a 399357i bk2: 0a 399398i bk3: 0a 399398i bk4: 0a 399398i bk5: 0a 399399i bk6: 0a 399399i bk7: 0a 399399i bk8: 0a 399399i bk9: 0a 399399i bk10: 0a 399399i bk11: 0a 399399i bk12: 0a 399399i bk13: 0a 399399i bk14: 0a 399399i bk15: 0a 399400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000120 
total_CMD = 399399 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 399283 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399399 
n_nop = 399373 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000317978
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=399399 n_nop=399373 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001202
n_activity=208 dram_eff=0.2308
bk0: 12a 399359i bk1: 12a 399358i bk2: 0a 399398i bk3: 0a 399398i bk4: 0a 399398i bk5: 0a 399399i bk6: 0a 399399i bk7: 0a 399399i bk8: 0a 399399i bk9: 0a 399399i bk10: 0a 399399i bk11: 0a 399399i bk12: 0a 399399i bk13: 0a 399399i bk14: 0a 399399i bk15: 0a 399400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000120 
total_CMD = 399399 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 399283 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399399 
n_nop = 399373 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000300451
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=399399 n_nop=399377 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001002
n_activity=182 dram_eff=0.2198
bk0: 12a 399359i bk1: 8a 399366i bk2: 0a 399398i bk3: 0a 399398i bk4: 0a 399398i bk5: 0a 399399i bk6: 0a 399399i bk7: 0a 399399i bk8: 0a 399399i bk9: 0a 399399i bk10: 0a 399399i bk11: 0a 399399i bk12: 0a 399399i bk13: 0a 399399i bk14: 0a 399399i bk15: 0a 399400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000100 
total_CMD = 399399 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 399297 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399399 
n_nop = 399377 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000295444
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=399399 n_nop=399381 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.012e-05
n_activity=156 dram_eff=0.2051
bk0: 8a 399366i bk1: 8a 399366i bk2: 0a 399398i bk3: 0a 399398i bk4: 0a 399398i bk5: 0a 399399i bk6: 0a 399399i bk7: 0a 399399i bk8: 0a 399399i bk9: 0a 399399i bk10: 0a 399399i bk11: 0a 399399i bk12: 0a 399399i bk13: 0a 399399i bk14: 0a 399399i bk15: 0a 399400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000080 
total_CMD = 399399 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 399311 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 399399 
n_nop = 399381 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000290436

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2208, Miss = 14, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 2269, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 2649, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[3]: Access = 1691, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1653, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 1207, Miss = 12, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 1186, Miss = 12, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 1111, Miss = 12, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 2186, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 2274, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[10]: Access = 2988, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 2039, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[12]: Access = 2002, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 1212, Miss = 12, Miss_rate = 0.010, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 1197, Miss = 12, Miss_rate = 0.010, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[15]: Access = 1119, Miss = 12, Miss_rate = 0.011, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 1713, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 1801, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 2510, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 2038, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 1993, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 1152, Miss = 8, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[22]: Access = 1137, Miss = 8, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 1057, Miss = 8, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 42392
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0066
L2_total_cache_pending_hits = 1768
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10810
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14000
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15510
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10810
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16044
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=42392
icnt_total_pkts_simt_to_mem=30345
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.53512
	minimum = 5
	maximum = 14
Network latency average = 5.53512
	minimum = 5
	maximum = 14
Slowest packet = 71491
Flit latency average = 5.53512
	minimum = 5
	maximum = 14
Slowest flit = 71491
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00695178
	minimum = 0 (at node 0)
	maximum = 0.0204468 (at node 34)
Accepted packet rate average = 0.00695178
	minimum = 0 (at node 0)
	maximum = 0.0217089 (at node 4)
Injected flit rate average = 0.00695178
	minimum = 0 (at node 0)
	maximum = 0.0204468 (at node 34)
Accepted flit rate average= 0.00695178
	minimum = 0 (at node 0)
	maximum = 0.0217089 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.58488 (25 samples)
	minimum = 5 (25 samples)
	maximum = 19.8 (25 samples)
Network latency average = 5.58485 (25 samples)
	minimum = 5 (25 samples)
	maximum = 19.8 (25 samples)
Flit latency average = 5.58485 (25 samples)
	minimum = 5 (25 samples)
	maximum = 19.8 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.00909692 (25 samples)
	minimum = 0.000144024 (25 samples)
	maximum = 0.0268802 (25 samples)
Accepted packet rate average = 0.00909692 (25 samples)
	minimum = 3.60059e-05 (25 samples)
	maximum = 0.0262715 (25 samples)
Injected flit rate average = 0.00909692 (25 samples)
	minimum = 0.000144024 (25 samples)
	maximum = 0.0268802 (25 samples)
Accepted flit rate average = 0.00909692 (25 samples)
	minimum = 3.60059e-05 (25 samples)
	maximum = 0.0262715 (25 samples)
Injected packet size average = 1 (25 samples)
Accepted packet size average = 1 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 50 sec (50 sec)
gpgpu_simulation_rate = 28609 (inst/sec)
gpgpu_simulation_rate = 4451 (cycle/sec)
gpgpu_silicon_slowdown = 188047x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (6,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 26: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 26 
gpu_sim_cycle = 7915
gpu_sim_insn = 36690
gpu_ipc =       4.6355
gpu_tot_sim_cycle = 230501
gpu_tot_sim_insn = 1467187
gpu_tot_ipc =       6.3652
gpu_tot_issued_cta = 241
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5930% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0963
partiton_level_parallism_total  =       0.1350
partiton_level_parallism_util =       1.2310
partiton_level_parallism_util_total  =       1.3093
L2_BW  =       3.4922 GB/Sec
L2_BW_total  =       5.0458 GB/Sec
gpu_total_sim_rate=28768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66380
	L1I_total_cache_misses = 4180
	L1I_total_cache_miss_rate = 0.0630
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1722
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 62200
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4180
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66380

Total_core_cache_fail_stats:
ctas_completed 241, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
12024, 
gpgpu_n_tot_thrd_icount = 4243968
gpgpu_n_tot_w_icount = 132624
gpgpu_n_stall_shd_mem = 119777
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15906
gpgpu_n_mem_write_global = 11086
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 69649
gpgpu_n_store_insn = 61696
gpgpu_n_shmem_insn = 439825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 101220
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18557
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238	W0_Idle:6707576	W0_Scoreboard:1244542	W1:5784	W2:4820	W3:4820	W4:4820	W5:4820	W6:4820	W7:4820	W8:4820	W9:4820	W10:4820	W11:4820	W12:4820	W13:4820	W14:4820	W15:4820	W16:59360	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:74607	WS1:1265	WS2:0	WS3:0	
dual_issue_nums: WS0:27909	WS1:467	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 127248 {8:15906,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 443440 {40:11086,}
traffic_breakdown_coretomem[INST_ACC_R] = 32808 {8:4101,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 636240 {40:15906,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 88688 {8:11086,}
traffic_breakdown_memtocore[INST_ACC_R] = 656160 {40:16404,}
maxmflatency = 262 
max_icnt2mem_latency = 60 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	44 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27018 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23154 	6453 	1277 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25403 	1617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	254 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.666667 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/26 = 10.692307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        14        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 278
min_bank_accesses = 0!
chip skew: 26/16 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2411      2507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2559      2505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2501      2496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2394      2468    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2529      2575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2634      2571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2570      2554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2485      2527    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2559      2566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2639      2602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2594      3832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3931      3839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       141       140       141       136       141       136       151       173       156       160       155       166
dram[1]:        185       155       187       152       177       141       136       136       136       136       189       138       189       148       187       154
dram[2]:        152       148       147       147       140       143       136       136       136       136       140       144       141       144       150       145
dram[3]:        144       145       144       140       142       139       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       141       151       142       136       142       136       170       171       169       162       164       165
dram[5]:        185       156       187       155       182       144       136       136       136       136       189       138       189       148       187       154
dram[6]:        152       148       148       146       141       142       136       136       136       136       140       144       141       145       150       145
dram[7]:        144       144       144       140       143       139       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       141       140       142       136       141       136       151       172       156       160       155       164
dram[9]:        192       165       195       161       188       151       136       136       136       136       189       138       189       175       190       174
dram[10]:        165       148       158       148       143       142       136       136       136       136       140       144       148       144       169       145
dram[11]:        144       143       145       139       141       139       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=413601 n_nop=413569 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001257
n_activity=318 dram_eff=0.1635
bk0: 14a 413492i bk1: 12a 413556i bk2: 0a 413598i bk3: 0a 413599i bk4: 0a 413599i bk5: 0a 413600i bk6: 0a 413601i bk7: 0a 413601i bk8: 0a 413601i bk9: 0a 413601i bk10: 0a 413601i bk11: 0a 413601i bk12: 0a 413602i bk13: 0a 413603i bk14: 0a 413603i bk15: 0a 413603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 413601 
util_bw = 52 
Wasted_Col = 102 
Wasted_Row = 32 
Idle = 413415 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413601 
n_nop = 413569 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000604447
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=413601 n_nop=413575 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001161
n_activity=208 dram_eff=0.2308
bk0: 12a 413561i bk1: 12a 413560i bk2: 0a 413600i bk3: 0a 413600i bk4: 0a 413600i bk5: 0a 413601i bk6: 0a 413601i bk7: 0a 413601i bk8: 0a 413601i bk9: 0a 413601i bk10: 0a 413601i bk11: 0a 413601i bk12: 0a 413601i bk13: 0a 413601i bk14: 0a 413601i bk15: 0a 413602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 413601 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 413485 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413601 
n_nop = 413575 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000299806
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=413601 n_nop=413575 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001161
n_activity=208 dram_eff=0.2308
bk0: 12a 413560i bk1: 12a 413559i bk2: 0a 413600i bk3: 0a 413600i bk4: 0a 413600i bk5: 0a 413601i bk6: 0a 413601i bk7: 0a 413601i bk8: 0a 413601i bk9: 0a 413601i bk10: 0a 413601i bk11: 0a 413601i bk12: 0a 413601i bk13: 0a 413601i bk14: 0a 413601i bk15: 0a 413602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 413601 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 413485 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413601 
n_nop = 413575 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000302224
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=413601 n_nop=413575 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001161
n_activity=208 dram_eff=0.2308
bk0: 12a 413561i bk1: 12a 413560i bk2: 0a 413600i bk3: 0a 413600i bk4: 0a 413600i bk5: 0a 413601i bk6: 0a 413601i bk7: 0a 413601i bk8: 0a 413601i bk9: 0a 413601i bk10: 0a 413601i bk11: 0a 413601i bk12: 0a 413601i bk13: 0a 413601i bk14: 0a 413601i bk15: 0a 413602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 413601 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 413485 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413601 
n_nop = 413575 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000290135
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=413601 n_nop=413575 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001161
n_activity=208 dram_eff=0.2308
bk0: 12a 413560i bk1: 12a 413560i bk2: 0a 413600i bk3: 0a 413600i bk4: 0a 413600i bk5: 0a 413601i bk6: 0a 413601i bk7: 0a 413601i bk8: 0a 413601i bk9: 0a 413601i bk10: 0a 413601i bk11: 0a 413601i bk12: 0a 413601i bk13: 0a 413601i bk14: 0a 413601i bk15: 0a 413602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 413601 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 413485 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413601 
n_nop = 413575 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000297388
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=413601 n_nop=413575 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001161
n_activity=208 dram_eff=0.2308
bk0: 12a 413561i bk1: 12a 413559i bk2: 0a 413600i bk3: 0a 413600i bk4: 0a 413600i bk5: 0a 413601i bk6: 0a 413601i bk7: 0a 413601i bk8: 0a 413601i bk9: 0a 413601i bk10: 0a 413601i bk11: 0a 413601i bk12: 0a 413601i bk13: 0a 413601i bk14: 0a 413601i bk15: 0a 413602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 413601 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 413485 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413601 
n_nop = 413575 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000304641
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=413601 n_nop=413575 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001161
n_activity=208 dram_eff=0.2308
bk0: 12a 413561i bk1: 12a 413560i bk2: 0a 413600i bk3: 0a 413600i bk4: 0a 413600i bk5: 0a 413601i bk6: 0a 413601i bk7: 0a 413601i bk8: 0a 413601i bk9: 0a 413601i bk10: 0a 413601i bk11: 0a 413601i bk12: 0a 413601i bk13: 0a 413601i bk14: 0a 413601i bk15: 0a 413602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 413601 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 413485 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413601 
n_nop = 413575 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000290135
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=413601 n_nop=413575 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001161
n_activity=208 dram_eff=0.2308
bk0: 12a 413561i bk1: 12a 413560i bk2: 0a 413600i bk3: 0a 413600i bk4: 0a 413600i bk5: 0a 413601i bk6: 0a 413601i bk7: 0a 413601i bk8: 0a 413601i bk9: 0a 413601i bk10: 0a 413601i bk11: 0a 413601i bk12: 0a 413601i bk13: 0a 413601i bk14: 0a 413601i bk15: 0a 413602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 413601 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 413485 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413601 
n_nop = 413575 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000302224
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=413601 n_nop=413575 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001161
n_activity=208 dram_eff=0.2308
bk0: 12a 413559i bk1: 12a 413559i bk2: 0a 413600i bk3: 0a 413600i bk4: 0a 413600i bk5: 0a 413601i bk6: 0a 413601i bk7: 0a 413601i bk8: 0a 413601i bk9: 0a 413601i bk10: 0a 413601i bk11: 0a 413601i bk12: 0a 413601i bk13: 0a 413601i bk14: 0a 413601i bk15: 0a 413602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 413601 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 413485 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413601 
n_nop = 413575 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000307059
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=413601 n_nop=413575 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001161
n_activity=208 dram_eff=0.2308
bk0: 12a 413561i bk1: 12a 413560i bk2: 0a 413600i bk3: 0a 413600i bk4: 0a 413600i bk5: 0a 413601i bk6: 0a 413601i bk7: 0a 413601i bk8: 0a 413601i bk9: 0a 413601i bk10: 0a 413601i bk11: 0a 413601i bk12: 0a 413601i bk13: 0a 413601i bk14: 0a 413601i bk15: 0a 413602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 413601 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 413485 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413601 
n_nop = 413575 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000290135
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=413601 n_nop=413579 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.671e-05
n_activity=182 dram_eff=0.2198
bk0: 12a 413561i bk1: 8a 413568i bk2: 0a 413600i bk3: 0a 413600i bk4: 0a 413600i bk5: 0a 413601i bk6: 0a 413601i bk7: 0a 413601i bk8: 0a 413601i bk9: 0a 413601i bk10: 0a 413601i bk11: 0a 413601i bk12: 0a 413601i bk13: 0a 413601i bk14: 0a 413601i bk15: 0a 413602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000097 
total_CMD = 413601 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 413499 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413601 
n_nop = 413579 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000285299
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=413601 n_nop=413583 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.737e-05
n_activity=156 dram_eff=0.2051
bk0: 8a 413568i bk1: 8a 413568i bk2: 0a 413600i bk3: 0a 413600i bk4: 0a 413600i bk5: 0a 413601i bk6: 0a 413601i bk7: 0a 413601i bk8: 0a 413601i bk9: 0a 413601i bk10: 0a 413601i bk11: 0a 413601i bk12: 0a 413601i bk13: 0a 413601i bk14: 0a 413601i bk15: 0a 413602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000077 
total_CMD = 413601 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 413513 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 413601 
n_nop = 413583 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000280464

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2208, Miss = 14, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 2269, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 2673, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[3]: Access = 1715, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1717, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 1259, Miss = 12, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 1262, Miss = 12, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 1167, Miss = 12, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 2186, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 2274, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[10]: Access = 3036, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 2087, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[12]: Access = 2090, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 1264, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 1273, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[15]: Access = 1175, Miss = 12, Miss_rate = 0.010, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 1713, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 1801, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 2558, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 2086, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 2081, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 1204, Miss = 8, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[22]: Access = 1213, Miss = 8, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 1113, Miss = 8, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 43424
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0064
L2_total_cache_pending_hits = 1768
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11086
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14360
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15906
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11086
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16404
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=43424
icnt_total_pkts_simt_to_mem=31107
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.32609
	minimum = 5
	maximum = 10
Network latency average = 5.32609
	minimum = 5
	maximum = 10
Slowest packet = 72739
Flit latency average = 5.32609
	minimum = 5
	maximum = 10
Slowest flit = 72739
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00596469
	minimum = 0 (at node 3)
	maximum = 0.0160455 (at node 0)
Accepted packet rate average = 0.00596469
	minimum = 0 (at node 3)
	maximum = 0.0217309 (at node 0)
Injected flit rate average = 0.00596469
	minimum = 0 (at node 3)
	maximum = 0.0160455 (at node 0)
Accepted flit rate average= 0.00596469
	minimum = 0 (at node 3)
	maximum = 0.0217309 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.57492 (26 samples)
	minimum = 5 (26 samples)
	maximum = 19.4231 (26 samples)
Network latency average = 5.5749 (26 samples)
	minimum = 5 (26 samples)
	maximum = 19.4231 (26 samples)
Flit latency average = 5.5749 (26 samples)
	minimum = 5 (26 samples)
	maximum = 19.4231 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.00897645 (26 samples)
	minimum = 0.000138484 (26 samples)
	maximum = 0.0264635 (26 samples)
Accepted packet rate average = 0.00897645 (26 samples)
	minimum = 3.46211e-05 (26 samples)
	maximum = 0.0260969 (26 samples)
Injected flit rate average = 0.00897645 (26 samples)
	minimum = 0.000138484 (26 samples)
	maximum = 0.0264635 (26 samples)
Accepted flit rate average = 0.00897645 (26 samples)
	minimum = 3.46211e-05 (26 samples)
	maximum = 0.0260969 (26 samples)
Injected packet size average = 1 (26 samples)
Accepted packet size average = 1 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 51 sec (51 sec)
gpgpu_simulation_rate = 28768 (inst/sec)
gpgpu_simulation_rate = 4519 (cycle/sec)
gpgpu_silicon_slowdown = 185217x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (5,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 27: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 27 
gpu_sim_cycle = 7911
gpu_sim_insn = 30575
gpu_ipc =       3.8649
gpu_tot_sim_cycle = 238412
gpu_tot_sim_insn = 1497762
gpu_tot_ipc =       6.2822
gpu_tot_issued_cta = 246
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5924% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0803
partiton_level_parallism_total  =       0.1331
partiton_level_parallism_util =       1.1891
partiton_level_parallism_util_total  =       1.3067
L2_BW  =       2.9117 GB/Sec
L2_BW_total  =       4.9750 GB/Sec
gpu_total_sim_rate=28803

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 67760
	L1I_total_cache_misses = 4255
	L1I_total_cache_miss_rate = 0.0628
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1832
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0382
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1762
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 63505
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4255
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1832
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 67760

Total_core_cache_fail_stats:
ctas_completed 246, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
12024, 
gpgpu_n_tot_thrd_icount = 4332288
gpgpu_n_tot_w_icount = 135384
gpgpu_n_stall_shd_mem = 122262
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16236
gpgpu_n_mem_write_global = 11316
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 71094
gpgpu_n_store_insn = 62976
gpgpu_n_shmem_insn = 448950
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 29312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103320
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18942
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238	W0_Idle:6837265	W0_Scoreboard:1270567	W1:5904	W2:4920	W3:4920	W4:4920	W5:4920	W6:4920	W7:4920	W8:4920	W9:4920	W10:4920	W11:4920	W12:4920	W13:4920	W14:4920	W15:4920	W16:60600	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:76307	WS1:1265	WS2:0	WS3:0	
dual_issue_nums: WS0:28439	WS1:467	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 129888 {8:16236,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 452640 {40:11316,}
traffic_breakdown_coretomem[INST_ACC_R] = 33408 {8:4176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 649440 {40:16236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 90528 {8:11316,}
traffic_breakdown_memtocore[INST_ACC_R] = 668160 {40:16704,}
maxmflatency = 262 
max_icnt2mem_latency = 60 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	44 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27578 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23634 	6608 	1277 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25938 	1642 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	262 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.666667 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/26 = 10.692307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        14        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 278
min_bank_accesses = 0!
chip skew: 26/16 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2411      2507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2559      2505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2501      2496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2394      2468    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2529      2575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2634      2571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2570      2554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2485      2527    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2559      2566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2639      2602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2594      3832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3931      3839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       141       140       141       136       141       136       151       173       156       160       155       166
dram[1]:        185       155       187       152       177       141       136       136       136       136       189       138       189       148       187       154
dram[2]:        152       148       147       147       140       143       136       136       136       136       140       144       141       144       150       145
dram[3]:        144       145       144       141       142       140       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       141       151       142       136       142       136       170       171       169       162       164       165
dram[5]:        185       156       187       155       182       144       136       136       136       136       189       138       189       148       187       154
dram[6]:        152       148       148       146       141       142       136       136       136       136       140       144       141       145       150       145
dram[7]:        144       144       144       141       143       140       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       141       140       142       136       141       136       151       172       156       160       155       164
dram[9]:        192       165       195       161       188       151       136       136       136       136       189       138       189       175       190       174
dram[10]:        165       148       158       148       143       142       136       136       136       136       140       144       148       144       169       145
dram[11]:        144       143       145       141       141       141       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=427796 n_nop=427764 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001216
n_activity=318 dram_eff=0.1635
bk0: 14a 427687i bk1: 12a 427751i bk2: 0a 427793i bk3: 0a 427794i bk4: 0a 427794i bk5: 0a 427795i bk6: 0a 427796i bk7: 0a 427796i bk8: 0a 427796i bk9: 0a 427796i bk10: 0a 427796i bk11: 0a 427796i bk12: 0a 427797i bk13: 0a 427798i bk14: 0a 427798i bk15: 0a 427798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000122 
total_CMD = 427796 
util_bw = 52 
Wasted_Col = 102 
Wasted_Row = 32 
Idle = 427610 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427796 
n_nop = 427764 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000584391
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=427796 n_nop=427770 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001122
n_activity=208 dram_eff=0.2308
bk0: 12a 427756i bk1: 12a 427755i bk2: 0a 427795i bk3: 0a 427795i bk4: 0a 427795i bk5: 0a 427796i bk6: 0a 427796i bk7: 0a 427796i bk8: 0a 427796i bk9: 0a 427796i bk10: 0a 427796i bk11: 0a 427796i bk12: 0a 427796i bk13: 0a 427796i bk14: 0a 427796i bk15: 0a 427797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 427796 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 427680 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427796 
n_nop = 427770 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000289858
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=427796 n_nop=427770 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001122
n_activity=208 dram_eff=0.2308
bk0: 12a 427755i bk1: 12a 427754i bk2: 0a 427795i bk3: 0a 427795i bk4: 0a 427795i bk5: 0a 427796i bk6: 0a 427796i bk7: 0a 427796i bk8: 0a 427796i bk9: 0a 427796i bk10: 0a 427796i bk11: 0a 427796i bk12: 0a 427796i bk13: 0a 427796i bk14: 0a 427796i bk15: 0a 427797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 427796 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 427680 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427796 
n_nop = 427770 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000292195
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=427796 n_nop=427770 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001122
n_activity=208 dram_eff=0.2308
bk0: 12a 427756i bk1: 12a 427755i bk2: 0a 427795i bk3: 0a 427795i bk4: 0a 427795i bk5: 0a 427796i bk6: 0a 427796i bk7: 0a 427796i bk8: 0a 427796i bk9: 0a 427796i bk10: 0a 427796i bk11: 0a 427796i bk12: 0a 427796i bk13: 0a 427796i bk14: 0a 427796i bk15: 0a 427797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 427796 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 427680 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427796 
n_nop = 427770 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000280508
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=427796 n_nop=427770 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001122
n_activity=208 dram_eff=0.2308
bk0: 12a 427755i bk1: 12a 427755i bk2: 0a 427795i bk3: 0a 427795i bk4: 0a 427795i bk5: 0a 427796i bk6: 0a 427796i bk7: 0a 427796i bk8: 0a 427796i bk9: 0a 427796i bk10: 0a 427796i bk11: 0a 427796i bk12: 0a 427796i bk13: 0a 427796i bk14: 0a 427796i bk15: 0a 427797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 427796 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 427680 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427796 
n_nop = 427770 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00028752
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=427796 n_nop=427770 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001122
n_activity=208 dram_eff=0.2308
bk0: 12a 427756i bk1: 12a 427754i bk2: 0a 427795i bk3: 0a 427795i bk4: 0a 427795i bk5: 0a 427796i bk6: 0a 427796i bk7: 0a 427796i bk8: 0a 427796i bk9: 0a 427796i bk10: 0a 427796i bk11: 0a 427796i bk12: 0a 427796i bk13: 0a 427796i bk14: 0a 427796i bk15: 0a 427797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 427796 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 427680 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427796 
n_nop = 427770 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000294533
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=427796 n_nop=427770 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001122
n_activity=208 dram_eff=0.2308
bk0: 12a 427756i bk1: 12a 427755i bk2: 0a 427795i bk3: 0a 427795i bk4: 0a 427795i bk5: 0a 427796i bk6: 0a 427796i bk7: 0a 427796i bk8: 0a 427796i bk9: 0a 427796i bk10: 0a 427796i bk11: 0a 427796i bk12: 0a 427796i bk13: 0a 427796i bk14: 0a 427796i bk15: 0a 427797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 427796 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 427680 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427796 
n_nop = 427770 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000280508
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=427796 n_nop=427770 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001122
n_activity=208 dram_eff=0.2308
bk0: 12a 427756i bk1: 12a 427755i bk2: 0a 427795i bk3: 0a 427795i bk4: 0a 427795i bk5: 0a 427796i bk6: 0a 427796i bk7: 0a 427796i bk8: 0a 427796i bk9: 0a 427796i bk10: 0a 427796i bk11: 0a 427796i bk12: 0a 427796i bk13: 0a 427796i bk14: 0a 427796i bk15: 0a 427797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 427796 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 427680 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427796 
n_nop = 427770 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000292195
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=427796 n_nop=427770 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001122
n_activity=208 dram_eff=0.2308
bk0: 12a 427754i bk1: 12a 427754i bk2: 0a 427795i bk3: 0a 427795i bk4: 0a 427795i bk5: 0a 427796i bk6: 0a 427796i bk7: 0a 427796i bk8: 0a 427796i bk9: 0a 427796i bk10: 0a 427796i bk11: 0a 427796i bk12: 0a 427796i bk13: 0a 427796i bk14: 0a 427796i bk15: 0a 427797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 427796 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 427680 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427796 
n_nop = 427770 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00029687
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=427796 n_nop=427770 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001122
n_activity=208 dram_eff=0.2308
bk0: 12a 427756i bk1: 12a 427755i bk2: 0a 427795i bk3: 0a 427795i bk4: 0a 427795i bk5: 0a 427796i bk6: 0a 427796i bk7: 0a 427796i bk8: 0a 427796i bk9: 0a 427796i bk10: 0a 427796i bk11: 0a 427796i bk12: 0a 427796i bk13: 0a 427796i bk14: 0a 427796i bk15: 0a 427797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 427796 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 427680 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427796 
n_nop = 427770 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000280508
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=427796 n_nop=427774 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.35e-05
n_activity=182 dram_eff=0.2198
bk0: 12a 427756i bk1: 8a 427763i bk2: 0a 427795i bk3: 0a 427795i bk4: 0a 427795i bk5: 0a 427796i bk6: 0a 427796i bk7: 0a 427796i bk8: 0a 427796i bk9: 0a 427796i bk10: 0a 427796i bk11: 0a 427796i bk12: 0a 427796i bk13: 0a 427796i bk14: 0a 427796i bk15: 0a 427797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000094 
total_CMD = 427796 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 427694 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427796 
n_nop = 427774 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000275832
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=427796 n_nop=427778 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.48e-05
n_activity=156 dram_eff=0.2051
bk0: 8a 427763i bk1: 8a 427763i bk2: 0a 427795i bk3: 0a 427795i bk4: 0a 427795i bk5: 0a 427796i bk6: 0a 427796i bk7: 0a 427796i bk8: 0a 427796i bk9: 0a 427796i bk10: 0a 427796i bk11: 0a 427796i bk12: 0a 427796i bk13: 0a 427796i bk14: 0a 427796i bk15: 0a 427797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000075 
total_CMD = 427796 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 427708 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427796 
n_nop = 427778 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000037 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000271157

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2210, Miss = 14, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 2269, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 2693, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[3]: Access = 1735, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1737, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 1333, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 1263, Miss = 12, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 1275, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 2187, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 2274, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[10]: Access = 3076, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 2127, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[12]: Access = 2130, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 1339, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 1275, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[15]: Access = 1285, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 1715, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 1801, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 2598, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 2126, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 2121, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 1280, Miss = 8, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[22]: Access = 1215, Miss = 8, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 1220, Miss = 8, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 44284
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0063
L2_total_cache_pending_hits = 1768
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14660
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16236
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11316
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16704
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=44284
icnt_total_pkts_simt_to_mem=31742
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35184
	minimum = 5
	maximum = 10
Network latency average = 5.35184
	minimum = 5
	maximum = 10
Slowest packet = 75112
Flit latency average = 5.35184
	minimum = 5
	maximum = 10
Slowest flit = 75112
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00497309
	minimum = 0 (at node 0)
	maximum = 0.0160536 (at node 3)
Accepted packet rate average = 0.00497309
	minimum = 0 (at node 0)
	maximum = 0.0217419 (at node 3)
Injected flit rate average = 0.00497309
	minimum = 0 (at node 0)
	maximum = 0.0160536 (at node 3)
Accepted flit rate average= 0.00497309
	minimum = 0 (at node 0)
	maximum = 0.0217419 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.56666 (27 samples)
	minimum = 5 (27 samples)
	maximum = 19.0741 (27 samples)
Network latency average = 5.56664 (27 samples)
	minimum = 5 (27 samples)
	maximum = 19.0741 (27 samples)
Flit latency average = 5.56664 (27 samples)
	minimum = 5 (27 samples)
	maximum = 19.0741 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.00882818 (27 samples)
	minimum = 0.000133355 (27 samples)
	maximum = 0.026078 (27 samples)
Accepted packet rate average = 0.00882818 (27 samples)
	minimum = 3.33388e-05 (27 samples)
	maximum = 0.0259356 (27 samples)
Injected flit rate average = 0.00882818 (27 samples)
	minimum = 0.000133355 (27 samples)
	maximum = 0.026078 (27 samples)
Accepted flit rate average = 0.00882818 (27 samples)
	minimum = 3.33388e-05 (27 samples)
	maximum = 0.0259356 (27 samples)
Injected packet size average = 1 (27 samples)
Accepted packet size average = 1 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 28803 (inst/sec)
gpgpu_simulation_rate = 4584 (cycle/sec)
gpgpu_silicon_slowdown = 182591x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (4,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 28: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 28 
gpu_sim_cycle = 7905
gpu_sim_insn = 24460
gpu_ipc =       3.0942
gpu_tot_sim_cycle = 246317
gpu_tot_sim_insn = 1522222
gpu_tot_ipc =       6.1799
gpu_tot_issued_cta = 250
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5920% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0643
partiton_level_parallism_total  =       0.1309
partiton_level_parallism_util =       1.1572
partiton_level_parallism_util_total  =       1.3040
L2_BW  =       2.3311 GB/Sec
L2_BW_total  =       4.8902 GB/Sec
gpu_total_sim_rate=28721

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 68864
	L1I_total_cache_misses = 4315
	L1I_total_cache_miss_rate = 0.0627
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1864
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0376
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1794
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64549
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4315
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1864
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 68864

Total_core_cache_fail_stats:
ctas_completed 250, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
12024, 
gpgpu_n_tot_thrd_icount = 4402944
gpgpu_n_tot_w_icount = 137592
gpgpu_n_stall_shd_mem = 124250
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16500
gpgpu_n_mem_write_global = 11500
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 72250
gpgpu_n_store_insn = 64000
gpgpu_n_shmem_insn = 456250
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 29824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 105000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 19250
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238	W0_Idle:6940960	W0_Scoreboard:1291380	W1:6000	W2:5000	W3:5000	W4:5000	W5:5000	W6:5000	W7:5000	W8:5000	W9:5000	W10:5000	W11:5000	W12:5000	W13:5000	W14:5000	W15:5000	W16:61592	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:77667	WS1:1265	WS2:0	WS3:0	
dual_issue_nums: WS0:28863	WS1:467	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 132000 {8:16500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 460000 {40:11500,}
traffic_breakdown_coretomem[INST_ACC_R] = 33888 {8:4236,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 660000 {40:16500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 92000 {8:11500,}
traffic_breakdown_memtocore[INST_ACC_R] = 677760 {40:16944,}
maxmflatency = 262 
max_icnt2mem_latency = 60 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	44 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28026 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24071 	6679 	1277 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	26373 	1655 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	270 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.666667 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/26 = 10.692307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        14        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 278
min_bank_accesses = 0!
chip skew: 26/16 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2411      2507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2559      2505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2501      2496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2394      2468    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2529      2575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2634      2571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2570      2554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2485      2527    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2559      2566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2639      2602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2594      3832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3931      3839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       141       140       141       136       141       136       151       173       156       160       155       166
dram[1]:        185       155       187       152       177       141       136       136       136       136       189       138       189       148       187       154
dram[2]:        152       148       147       147       140       143       136       136       136       136       140       144       141       144       150       145
dram[3]:        144       145       144       141       142       140       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       141       151       142       136       142       136       170       171       169       162       164       165
dram[5]:        185       156       187       155       182       144       136       136       136       136       189       138       189       148       187       154
dram[6]:        152       148       148       146       141       142       136       136       136       136       140       144       141       145       150       145
dram[7]:        144       144       144       141       143       140       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       141       140       142       136       141       136       151       172       156       160       155       164
dram[9]:        192       165       195       161       188       151       136       136       136       136       189       138       189       175       190       174
dram[10]:        165       148       158       148       143       142       136       136       136       136       140       144       148       144       169       145
dram[11]:        144       143       145       141       141       141       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=441980 n_nop=441948 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001177
n_activity=318 dram_eff=0.1635
bk0: 14a 441871i bk1: 12a 441935i bk2: 0a 441977i bk3: 0a 441978i bk4: 0a 441978i bk5: 0a 441979i bk6: 0a 441980i bk7: 0a 441980i bk8: 0a 441980i bk9: 0a 441980i bk10: 0a 441980i bk11: 0a 441980i bk12: 0a 441981i bk13: 0a 441982i bk14: 0a 441982i bk15: 0a 441982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 441980 
util_bw = 52 
Wasted_Col = 102 
Wasted_Row = 32 
Idle = 441794 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 441980 
n_nop = 441948 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000565636
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=441980 n_nop=441954 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001086
n_activity=208 dram_eff=0.2308
bk0: 12a 441940i bk1: 12a 441939i bk2: 0a 441979i bk3: 0a 441979i bk4: 0a 441979i bk5: 0a 441980i bk6: 0a 441980i bk7: 0a 441980i bk8: 0a 441980i bk9: 0a 441980i bk10: 0a 441980i bk11: 0a 441980i bk12: 0a 441980i bk13: 0a 441980i bk14: 0a 441980i bk15: 0a 441981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 441980 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 441864 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 441980 
n_nop = 441954 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000280556
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=441980 n_nop=441954 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001086
n_activity=208 dram_eff=0.2308
bk0: 12a 441939i bk1: 12a 441938i bk2: 0a 441979i bk3: 0a 441979i bk4: 0a 441979i bk5: 0a 441980i bk6: 0a 441980i bk7: 0a 441980i bk8: 0a 441980i bk9: 0a 441980i bk10: 0a 441980i bk11: 0a 441980i bk12: 0a 441980i bk13: 0a 441980i bk14: 0a 441980i bk15: 0a 441981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 441980 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 441864 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 441980 
n_nop = 441954 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000282818
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=441980 n_nop=441954 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001086
n_activity=208 dram_eff=0.2308
bk0: 12a 441940i bk1: 12a 441939i bk2: 0a 441979i bk3: 0a 441979i bk4: 0a 441979i bk5: 0a 441980i bk6: 0a 441980i bk7: 0a 441980i bk8: 0a 441980i bk9: 0a 441980i bk10: 0a 441980i bk11: 0a 441980i bk12: 0a 441980i bk13: 0a 441980i bk14: 0a 441980i bk15: 0a 441981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 441980 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 441864 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 441980 
n_nop = 441954 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000271506
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=441980 n_nop=441954 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001086
n_activity=208 dram_eff=0.2308
bk0: 12a 441939i bk1: 12a 441939i bk2: 0a 441979i bk3: 0a 441979i bk4: 0a 441979i bk5: 0a 441980i bk6: 0a 441980i bk7: 0a 441980i bk8: 0a 441980i bk9: 0a 441980i bk10: 0a 441980i bk11: 0a 441980i bk12: 0a 441980i bk13: 0a 441980i bk14: 0a 441980i bk15: 0a 441981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 441980 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 441864 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 441980 
n_nop = 441954 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000278293
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=441980 n_nop=441954 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001086
n_activity=208 dram_eff=0.2308
bk0: 12a 441940i bk1: 12a 441938i bk2: 0a 441979i bk3: 0a 441979i bk4: 0a 441979i bk5: 0a 441980i bk6: 0a 441980i bk7: 0a 441980i bk8: 0a 441980i bk9: 0a 441980i bk10: 0a 441980i bk11: 0a 441980i bk12: 0a 441980i bk13: 0a 441980i bk14: 0a 441980i bk15: 0a 441981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 441980 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 441864 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 441980 
n_nop = 441954 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000285081
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=441980 n_nop=441954 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001086
n_activity=208 dram_eff=0.2308
bk0: 12a 441940i bk1: 12a 441939i bk2: 0a 441979i bk3: 0a 441979i bk4: 0a 441979i bk5: 0a 441980i bk6: 0a 441980i bk7: 0a 441980i bk8: 0a 441980i bk9: 0a 441980i bk10: 0a 441980i bk11: 0a 441980i bk12: 0a 441980i bk13: 0a 441980i bk14: 0a 441980i bk15: 0a 441981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 441980 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 441864 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 441980 
n_nop = 441954 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000271506
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=441980 n_nop=441954 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001086
n_activity=208 dram_eff=0.2308
bk0: 12a 441940i bk1: 12a 441939i bk2: 0a 441979i bk3: 0a 441979i bk4: 0a 441979i bk5: 0a 441980i bk6: 0a 441980i bk7: 0a 441980i bk8: 0a 441980i bk9: 0a 441980i bk10: 0a 441980i bk11: 0a 441980i bk12: 0a 441980i bk13: 0a 441980i bk14: 0a 441980i bk15: 0a 441981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 441980 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 441864 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 441980 
n_nop = 441954 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000282818
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=441980 n_nop=441954 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001086
n_activity=208 dram_eff=0.2308
bk0: 12a 441938i bk1: 12a 441938i bk2: 0a 441979i bk3: 0a 441979i bk4: 0a 441979i bk5: 0a 441980i bk6: 0a 441980i bk7: 0a 441980i bk8: 0a 441980i bk9: 0a 441980i bk10: 0a 441980i bk11: 0a 441980i bk12: 0a 441980i bk13: 0a 441980i bk14: 0a 441980i bk15: 0a 441981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 441980 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 441864 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 441980 
n_nop = 441954 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000287343
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=441980 n_nop=441954 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001086
n_activity=208 dram_eff=0.2308
bk0: 12a 441940i bk1: 12a 441939i bk2: 0a 441979i bk3: 0a 441979i bk4: 0a 441979i bk5: 0a 441980i bk6: 0a 441980i bk7: 0a 441980i bk8: 0a 441980i bk9: 0a 441980i bk10: 0a 441980i bk11: 0a 441980i bk12: 0a 441980i bk13: 0a 441980i bk14: 0a 441980i bk15: 0a 441981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 441980 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 441864 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 441980 
n_nop = 441954 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000271506
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=441980 n_nop=441958 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.05e-05
n_activity=182 dram_eff=0.2198
bk0: 12a 441940i bk1: 8a 441947i bk2: 0a 441979i bk3: 0a 441979i bk4: 0a 441979i bk5: 0a 441980i bk6: 0a 441980i bk7: 0a 441980i bk8: 0a 441980i bk9: 0a 441980i bk10: 0a 441980i bk11: 0a 441980i bk12: 0a 441980i bk13: 0a 441980i bk14: 0a 441980i bk15: 0a 441981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000091 
total_CMD = 441980 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 441878 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 441980 
n_nop = 441958 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00026698
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=441980 n_nop=441962 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.24e-05
n_activity=156 dram_eff=0.2051
bk0: 8a 441947i bk1: 8a 441947i bk2: 0a 441979i bk3: 0a 441979i bk4: 0a 441979i bk5: 0a 441980i bk6: 0a 441980i bk7: 0a 441980i bk8: 0a 441980i bk9: 0a 441980i bk10: 0a 441980i bk11: 0a 441980i bk12: 0a 441980i bk13: 0a 441980i bk14: 0a 441980i bk15: 0a 441981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000072 
total_CMD = 441980 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 441892 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 441980 
n_nop = 441962 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000262455

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2249, Miss = 14, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 2269, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 2709, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[3]: Access = 1751, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1753, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 1360, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 1297, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 1325, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 2223, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 2274, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[10]: Access = 3108, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 2159, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[12]: Access = 2162, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 1365, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 1309, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[15]: Access = 1337, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 1752, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 1801, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 2630, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 2158, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 2153, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 1307, Miss = 8, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[22]: Access = 1251, Miss = 8, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 1270, Miss = 8, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 44972
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0062
L2_total_cache_pending_hits = 1768
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14900
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16500
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11500
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16944
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=44972
icnt_total_pkts_simt_to_mem=32250
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.22408
	minimum = 5
	maximum = 10
Network latency average = 5.22408
	minimum = 5
	maximum = 10
Slowest packet = 76820
Flit latency average = 5.22408
	minimum = 5
	maximum = 10
Slowest flit = 76820
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00398149
	minimum = 0 (at node 0)
	maximum = 0.0160658 (at node 8)
Accepted packet rate average = 0.00398149
	minimum = 0 (at node 0)
	maximum = 0.0217584 (at node 8)
Injected flit rate average = 0.00398149
	minimum = 0 (at node 0)
	maximum = 0.0160658 (at node 8)
Accepted flit rate average= 0.00398149
	minimum = 0 (at node 0)
	maximum = 0.0217584 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.55443 (28 samples)
	minimum = 5 (28 samples)
	maximum = 18.75 (28 samples)
Network latency average = 5.5544 (28 samples)
	minimum = 5 (28 samples)
	maximum = 18.75 (28 samples)
Flit latency average = 5.5544 (28 samples)
	minimum = 5 (28 samples)
	maximum = 18.75 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.00865508 (28 samples)
	minimum = 0.000128593 (28 samples)
	maximum = 0.0257204 (28 samples)
Accepted packet rate average = 0.00865508 (28 samples)
	minimum = 3.21481e-05 (28 samples)
	maximum = 0.0257864 (28 samples)
Injected flit rate average = 0.00865508 (28 samples)
	minimum = 0.000128593 (28 samples)
	maximum = 0.0257204 (28 samples)
Accepted flit rate average = 0.00865508 (28 samples)
	minimum = 3.21481e-05 (28 samples)
	maximum = 0.0257864 (28 samples)
Injected packet size average = 1 (28 samples)
Accepted packet size average = 1 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 53 sec (53 sec)
gpgpu_simulation_rate = 28721 (inst/sec)
gpgpu_simulation_rate = 4647 (cycle/sec)
gpgpu_silicon_slowdown = 180116x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (3,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 29: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 29 
gpu_sim_cycle = 7895
gpu_sim_insn = 18345
gpu_ipc =       2.3236
gpu_tot_sim_cycle = 254212
gpu_tot_sim_insn = 1540567
gpu_tot_ipc =       6.0602
gpu_tot_issued_cta = 253
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5917% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0483
partiton_level_parallism_total  =       0.1284
partiton_level_parallism_util =       1.0980
partiton_level_parallism_util_total  =       1.3012
L2_BW  =       1.7505 GB/Sec
L2_BW_total  =       4.7927 GB/Sec
gpu_total_sim_rate=28529

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 69692
	L1I_total_cache_misses = 4360
	L1I_total_cache_miss_rate = 0.0626
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1888
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0371
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1818
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 65332
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4360
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 69692

Total_core_cache_fail_stats:
ctas_completed 253, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
12682, 
gpgpu_n_tot_thrd_icount = 4455936
gpgpu_n_tot_w_icount = 139248
gpgpu_n_stall_shd_mem = 125741
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16698
gpgpu_n_mem_write_global = 11638
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 73117
gpgpu_n_store_insn = 64768
gpgpu_n_shmem_insn = 461725
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 19481
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238	W0_Idle:7018664	W0_Scoreboard:1306986	W1:6072	W2:5060	W3:5060	W4:5060	W5:5060	W6:5060	W7:5060	W8:5060	W9:5060	W10:5060	W11:5060	W12:5060	W13:5060	W14:5060	W15:5060	W16:62336	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:78687	WS1:1265	WS2:0	WS3:0	
dual_issue_nums: WS0:29181	WS1:467	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 133584 {8:16698,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 465520 {40:11638,}
traffic_breakdown_coretomem[INST_ACC_R] = 34248 {8:4281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 667920 {40:16698,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 93104 {8:11638,}
traffic_breakdown_memtocore[INST_ACC_R] = 684960 {40:17124,}
maxmflatency = 262 
max_icnt2mem_latency = 60 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	44 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28362 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24400 	6731 	1277 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	26694 	1670 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	278 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.666667 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/26 = 10.692307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        14        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 278
min_bank_accesses = 0!
chip skew: 26/16 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2411      2507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2559      2505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2501      2496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2394      2468    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2529      2575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2634      2571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2570      2554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2485      2527    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2559      2566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2639      2602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2594      3832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3931      3839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       141       140       141       136       141       136       151       173       156       160       155       166
dram[1]:        185       155       187       152       177       141       136       136       136       136       189       138       189       148       187       154
dram[2]:        152       148       147       147       140       143       136       136       136       136       140       144       141       144       150       145
dram[3]:        144       145       144       141       142       140       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       141       151       142       136       142       136       170       171       169       162       164       165
dram[5]:        185       156       187       155       182       144       136       136       136       136       189       138       189       148       187       154
dram[6]:        152       148       148       146       141       142       136       136       136       136       140       144       141       145       150       145
dram[7]:        144       144       144       141       143       140       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       141       140       142       136       141       136       151       172       156       160       155       164
dram[9]:        192       165       195       161       188       151       136       136       136       136       189       138       189       175       190       174
dram[10]:        165       148       158       148       143       142       136       136       136       136       140       144       148       144       169       145
dram[11]:        144       143       145       141       141       141       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456146 n_nop=456114 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000114
n_activity=318 dram_eff=0.1635
bk0: 14a 456037i bk1: 12a 456101i bk2: 0a 456143i bk3: 0a 456144i bk4: 0a 456144i bk5: 0a 456145i bk6: 0a 456146i bk7: 0a 456146i bk8: 0a 456146i bk9: 0a 456146i bk10: 0a 456146i bk11: 0a 456146i bk12: 0a 456147i bk13: 0a 456148i bk14: 0a 456148i bk15: 0a 456148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000114 
total_CMD = 456146 
util_bw = 52 
Wasted_Col = 102 
Wasted_Row = 32 
Idle = 455960 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456146 
n_nop = 456114 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00054807
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456146 n_nop=456120 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001052
n_activity=208 dram_eff=0.2308
bk0: 12a 456106i bk1: 12a 456105i bk2: 0a 456145i bk3: 0a 456145i bk4: 0a 456145i bk5: 0a 456146i bk6: 0a 456146i bk7: 0a 456146i bk8: 0a 456146i bk9: 0a 456146i bk10: 0a 456146i bk11: 0a 456146i bk12: 0a 456146i bk13: 0a 456146i bk14: 0a 456146i bk15: 0a 456147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 456146 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 456030 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456146 
n_nop = 456120 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000271843
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456146 n_nop=456120 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001052
n_activity=208 dram_eff=0.2308
bk0: 12a 456105i bk1: 12a 456104i bk2: 0a 456145i bk3: 0a 456145i bk4: 0a 456145i bk5: 0a 456146i bk6: 0a 456146i bk7: 0a 456146i bk8: 0a 456146i bk9: 0a 456146i bk10: 0a 456146i bk11: 0a 456146i bk12: 0a 456146i bk13: 0a 456146i bk14: 0a 456146i bk15: 0a 456147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 456146 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 456030 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456146 
n_nop = 456120 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000274035
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456146 n_nop=456120 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001052
n_activity=208 dram_eff=0.2308
bk0: 12a 456106i bk1: 12a 456105i bk2: 0a 456145i bk3: 0a 456145i bk4: 0a 456145i bk5: 0a 456146i bk6: 0a 456146i bk7: 0a 456146i bk8: 0a 456146i bk9: 0a 456146i bk10: 0a 456146i bk11: 0a 456146i bk12: 0a 456146i bk13: 0a 456146i bk14: 0a 456146i bk15: 0a 456147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 456146 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 456030 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456146 
n_nop = 456120 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000263074
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456146 n_nop=456120 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001052
n_activity=208 dram_eff=0.2308
bk0: 12a 456105i bk1: 12a 456105i bk2: 0a 456145i bk3: 0a 456145i bk4: 0a 456145i bk5: 0a 456146i bk6: 0a 456146i bk7: 0a 456146i bk8: 0a 456146i bk9: 0a 456146i bk10: 0a 456146i bk11: 0a 456146i bk12: 0a 456146i bk13: 0a 456146i bk14: 0a 456146i bk15: 0a 456147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 456146 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 456030 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456146 
n_nop = 456120 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000269651
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456146 n_nop=456120 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001052
n_activity=208 dram_eff=0.2308
bk0: 12a 456106i bk1: 12a 456104i bk2: 0a 456145i bk3: 0a 456145i bk4: 0a 456145i bk5: 0a 456146i bk6: 0a 456146i bk7: 0a 456146i bk8: 0a 456146i bk9: 0a 456146i bk10: 0a 456146i bk11: 0a 456146i bk12: 0a 456146i bk13: 0a 456146i bk14: 0a 456146i bk15: 0a 456147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 456146 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 456030 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456146 
n_nop = 456120 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000276227
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456146 n_nop=456120 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001052
n_activity=208 dram_eff=0.2308
bk0: 12a 456106i bk1: 12a 456105i bk2: 0a 456145i bk3: 0a 456145i bk4: 0a 456145i bk5: 0a 456146i bk6: 0a 456146i bk7: 0a 456146i bk8: 0a 456146i bk9: 0a 456146i bk10: 0a 456146i bk11: 0a 456146i bk12: 0a 456146i bk13: 0a 456146i bk14: 0a 456146i bk15: 0a 456147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 456146 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 456030 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456146 
n_nop = 456120 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000263074
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456146 n_nop=456120 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001052
n_activity=208 dram_eff=0.2308
bk0: 12a 456106i bk1: 12a 456105i bk2: 0a 456145i bk3: 0a 456145i bk4: 0a 456145i bk5: 0a 456146i bk6: 0a 456146i bk7: 0a 456146i bk8: 0a 456146i bk9: 0a 456146i bk10: 0a 456146i bk11: 0a 456146i bk12: 0a 456146i bk13: 0a 456146i bk14: 0a 456146i bk15: 0a 456147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 456146 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 456030 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456146 
n_nop = 456120 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000274035
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456146 n_nop=456120 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001052
n_activity=208 dram_eff=0.2308
bk0: 12a 456104i bk1: 12a 456104i bk2: 0a 456145i bk3: 0a 456145i bk4: 0a 456145i bk5: 0a 456146i bk6: 0a 456146i bk7: 0a 456146i bk8: 0a 456146i bk9: 0a 456146i bk10: 0a 456146i bk11: 0a 456146i bk12: 0a 456146i bk13: 0a 456146i bk14: 0a 456146i bk15: 0a 456147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 456146 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 456030 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456146 
n_nop = 456120 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00027842
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456146 n_nop=456120 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001052
n_activity=208 dram_eff=0.2308
bk0: 12a 456106i bk1: 12a 456105i bk2: 0a 456145i bk3: 0a 456145i bk4: 0a 456145i bk5: 0a 456146i bk6: 0a 456146i bk7: 0a 456146i bk8: 0a 456146i bk9: 0a 456146i bk10: 0a 456146i bk11: 0a 456146i bk12: 0a 456146i bk13: 0a 456146i bk14: 0a 456146i bk15: 0a 456147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 456146 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 456030 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456146 
n_nop = 456120 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000263074
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456146 n_nop=456124 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.769e-05
n_activity=182 dram_eff=0.2198
bk0: 12a 456106i bk1: 8a 456113i bk2: 0a 456145i bk3: 0a 456145i bk4: 0a 456145i bk5: 0a 456146i bk6: 0a 456146i bk7: 0a 456146i bk8: 0a 456146i bk9: 0a 456146i bk10: 0a 456146i bk11: 0a 456146i bk12: 0a 456146i bk13: 0a 456146i bk14: 0a 456146i bk15: 0a 456147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000088 
total_CMD = 456146 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 456044 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456146 
n_nop = 456124 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000258689
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456146 n_nop=456128 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.015e-05
n_activity=156 dram_eff=0.2051
bk0: 8a 456113i bk1: 8a 456113i bk2: 0a 456145i bk3: 0a 456145i bk4: 0a 456145i bk5: 0a 456146i bk6: 0a 456146i bk7: 0a 456146i bk8: 0a 456146i bk9: 0a 456146i bk10: 0a 456146i bk11: 0a 456146i bk12: 0a 456146i bk13: 0a 456146i bk14: 0a 456146i bk15: 0a 456147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000070 
total_CMD = 456146 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 456058 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456146 
n_nop = 456128 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000254305

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2314, Miss = 14, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 2270, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 2721, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[3]: Access = 1763, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1765, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 1360, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 1342, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 1326, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 2288, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 2275, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[10]: Access = 3132, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 2183, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[12]: Access = 2186, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 1365, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 1354, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[15]: Access = 1338, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 1817, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 1802, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 2654, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 2182, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 2177, Miss = 12, Miss_rate = 0.006, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 1307, Miss = 8, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[22]: Access = 1296, Miss = 8, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 1271, Miss = 8, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 45488
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0061
L2_total_cache_pending_hits = 1768
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16698
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11638
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15080
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16698
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11638
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17124
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=45488
icnt_total_pkts_simt_to_mem=32631
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.16945
	minimum = 5
	maximum = 10
Network latency average = 5.16945
	minimum = 5
	maximum = 10
Slowest packet = 77820
Flit latency average = 5.16945
	minimum = 5
	maximum = 10
Slowest flit = 77820
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0029899
	minimum = 0 (at node 1)
	maximum = 0.0160861 (at node 0)
Accepted packet rate average = 0.0029899
	minimum = 0 (at node 1)
	maximum = 0.0217859 (at node 0)
Injected flit rate average = 0.0029899
	minimum = 0 (at node 1)
	maximum = 0.0160861 (at node 0)
Accepted flit rate average= 0.0029899
	minimum = 0 (at node 1)
	maximum = 0.0217859 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.54115 (29 samples)
	minimum = 5 (29 samples)
	maximum = 18.4483 (29 samples)
Network latency average = 5.54113 (29 samples)
	minimum = 5 (29 samples)
	maximum = 18.4483 (29 samples)
Flit latency average = 5.54113 (29 samples)
	minimum = 5 (29 samples)
	maximum = 18.4483 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.00845973 (29 samples)
	minimum = 0.000124158 (29 samples)
	maximum = 0.0253882 (29 samples)
Accepted packet rate average = 0.00845973 (29 samples)
	minimum = 3.10396e-05 (29 samples)
	maximum = 0.0256485 (29 samples)
Injected flit rate average = 0.00845973 (29 samples)
	minimum = 0.000124158 (29 samples)
	maximum = 0.0253882 (29 samples)
Accepted flit rate average = 0.00845973 (29 samples)
	minimum = 3.10396e-05 (29 samples)
	maximum = 0.0256485 (29 samples)
Injected packet size average = 1 (29 samples)
Accepted packet size average = 1 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 54 sec (54 sec)
gpgpu_simulation_rate = 28529 (inst/sec)
gpgpu_simulation_rate = 4707 (cycle/sec)
gpgpu_silicon_slowdown = 177820x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (2,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 30: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 30 
gpu_sim_cycle = 7889
gpu_sim_insn = 12230
gpu_ipc =       1.5503
gpu_tot_sim_cycle = 262101
gpu_tot_sim_insn = 1552797
gpu_tot_ipc =       5.9244
gpu_tot_issued_cta = 255
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5914% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0322
partiton_level_parallism_total  =       0.1255
partiton_level_parallism_util =       1.0628
partiton_level_parallism_util_total  =       1.2989
L2_BW  =       1.1679 GB/Sec
L2_BW_total  =       4.6836 GB/Sec
gpu_total_sim_rate=28232

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70244
	L1I_total_cache_misses = 4390
	L1I_total_cache_miss_rate = 0.0625
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1904
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0368
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1834
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 65854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4390
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70244

Total_core_cache_fail_stats:
ctas_completed 255, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
12682, 
gpgpu_n_tot_thrd_icount = 4491264
gpgpu_n_tot_w_icount = 140352
gpgpu_n_stall_shd_mem = 126735
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16830
gpgpu_n_mem_write_global = 11730
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 73695
gpgpu_n_store_insn = 65280
gpgpu_n_shmem_insn = 465375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 107100
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 19635
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238	W0_Idle:7070445	W0_Scoreboard:1317389	W1:6120	W2:5100	W3:5100	W4:5100	W5:5100	W6:5100	W7:5100	W8:5100	W9:5100	W10:5100	W11:5100	W12:5100	W13:5100	W14:5100	W15:5100	W16:62832	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:79367	WS1:1265	WS2:0	WS3:0	
dual_issue_nums: WS0:29393	WS1:467	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 134640 {8:16830,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 469200 {40:11730,}
traffic_breakdown_coretomem[INST_ACC_R] = 34488 {8:4311,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 673200 {40:16830,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 93840 {8:11730,}
traffic_breakdown_memtocore[INST_ACC_R] = 689760 {40:17244,}
maxmflatency = 262 
max_icnt2mem_latency = 60 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	44 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28586 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24642 	6743 	1277 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	26910 	1678 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	286 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.666667 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/26 = 10.692307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        14        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 278
min_bank_accesses = 0!
chip skew: 26/16 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2411      2507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2559      2505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2501      2496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2394      2468    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2529      2575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2634      2571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2570      2554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2485      2527    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2559      2566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2639      2602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2594      3832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3931      3839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       141       140       141       136       141       136       151       173       156       160       155       166
dram[1]:        185       155       187       152       177       141       136       136       136       136       189       138       189       148       187       154
dram[2]:        152       148       147       147       140       143       136       136       136       136       140       144       141       144       150       145
dram[3]:        144       145       144       141       142       140       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       141       151       142       136       142       136       170       171       169       162       164       165
dram[5]:        185       156       187       155       182       144       136       136       136       136       189       138       189       148       187       154
dram[6]:        152       148       148       146       141       142       136       136       136       136       140       144       141       145       150       145
dram[7]:        144       144       144       141       143       140       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       141       140       142       136       141       136       151       172       156       160       155       164
dram[9]:        192       165       195       161       188       151       136       136       136       136       189       138       189       175       190       174
dram[10]:        165       148       158       148       143       142       136       136       136       136       140       144       148       144       169       145
dram[11]:        144       143       145       141       141       141       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470302 n_nop=470270 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001106
n_activity=318 dram_eff=0.1635
bk0: 14a 470193i bk1: 12a 470257i bk2: 0a 470299i bk3: 0a 470300i bk4: 0a 470300i bk5: 0a 470301i bk6: 0a 470302i bk7: 0a 470302i bk8: 0a 470302i bk9: 0a 470302i bk10: 0a 470302i bk11: 0a 470302i bk12: 0a 470303i bk13: 0a 470304i bk14: 0a 470304i bk15: 0a 470304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 470302 
util_bw = 52 
Wasted_Col = 102 
Wasted_Row = 32 
Idle = 470116 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470302 
n_nop = 470270 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000531573
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470302 n_nop=470276 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001021
n_activity=208 dram_eff=0.2308
bk0: 12a 470262i bk1: 12a 470261i bk2: 0a 470301i bk3: 0a 470301i bk4: 0a 470301i bk5: 0a 470302i bk6: 0a 470302i bk7: 0a 470302i bk8: 0a 470302i bk9: 0a 470302i bk10: 0a 470302i bk11: 0a 470302i bk12: 0a 470302i bk13: 0a 470302i bk14: 0a 470302i bk15: 0a 470303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000102 
total_CMD = 470302 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 470186 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470302 
n_nop = 470276 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00026366
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470302 n_nop=470276 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001021
n_activity=208 dram_eff=0.2308
bk0: 12a 470261i bk1: 12a 470260i bk2: 0a 470301i bk3: 0a 470301i bk4: 0a 470301i bk5: 0a 470302i bk6: 0a 470302i bk7: 0a 470302i bk8: 0a 470302i bk9: 0a 470302i bk10: 0a 470302i bk11: 0a 470302i bk12: 0a 470302i bk13: 0a 470302i bk14: 0a 470302i bk15: 0a 470303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000102 
total_CMD = 470302 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 470186 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470302 
n_nop = 470276 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000265787
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470302 n_nop=470276 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001021
n_activity=208 dram_eff=0.2308
bk0: 12a 470262i bk1: 12a 470261i bk2: 0a 470301i bk3: 0a 470301i bk4: 0a 470301i bk5: 0a 470302i bk6: 0a 470302i bk7: 0a 470302i bk8: 0a 470302i bk9: 0a 470302i bk10: 0a 470302i bk11: 0a 470302i bk12: 0a 470302i bk13: 0a 470302i bk14: 0a 470302i bk15: 0a 470303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000102 
total_CMD = 470302 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 470186 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470302 
n_nop = 470276 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000255155
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470302 n_nop=470276 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001021
n_activity=208 dram_eff=0.2308
bk0: 12a 470261i bk1: 12a 470261i bk2: 0a 470301i bk3: 0a 470301i bk4: 0a 470301i bk5: 0a 470302i bk6: 0a 470302i bk7: 0a 470302i bk8: 0a 470302i bk9: 0a 470302i bk10: 0a 470302i bk11: 0a 470302i bk12: 0a 470302i bk13: 0a 470302i bk14: 0a 470302i bk15: 0a 470303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000102 
total_CMD = 470302 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 470186 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470302 
n_nop = 470276 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000261534
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470302 n_nop=470276 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001021
n_activity=208 dram_eff=0.2308
bk0: 12a 470262i bk1: 12a 470260i bk2: 0a 470301i bk3: 0a 470301i bk4: 0a 470301i bk5: 0a 470302i bk6: 0a 470302i bk7: 0a 470302i bk8: 0a 470302i bk9: 0a 470302i bk10: 0a 470302i bk11: 0a 470302i bk12: 0a 470302i bk13: 0a 470302i bk14: 0a 470302i bk15: 0a 470303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000102 
total_CMD = 470302 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 470186 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470302 
n_nop = 470276 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000267913
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470302 n_nop=470276 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001021
n_activity=208 dram_eff=0.2308
bk0: 12a 470262i bk1: 12a 470261i bk2: 0a 470301i bk3: 0a 470301i bk4: 0a 470301i bk5: 0a 470302i bk6: 0a 470302i bk7: 0a 470302i bk8: 0a 470302i bk9: 0a 470302i bk10: 0a 470302i bk11: 0a 470302i bk12: 0a 470302i bk13: 0a 470302i bk14: 0a 470302i bk15: 0a 470303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000102 
total_CMD = 470302 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 470186 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470302 
n_nop = 470276 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000255155
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470302 n_nop=470276 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001021
n_activity=208 dram_eff=0.2308
bk0: 12a 470262i bk1: 12a 470261i bk2: 0a 470301i bk3: 0a 470301i bk4: 0a 470301i bk5: 0a 470302i bk6: 0a 470302i bk7: 0a 470302i bk8: 0a 470302i bk9: 0a 470302i bk10: 0a 470302i bk11: 0a 470302i bk12: 0a 470302i bk13: 0a 470302i bk14: 0a 470302i bk15: 0a 470303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000102 
total_CMD = 470302 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 470186 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470302 
n_nop = 470276 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000265787
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470302 n_nop=470276 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001021
n_activity=208 dram_eff=0.2308
bk0: 12a 470260i bk1: 12a 470260i bk2: 0a 470301i bk3: 0a 470301i bk4: 0a 470301i bk5: 0a 470302i bk6: 0a 470302i bk7: 0a 470302i bk8: 0a 470302i bk9: 0a 470302i bk10: 0a 470302i bk11: 0a 470302i bk12: 0a 470302i bk13: 0a 470302i bk14: 0a 470302i bk15: 0a 470303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000102 
total_CMD = 470302 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 470186 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470302 
n_nop = 470276 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000270039
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470302 n_nop=470276 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001021
n_activity=208 dram_eff=0.2308
bk0: 12a 470262i bk1: 12a 470261i bk2: 0a 470301i bk3: 0a 470301i bk4: 0a 470301i bk5: 0a 470302i bk6: 0a 470302i bk7: 0a 470302i bk8: 0a 470302i bk9: 0a 470302i bk10: 0a 470302i bk11: 0a 470302i bk12: 0a 470302i bk13: 0a 470302i bk14: 0a 470302i bk15: 0a 470303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000102 
total_CMD = 470302 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 470186 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470302 
n_nop = 470276 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000255155
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470302 n_nop=470280 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.505e-05
n_activity=182 dram_eff=0.2198
bk0: 12a 470262i bk1: 8a 470269i bk2: 0a 470301i bk3: 0a 470301i bk4: 0a 470301i bk5: 0a 470302i bk6: 0a 470302i bk7: 0a 470302i bk8: 0a 470302i bk9: 0a 470302i bk10: 0a 470302i bk11: 0a 470302i bk12: 0a 470302i bk13: 0a 470302i bk14: 0a 470302i bk15: 0a 470303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000085 
total_CMD = 470302 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 470200 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470302 
n_nop = 470280 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000250903
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470302 n_nop=470284 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.804e-05
n_activity=156 dram_eff=0.2051
bk0: 8a 470269i bk1: 8a 470269i bk2: 0a 470301i bk3: 0a 470301i bk4: 0a 470301i bk5: 0a 470302i bk6: 0a 470302i bk7: 0a 470302i bk8: 0a 470302i bk9: 0a 470302i bk10: 0a 470302i bk11: 0a 470302i bk12: 0a 470302i bk13: 0a 470302i bk14: 0a 470302i bk15: 0a 470303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000068 
total_CMD = 470302 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 470214 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470302 
n_nop = 470284 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00024665

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2338, Miss = 14, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 2289, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 2729, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[3]: Access = 1771, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1773, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 1360, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 1355, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 1342, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 2314, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 2292, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[10]: Access = 3148, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 2199, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[12]: Access = 2202, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 1365, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 1367, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[15]: Access = 1356, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 1843, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 1822, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 2670, Miss = 12, Miss_rate = 0.004, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 2198, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 2193, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 1307, Miss = 8, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[22]: Access = 1310, Miss = 8, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 1289, Miss = 8, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 45832
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0061
L2_total_cache_pending_hits = 1768
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15200
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16830
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11730
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17244
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=45832
icnt_total_pkts_simt_to_mem=32885
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0903
	minimum = 5
	maximum = 10
Network latency average = 5.0903
	minimum = 5
	maximum = 10
Slowest packet = 78521
Flit latency average = 5.0903
	minimum = 5
	maximum = 10
Slowest flit = 78521
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00199478
	minimum = 0 (at node 0)
	maximum = 0.0160984 (at node 1)
Accepted packet rate average = 0.00199478
	minimum = 0 (at node 0)
	maximum = 0.0218025 (at node 1)
Injected flit rate average = 0.00199478
	minimum = 0 (at node 0)
	maximum = 0.0160984 (at node 1)
Accepted flit rate average= 0.00199478
	minimum = 0 (at node 0)
	maximum = 0.0218025 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.52612 (30 samples)
	minimum = 5 (30 samples)
	maximum = 18.1667 (30 samples)
Network latency average = 5.5261 (30 samples)
	minimum = 5 (30 samples)
	maximum = 18.1667 (30 samples)
Flit latency average = 5.5261 (30 samples)
	minimum = 5 (30 samples)
	maximum = 18.1667 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.00824423 (30 samples)
	minimum = 0.00012002 (30 samples)
	maximum = 0.0250785 (30 samples)
Accepted packet rate average = 0.00824423 (30 samples)
	minimum = 3.00049e-05 (30 samples)
	maximum = 0.0255203 (30 samples)
Injected flit rate average = 0.00824423 (30 samples)
	minimum = 0.00012002 (30 samples)
	maximum = 0.0250785 (30 samples)
Accepted flit rate average = 0.00824423 (30 samples)
	minimum = 3.00049e-05 (30 samples)
	maximum = 0.0255203 (30 samples)
Injected packet size average = 1 (30 samples)
Accepted packet size average = 1 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 55 sec (55 sec)
gpgpu_simulation_rate = 28232 (inst/sec)
gpgpu_simulation_rate = 4765 (cycle/sec)
gpgpu_silicon_slowdown = 175655x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4722bda0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd98..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4722bd90..

GPGPU-Sim PTX: cudaLaunch for 0x0x560bbe776e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 31: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 31 
gpu_sim_cycle = 7880
gpu_sim_insn = 6115
gpu_ipc =       0.7760
gpu_tot_sim_cycle = 269981
gpu_tot_sim_insn = 1558912
gpu_tot_ipc =       5.7742
gpu_tot_issued_cta = 256
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5913% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0161
partiton_level_parallism_total  =       0.1223
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.2974
L2_BW  =       0.5846 GB/Sec
L2_BW_total  =       4.5639 GB/Sec
gpu_total_sim_rate=27837

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70520
	L1I_total_cache_misses = 4405
	L1I_total_cache_miss_rate = 0.0625
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1912
	L1C_total_cache_misses = 70
	L1C_total_cache_miss_rate = 0.0366
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1842
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 70
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 66115
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4405
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70520

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
12682, 
gpgpu_n_tot_thrd_icount = 4508928
gpgpu_n_tot_w_icount = 140904
gpgpu_n_stall_shd_mem = 127232
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16896
gpgpu_n_mem_write_global = 11776
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 73984
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 467200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 107520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 19712
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238	W0_Idle:7096314	W0_Scoreboard:1322590	W1:6144	W2:5120	W3:5120	W4:5120	W5:5120	W6:5120	W7:5120	W8:5120	W9:5120	W10:5120	W11:5120	W12:5120	W13:5120	W14:5120	W15:5120	W16:63080	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:79707	WS1:1265	WS2:0	WS3:0	
dual_issue_nums: WS0:29499	WS1:467	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 135168 {8:16896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 471040 {40:11776,}
traffic_breakdown_coretomem[INST_ACC_R] = 34608 {8:4326,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 675840 {40:16896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 94208 {8:11776,}
traffic_breakdown_memtocore[INST_ACC_R] = 692160 {40:17304,}
maxmflatency = 262 
max_icnt2mem_latency = 60 
maxmrqlatency = 20 
max_icnt2sh_latency = 15 
averagemflatency = 137 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 7 
mrq_lat_table:158 	44 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28698 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24769 	6743 	1277 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	27017 	1683 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	294 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10886       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1420      2447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3474      4352         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4980      5302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5643      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6338      6688         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7038      7414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7765      8120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      8480      8849         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      9199      9555         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9921     10306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     10651     11007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.666667 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/26 = 10.692307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        14        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 278
min_bank_accesses = 0!
chip skew: 26/16 = 1.62
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2411      2507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2559      2505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2501      2496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2394      2468    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2529      2575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2634      2571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2570      2554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2485      2527    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2559      2566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2639      2602    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2594      3832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3931      3839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       165       143       148       141       140       141       136       141       136       151       173       156       160       155       166
dram[1]:        185       155       187       152       177       141       136       136       136       136       189       138       189       148       187       154
dram[2]:        152       148       147       147       140       143       136       136       136       136       140       144       141       144       150       145
dram[3]:        144       145       144       141       142       140       136       136       136       136       145       148       148       151       148       152
dram[4]:        153       167       153       150       141       151       142       136       142       136       170       171       169       162       164       165
dram[5]:        185       156       187       155       182       144       136       136       136       136       189       138       189       148       187       154
dram[6]:        152       148       148       146       141       142       136       136       136       136       140       144       141       145       150       145
dram[7]:        144       144       144       141       143       140       136       136       136       136       145       148       148       150       147       152
dram[8]:        149       166       144       150       141       140       142       136       141       136       151       172       156       160       155       164
dram[9]:        192       165       195       161       188       151       136       136       136       136       189       138       189       175       190       174
dram[10]:        165       148       158       148       143       142       136       136       136       136       140       144       148       144       169       145
dram[11]:        144       143       145       141       141       141       136       136       136       136       145       148       148       151       146       151
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=484441 n_nop=484409 n_act=4 n_pre=2 n_ref_event=94608449956512 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001073
n_activity=318 dram_eff=0.1635
bk0: 14a 484332i bk1: 12a 484396i bk2: 0a 484438i bk3: 0a 484439i bk4: 0a 484439i bk5: 0a 484440i bk6: 0a 484441i bk7: 0a 484441i bk8: 0a 484441i bk9: 0a 484441i bk10: 0a 484441i bk11: 0a 484441i bk12: 0a 484442i bk13: 0a 484443i bk14: 0a 484443i bk15: 0a 484443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675962
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000107 
total_CMD = 484441 
util_bw = 52 
Wasted_Col = 102 
Wasted_Row = 32 
Idle = 484255 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 484441 
n_nop = 484409 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94608449956512 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000516059
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=484441 n_nop=484415 n_act=2 n_pre=0 n_ref_event=94608450816144 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.908e-05
n_activity=208 dram_eff=0.2308
bk0: 12a 484401i bk1: 12a 484400i bk2: 0a 484440i bk3: 0a 484440i bk4: 0a 484440i bk5: 0a 484441i bk6: 0a 484441i bk7: 0a 484441i bk8: 0a 484441i bk9: 0a 484441i bk10: 0a 484441i bk11: 0a 484441i bk12: 0a 484441i bk13: 0a 484441i bk14: 0a 484441i bk15: 0a 484442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 484441 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 484325 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 484441 
n_nop = 484415 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94608450816144 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000255965
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=484441 n_nop=484415 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.908e-05
n_activity=208 dram_eff=0.2308
bk0: 12a 484400i bk1: 12a 484399i bk2: 0a 484440i bk3: 0a 484440i bk4: 0a 484440i bk5: 0a 484441i bk6: 0a 484441i bk7: 0a 484441i bk8: 0a 484441i bk9: 0a 484441i bk10: 0a 484441i bk11: 0a 484441i bk12: 0a 484441i bk13: 0a 484441i bk14: 0a 484441i bk15: 0a 484442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 484441 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 484325 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 484441 
n_nop = 484415 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000258029
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=484441 n_nop=484415 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.908e-05
n_activity=208 dram_eff=0.2308
bk0: 12a 484401i bk1: 12a 484400i bk2: 0a 484440i bk3: 0a 484440i bk4: 0a 484440i bk5: 0a 484441i bk6: 0a 484441i bk7: 0a 484441i bk8: 0a 484441i bk9: 0a 484441i bk10: 0a 484441i bk11: 0a 484441i bk12: 0a 484441i bk13: 0a 484441i bk14: 0a 484441i bk15: 0a 484442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 484441 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 484325 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 484441 
n_nop = 484415 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000247708
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=484441 n_nop=484415 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.908e-05
n_activity=208 dram_eff=0.2308
bk0: 12a 484400i bk1: 12a 484400i bk2: 0a 484440i bk3: 0a 484440i bk4: 0a 484440i bk5: 0a 484441i bk6: 0a 484441i bk7: 0a 484441i bk8: 0a 484441i bk9: 0a 484441i bk10: 0a 484441i bk11: 0a 484441i bk12: 0a 484441i bk13: 0a 484441i bk14: 0a 484441i bk15: 0a 484442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 484441 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 484325 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 484441 
n_nop = 484415 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000253901
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=484441 n_nop=484415 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.908e-05
n_activity=208 dram_eff=0.2308
bk0: 12a 484401i bk1: 12a 484399i bk2: 0a 484440i bk3: 0a 484440i bk4: 0a 484440i bk5: 0a 484441i bk6: 0a 484441i bk7: 0a 484441i bk8: 0a 484441i bk9: 0a 484441i bk10: 0a 484441i bk11: 0a 484441i bk12: 0a 484441i bk13: 0a 484441i bk14: 0a 484441i bk15: 0a 484442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 484441 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 484325 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 484441 
n_nop = 484415 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000260094
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=484441 n_nop=484415 n_act=2 n_pre=0 n_ref_event=4568229571824690154 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.908e-05
n_activity=208 dram_eff=0.2308
bk0: 12a 484401i bk1: 12a 484400i bk2: 0a 484440i bk3: 0a 484440i bk4: 0a 484440i bk5: 0a 484441i bk6: 0a 484441i bk7: 0a 484441i bk8: 0a 484441i bk9: 0a 484441i bk10: 0a 484441i bk11: 0a 484441i bk12: 0a 484441i bk13: 0a 484441i bk14: 0a 484441i bk15: 0a 484442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 484441 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 484325 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 484441 
n_nop = 484415 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000247708
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=484441 n_nop=484415 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.908e-05
n_activity=208 dram_eff=0.2308
bk0: 12a 484401i bk1: 12a 484400i bk2: 0a 484440i bk3: 0a 484440i bk4: 0a 484440i bk5: 0a 484441i bk6: 0a 484441i bk7: 0a 484441i bk8: 0a 484441i bk9: 0a 484441i bk10: 0a 484441i bk11: 0a 484441i bk12: 0a 484441i bk13: 0a 484441i bk14: 0a 484441i bk15: 0a 484442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 484441 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 484325 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 484441 
n_nop = 484415 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000258029
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=484441 n_nop=484415 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.908e-05
n_activity=208 dram_eff=0.2308
bk0: 12a 484399i bk1: 12a 484399i bk2: 0a 484440i bk3: 0a 484440i bk4: 0a 484440i bk5: 0a 484441i bk6: 0a 484441i bk7: 0a 484441i bk8: 0a 484441i bk9: 0a 484441i bk10: 0a 484441i bk11: 0a 484441i bk12: 0a 484441i bk13: 0a 484441i bk14: 0a 484441i bk15: 0a 484442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 484441 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 484325 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 484441 
n_nop = 484415 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000262158
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=484441 n_nop=484415 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.908e-05
n_activity=208 dram_eff=0.2308
bk0: 12a 484401i bk1: 12a 484400i bk2: 0a 484440i bk3: 0a 484440i bk4: 0a 484440i bk5: 0a 484441i bk6: 0a 484441i bk7: 0a 484441i bk8: 0a 484441i bk9: 0a 484441i bk10: 0a 484441i bk11: 0a 484441i bk12: 0a 484441i bk13: 0a 484441i bk14: 0a 484441i bk15: 0a 484442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 484441 
util_bw = 48 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 484325 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 484441 
n_nop = 484415 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000247708
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=484441 n_nop=484419 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.257e-05
n_activity=182 dram_eff=0.2198
bk0: 12a 484401i bk1: 8a 484408i bk2: 0a 484440i bk3: 0a 484440i bk4: 0a 484440i bk5: 0a 484441i bk6: 0a 484441i bk7: 0a 484441i bk8: 0a 484441i bk9: 0a 484441i bk10: 0a 484441i bk11: 0a 484441i bk12: 0a 484441i bk13: 0a 484441i bk14: 0a 484441i bk15: 0a 484442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000083 
total_CMD = 484441 
util_bw = 40 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 484339 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 484441 
n_nop = 484419 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000041 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00024358
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=484441 n_nop=484423 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.606e-05
n_activity=156 dram_eff=0.2051
bk0: 8a 484408i bk1: 8a 484408i bk2: 0a 484440i bk3: 0a 484440i bk4: 0a 484440i bk5: 0a 484441i bk6: 0a 484441i bk7: 0a 484441i bk8: 0a 484441i bk9: 0a 484441i bk10: 0a 484441i bk11: 0a 484441i bk12: 0a 484441i bk13: 0a 484441i bk14: 0a 484441i bk15: 0a 484442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000066 
total_CMD = 484441 
util_bw = 32 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 484353 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 484441 
n_nop = 484423 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000239451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2339, Miss = 14, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 2311, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 2734, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[3]: Access = 1775, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1777, Miss = 12, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 1360, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 1355, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[7]: Access = 1357, Miss = 12, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[8]: Access = 2314, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[9]: Access = 2312, Miss = 12, Miss_rate = 0.005, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[10]: Access = 3156, Miss = 12, Miss_rate = 0.004, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[11]: Access = 2207, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[12]: Access = 2210, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 1365, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[14]: Access = 1367, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[15]: Access = 1370, Miss = 12, Miss_rate = 0.009, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 1843, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 1845, Miss = 12, Miss_rate = 0.007, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[18]: Access = 2678, Miss = 12, Miss_rate = 0.004, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[19]: Access = 2206, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 2201, Miss = 12, Miss_rate = 0.005, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[21]: Access = 1307, Miss = 8, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[22]: Access = 1310, Miss = 8, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[23]: Access = 1305, Miss = 8, Miss_rate = 0.006, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 46004
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0060
L2_total_cache_pending_hits = 1768
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15260
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16896
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11776
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17304
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=46004
icnt_total_pkts_simt_to_mem=33012
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04682
	minimum = 5
	maximum = 7
Network latency average = 5.04682
	minimum = 5
	maximum = 7
Slowest packet = 78918
Flit latency average = 5.04682
	minimum = 5
	maximum = 7
Slowest flit = 78918
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000998531
	minimum = 0 (at node 0)
	maximum = 0.0161168 (at node 3)
Accepted packet rate average = 0.000998531
	minimum = 0 (at node 0)
	maximum = 0.0218274 (at node 3)
Injected flit rate average = 0.000998531
	minimum = 0 (at node 0)
	maximum = 0.0161168 (at node 3)
Accepted flit rate average= 0.000998531
	minimum = 0 (at node 0)
	maximum = 0.0218274 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.51066 (31 samples)
	minimum = 5 (31 samples)
	maximum = 17.8065 (31 samples)
Network latency average = 5.51064 (31 samples)
	minimum = 5 (31 samples)
	maximum = 17.8065 (31 samples)
Flit latency average = 5.51064 (31 samples)
	minimum = 5 (31 samples)
	maximum = 17.8065 (31 samples)
Fragmentation average = 0 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0 (31 samples)
Injected packet rate average = 0.0080105 (31 samples)
	minimum = 0.000116148 (31 samples)
	maximum = 0.0247894 (31 samples)
Accepted packet rate average = 0.0080105 (31 samples)
	minimum = 2.9037e-05 (31 samples)
	maximum = 0.0254011 (31 samples)
Injected flit rate average = 0.0080105 (31 samples)
	minimum = 0.000116148 (31 samples)
	maximum = 0.0247894 (31 samples)
Accepted flit rate average = 0.0080105 (31 samples)
	minimum = 2.9037e-05 (31 samples)
	maximum = 0.0254011 (31 samples)
Injected packet size average = 1 (31 samples)
Accepted packet size average = 1 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 56 sec (56 sec)
gpgpu_simulation_rate = 27837 (inst/sec)
gpgpu_simulation_rate = 4821 (cycle/sec)
gpgpu_silicon_slowdown = 173615x
GPGPU-Sim: *** exit detected ***
