# compile vhdl design source files
vhdl xil_defaultlib  \
"clkdiv_tb_vhdl_func_synth.vhd" \
"../../../../../Project5.3_VHDL.srcs/sim_1/new/clkdiv_tb_vhdl.vhd" \

# Do not sort compile order
nosort
