$comment
	File created using the following command:
		vcd file relogio.msim.vcd -direction
$end
$date
	Sun Sep 16 12:52:05 2018
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module diagrama_de_blocos_relogio_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 4 " mux_abs_control [3:0] $end
$var reg 4 # mux_reg_control [3:0] $end
$var reg 1 $ reg1_enable $end
$var reg 2 % ula_control [1:0] $end
$var reg 5 & v_1 [4:0] $end
$var wire 1 ' out_mux_reg [4] $end
$var wire 1 ( out_mux_reg [3] $end
$var wire 1 ) out_mux_reg [2] $end
$var wire 1 * out_mux_reg [1] $end
$var wire 1 + out_mux_reg [0] $end
$var wire 1 , out_ula [4] $end
$var wire 1 - out_ula [3] $end
$var wire 1 . out_ula [2] $end
$var wire 1 / out_ula [1] $end
$var wire 1 0 out_ula [0] $end
$var wire 1 1 reg_us [4] $end
$var wire 1 2 reg_us [3] $end
$var wire 1 3 reg_us [2] $end
$var wire 1 4 reg_us [1] $end
$var wire 1 5 reg_us [0] $end

$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < reg1_enable~input_o $end
$var wire 1 = ula_control[1]~input_o $end
$var wire 1 > ula_control[0]~input_o $end
$var wire 1 ? mux_reg_control[3]~input_o $end
$var wire 1 @ mux_reg_control[2]~input_o $end
$var wire 1 A mux_reg_control[1]~input_o $end
$var wire 1 B mux_reg_control[0]~input_o $end
$var wire 1 C ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 D CLK~input_o $end
$var wire 1 E CLK~inputCLKENA0_outclk $end
$var wire 1 F mux_abs_control[0]~input_o $end
$var wire 1 G mux_abs_control[2]~input_o $end
$var wire 1 H mux_abs_control[1]~input_o $end
$var wire 1 I v_1[4]~input_o $end
$var wire 1 J mux_abs_control[3]~input_o $end
$var wire 1 K mux_das_constantes|Mux0~0_combout $end
$var wire 1 L v_1[3]~input_o $end
$var wire 1 M mux_das_constantes|Mux1~0_combout $end
$var wire 1 N v_1[2]~input_o $end
$var wire 1 O mux_das_constantes|Mux2~0_combout $end
$var wire 1 P v_1[1]~input_o $end
$var wire 1 Q mux_das_constantes|Mux3~0_combout $end
$var wire 1 R v_1[0]~input_o $end
$var wire 1 S mux_das_constantes|Mux4~0_combout $end
$var wire 1 T inst|R3 [4] $end
$var wire 1 U inst|R3 [3] $end
$var wire 1 V inst|R3 [2] $end
$var wire 1 W inst|R3 [1] $end
$var wire 1 X inst|R3 [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b0 #
1$
b0 %
b1 &
0+
0*
0)
0(
0'
00
0/
0.
0-
0,
05
04
03
02
01
06
17
x8
19
1:
1;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
1S
0X
0W
0V
0U
0T
$end
#10000
1!
1D
1E
1X
10
#20000
0!
0D
0E
#30000
1!
1D
1E
#40000
0!
0D
0E
#50000
1!
1D
1E
#60000
0!
0D
0E
#70000
1!
1D
1E
#80000
0!
0D
0E
#90000
1!
1D
1E
#100000
0!
0D
0E
#110000
1!
1D
1E
#120000
0!
0D
0E
#130000
1!
1D
1E
#140000
0!
0D
0E
#150000
1!
1D
1E
#160000
0!
0D
0E
#170000
1!
1D
1E
#180000
0!
0D
0E
#190000
1!
1D
1E
#200000
0!
0D
0E
#210000
1!
1D
1E
#220000
0!
0D
0E
#230000
1!
1D
1E
#240000
0!
0D
0E
#250000
1!
1D
1E
#260000
0!
0D
0E
#270000
1!
1D
1E
#280000
0!
0D
0E
#290000
1!
1D
1E
#300000
0!
0D
0E
#310000
1!
1D
1E
#320000
0!
0D
0E
#330000
1!
1D
1E
#340000
0!
0D
0E
#350000
1!
1D
1E
#360000
0!
0D
0E
#370000
1!
1D
1E
#380000
0!
0D
0E
#390000
1!
1D
1E
#400000
0!
0D
0E
#410000
1!
1D
1E
#420000
0!
0D
0E
#430000
1!
1D
1E
#440000
0!
0D
0E
#450000
1!
1D
1E
#460000
0!
0D
0E
#470000
1!
1D
1E
#480000
0!
0D
0E
#490000
1!
1D
1E
#500000
0!
0D
0E
#510000
1!
1D
1E
#520000
0!
0D
0E
#530000
1!
1D
1E
#540000
0!
0D
0E
#550000
1!
1D
1E
#560000
0!
0D
0E
#570000
1!
1D
1E
#580000
0!
0D
0E
#590000
1!
1D
1E
#600000
0!
0D
0E
#610000
1!
1D
1E
#620000
0!
0D
0E
#630000
1!
1D
1E
#640000
0!
0D
0E
#650000
1!
1D
1E
#660000
0!
0D
0E
#670000
1!
1D
1E
#680000
0!
0D
0E
#690000
1!
1D
1E
#700000
0!
0D
0E
#710000
1!
1D
1E
#720000
0!
0D
0E
#730000
1!
1D
1E
#740000
0!
0D
0E
#750000
1!
1D
1E
#760000
0!
0D
0E
#770000
1!
1D
1E
#780000
0!
0D
0E
#790000
1!
1D
1E
#800000
0!
0D
0E
#810000
1!
1D
1E
#820000
0!
0D
0E
#830000
1!
1D
1E
#840000
0!
0D
0E
#850000
1!
1D
1E
#860000
0!
0D
0E
#870000
1!
1D
1E
#880000
0!
0D
0E
#890000
1!
1D
1E
#900000
0!
0D
0E
#910000
1!
1D
1E
#920000
0!
0D
0E
#930000
1!
1D
1E
#940000
0!
0D
0E
#950000
1!
1D
1E
#960000
0!
0D
0E
#970000
1!
1D
1E
#980000
0!
0D
0E
#990000
1!
1D
1E
#1000000
