SCUBA, Version Diamond (64-bit) 3.14.0.75.2
Sun Feb 16 18:00:26 2025
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : E:\software\Diamond\ispfpga\bin\nt64\scuba.exe -w -n PLL24M -lang verilog -synth lse -arch xo2c00 -type pll -fin 12 -fclkop 24 -fclkop_tol 0.1 -trimp 0 -phasep 0 -trimp_r -phase_cntl STATIC -fb_mode 1 
    Circuit name     : PLL24M
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
    Inputs       : CLKI
    Outputs      : CLKOP
    I/O buffer       : not inserted
    EDIF output      : PLL24M.edn
    Verilog output   : PLL24M.v
    Verilog template : PLL24M_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : PLL24M.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

