Analysis & Synthesis report for DE2_115
Sat Jan 23 19:48:58 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s2_cur
 12. State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur
 13. State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|sdft
 14. State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|sdet
 15. State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|k_state
 16. State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state
 17. State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state
 18. State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state
 19. State Machine - |DE2_115|SetCodec:init|I2cSender:sender|counter_r
 20. State Machine - |DE2_115|SetCodec:init|I2cSender:sender|state_r
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for easy:core|easy_pll:pll
 28. Source assignments for easy:core|easy_pll:pll|easy_pll_stdsync_sv6:stdsync2|easy_pll_dffpipe_l2c:dffpipe3
 29. Source assignments for easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Source assignments for easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 31. Parameter Settings for User Entity Instance: easy:core|altera_reset_controller:rst_controller
 32. Parameter Settings for User Entity Instance: easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 33. Parameter Settings for User Entity Instance: easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 34. Parameter Settings for User Entity Instance: SetCodec:init|I2cSender:sender
 35. Parameter Settings for User Entity Instance: Debounce:reset
 36. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 37. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 38. Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Div3
 39. Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Mod3
 40. Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Div2
 41. Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Mod2
 42. Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Div1
 43. Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Mod1
 44. Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Div0
 45. Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Mod0
 46. lpm_mult Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "Debounce:reset"
 48. Port Connectivity Checks: "HPS:hps"
 49. Port Connectivity Checks: "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst"
 50. Port Connectivity Checks: "FFT:fft"
 51. Port Connectivity Checks: "Listen:listen"
 52. Port Connectivity Checks: "SetCodec:init|I2cSender:sender"
 53. Port Connectivity Checks: "easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 54. Port Connectivity Checks: "easy:core|altera_reset_controller:rst_controller"
 55. Port Connectivity Checks: "easy:core|easy_pll:pll|easy_pll_altpll_02o2:sd1"
 56. Port Connectivity Checks: "easy:core|easy_pll:pll"
 57. Port Connectivity Checks: "easy:core"
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages
 61. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 23 19:48:58 2016           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; DE2_115                                         ;
; Top-level Entity Name              ; DE2_115                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 29,236                                          ;
;     Total combinational functions  ; 27,686                                          ;
;     Dedicated logic registers      ; 6,925                                           ;
; Total registers                    ; 6925                                            ;
; Total pins                         ; 480                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 155,904                                         ;
; Embedded Multiplier 9-bit elements ; 28                                              ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ; Library ;
+--------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; src/HPS.sv                                                         ; yes             ; User SystemVerilog HDL File  ; /home/quartus/nios/DE2_115/src/HPS.sv                                                         ;         ;
; qsys/easy/synthesis/easy.v                                         ; yes             ; User Verilog HDL File        ; /home/quartus/nios/DE2_115/qsys/easy/synthesis/easy.v                                         ; easy    ;
; qsys/easy/synthesis/submodules/altera_reset_controller.v           ; yes             ; User Verilog HDL File        ; /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_reset_controller.v           ; easy    ;
; qsys/easy/synthesis/submodules/altera_reset_synchronizer.v         ; yes             ; User Verilog HDL File        ; /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_reset_synchronizer.v         ; easy    ;
; qsys/easy/synthesis/submodules/easy_pll.v                          ; yes             ; User Verilog HDL File        ; /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/easy_pll.v                          ; easy    ;
; FFT/synthesis/FFT.v                                                ; yes             ; User Verilog HDL File        ; /home/quartus/nios/DE2_115/FFT/synthesis/FFT.v                                                ; FFT     ;
; FFT/synthesis/submodules/auk_dspip_math_pkg.vhd                    ; yes             ; User VHDL File               ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd                    ; FFT     ;
; FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd                     ; yes             ; User VHDL File               ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd                     ; FFT     ;
; FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd       ; yes             ; User VHDL File               ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd       ; FFT     ;
; FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd     ; yes             ; User VHDL File               ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd     ; FFT     ;
; FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd ; yes             ; User VHDL File               ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd ; FFT     ;
; FFT/synthesis/submodules/altera_fft_single_port_rom.vhd            ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd            ; FFT     ;
; FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd              ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd              ; FFT     ;
; FFT/synthesis/submodules/altera_fft_mult_add.vhd                   ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd                   ; FFT     ;
; FFT/synthesis/submodules/fft_pack.vhd                              ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/fft_pack.vhd                              ; FFT     ;
; FFT/synthesis/submodules/asj_fft_tdl_rst.vhd                       ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd                       ; FFT     ;
; FFT/synthesis/submodules/asj_fft_cmult_std.vhd                     ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cmult_std.vhd                     ; FFT     ;
; FFT/synthesis/submodules/asj_fft_data_ram.vhd                      ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_data_ram.vhd                      ; FFT     ;
; FFT/synthesis/submodules/asj_fft_m_k_counter.vhd                   ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd                   ; FFT     ;
; FFT/synthesis/submodules/twid_rom.vhd                              ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/twid_rom.vhd                              ; FFT     ;
; FFT/synthesis/submodules/asj_fft_twadgen.vhd                       ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twadgen.vhd                       ; FFT     ;
; FFT/synthesis/submodules/asj_fft_wrswgen.vhd                       ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_wrswgen.vhd                       ; FFT     ;
; FFT/synthesis/submodules/asj_fft_dataadgen.vhd                     ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dataadgen.vhd                     ; FFT     ;
; FFT/synthesis/submodules/asj_fft_sglstream.vhd                     ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd                     ; FFT     ;
; FFT/synthesis/submodules/asj_fft_bfp_o.vhd                         ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_o.vhd                         ; FFT     ;
; FFT/synthesis/submodules/asj_fft_lpp_serial.vhd                    ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd                    ; FFT     ;
; FFT/synthesis/submodules/asj_fft_dft_bfp.vhd                       ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd                       ; FFT     ;
; FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd                    ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd                    ; FFT     ;
; FFT/synthesis/submodules/asj_fft_tdl_bit.vhd                       ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd                       ; FFT     ;
; FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd                      ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd                      ; FFT     ;
; FFT/synthesis/submodules/asj_fft_pround.vhd                        ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_pround.vhd                        ; FFT     ;
; FFT/synthesis/submodules/asj_fft_3dp_rom.vhd                       ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd                       ; FFT     ;
; FFT/synthesis/submodules/asj_fft_bfp_i.vhd                         ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_i.vhd                         ; FFT     ;
; FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd                    ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd                    ; FFT     ;
; FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd                      ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd                      ; FFT     ;
; FFT/synthesis/submodules/asj_fft_wrengen.vhd                       ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_wrengen.vhd                       ; FFT     ;
; FFT/synthesis/submodules/asj_fft_mult_add.vhd                      ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_mult_add.vhd                      ; FFT     ;
; FFT/synthesis/submodules/asj_fft_4dp_ram.vhd                       ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd                       ; FFT     ;
; FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd                     ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd                     ; FFT     ;
; FFT/synthesis/submodules/asj_fft_cxb_addr.vhd                      ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd                      ; FFT     ;
; FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd                   ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd                   ; FFT     ;
; FFT/synthesis/submodules/asj_fft_cxb_data.vhd                      ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cxb_data.vhd                      ; FFT     ;
; FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd                  ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd                  ; FFT     ;
; FFT/synthesis/submodules/asj_fft_tdl.vhd                           ; yes             ; Encrypted User VHDL File     ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl.vhd                           ; FFT     ;
; FFT/synthesis/submodules/FFT_fft_ii_0.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/quartus/nios/DE2_115/FFT/synthesis/submodules/FFT_fft_ii_0.sv                           ; FFT     ;
; src/Play.sv                                                        ; yes             ; User SystemVerilog HDL File  ; /home/quartus/nios/DE2_115/src/Play.sv                                                        ;         ;
; src/SetCodec.sv                                                    ; yes             ; User SystemVerilog HDL File  ; /home/quartus/nios/DE2_115/src/SetCodec.sv                                                    ;         ;
; src/I2cSender.sv                                                   ; yes             ; User SystemVerilog HDL File  ; /home/quartus/nios/DE2_115/src/I2cSender.sv                                                   ;         ;
; src/Debounce.sv                                                    ; yes             ; User SystemVerilog HDL File  ; /home/quartus/nios/DE2_115/src/Debounce.sv                                                    ;         ;
; src/DE2_115.sv                                                     ; yes             ; User SystemVerilog HDL File  ; /home/quartus/nios/DE2_115/src/DE2_115.sv                                                     ;         ;
; src/Listen.sv                                                      ; yes             ; User SystemVerilog HDL File  ; /home/quartus/nios/DE2_115/src/Listen.sv                                                      ;         ;
; src/ToFFT.sv                                                       ; yes             ; User SystemVerilog HDL File  ; /home/quartus/nios/DE2_115/src/ToFFT.sv                                                       ;         ;
; src/CountFFT.sv                                                    ; yes             ; User SystemVerilog HDL File  ; /home/quartus/nios/DE2_115/src/CountFFT.sv                                                    ;         ;
; src/DownSample.sv                                                  ; yes             ; User SystemVerilog HDL File  ; /home/quartus/nios/DE2_115/src/DownSample.sv                                                  ;         ;
; scfifo.tdf                                                         ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf                          ;         ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/a_regfifo.inc                       ;         ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                        ;         ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                        ;         ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/a_fffifo.inc                        ;         ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                        ;         ;
; aglobal151.inc                                                     ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                      ;         ;
; db/scfifo_r2j1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/scfifo_r2j1.tdf                                                 ;         ;
; db/a_dpfifo_fc81.tdf                                               ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/a_dpfifo_fc81.tdf                                               ;         ;
; db/altsyncram_m8j1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/altsyncram_m8j1.tdf                                             ;         ;
; db/cmpr_gs8.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/cmpr_gs8.tdf                                                    ;         ;
; db/cntr_tnb.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/cntr_tnb.tdf                                                    ;         ;
; db/cntr_ao7.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/cntr_ao7.tdf                                                    ;         ;
; db/cntr_unb.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/cntr_unb.tdf                                                    ;         ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                                                         ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                                                         ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                                                       ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_acp3.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/altsyncram_acp3.tdf                                             ;         ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                     ;         ;
; addcore.inc                                                        ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/addcore.inc                         ;         ;
; look_add.inc                                                       ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/look_add.inc                        ;         ;
; bypassff.inc                                                       ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/bypassff.inc                        ;         ;
; altshift.inc                                                       ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/altshift.inc                        ;         ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc             ;         ;
; db/add_sub_onj.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/add_sub_onj.tdf                                                 ;         ;
; altmult_add.tdf                                                    ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/altmult_add.tdf                     ;         ;
; stratix_mac_mult.inc                                               ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/stratix_mac_mult.inc                ;         ;
; stratix_mac_out.inc                                                ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/stratix_mac_out.inc                 ;         ;
; db/mult_add_4m6g.tdf                                               ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/mult_add_4m6g.tdf                                               ;         ;
; db/ded_mult_la91.tdf                                               ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/ded_mult_la91.tdf                                               ;         ;
; db/dffpipe_93c.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/dffpipe_93c.tdf                                                 ;         ;
; db/mult_add_3l6g.tdf                                               ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/mult_add_3l6g.tdf                                               ;         ;
; db/add_sub_knj.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/add_sub_knj.tdf                                                 ;         ;
; db/altsyncram_oat3.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/altsyncram_oat3.tdf                                             ;         ;
; db/altsyncram_pat3.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/altsyncram_pat3.tdf                                             ;         ;
; db/altsyncram_qat3.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/altsyncram_qat3.tdf                                             ;         ;
; db/altsyncram_jat3.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/altsyncram_jat3.tdf                                             ;         ;
; db/altsyncram_kat3.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/altsyncram_kat3.tdf                                             ;         ;
; db/altsyncram_rat3.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/altsyncram_rat3.tdf                                             ;         ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/lpm_mult.tdf                        ;         ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;         ;
; multcore.inc                                                       ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/multcore.inc                        ;         ;
; db/mult_36t.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/mult_36t.tdf                                                    ;         ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/lpm_divide.tdf                      ;         ;
; abs_divider.inc                                                    ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/abs_divider.inc                     ;         ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                 ; /home/quartus/altera/15.1/quartus/libraries/megafunctions/sign_div_unsign.inc                 ;         ;
; db/lpm_divide_rim.tdf                                              ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/lpm_divide_rim.tdf                                              ;         ;
; db/sign_div_unsign_jlh.tdf                                         ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/sign_div_unsign_jlh.tdf                                         ;         ;
; db/alt_u_div_q6f.tdf                                               ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/alt_u_div_q6f.tdf                                               ;         ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/add_sub_7pc.tdf                                                 ;         ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/add_sub_8pc.tdf                                                 ;         ;
; db/lpm_divide_uam.tdf                                              ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/lpm_divide_uam.tdf                                              ;         ;
; db/lpm_divide_qim.tdf                                              ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/lpm_divide_qim.tdf                                              ;         ;
; db/sign_div_unsign_ilh.tdf                                         ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/sign_div_unsign_ilh.tdf                                         ;         ;
; db/alt_u_div_o6f.tdf                                               ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/alt_u_div_o6f.tdf                                               ;         ;
; db/lpm_divide_tam.tdf                                              ; yes             ; Auto-Generated Megafunction  ; /home/quartus/nios/DE2_115/db/lpm_divide_tam.tdf                                              ;         ;
+--------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimated Total logic elements              ; 29,236                       ;
;                                             ;                              ;
; Total combinational functions               ; 27686                        ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 23043                        ;
;     -- 3 input functions                    ; 3302                         ;
;     -- <=2 input functions                  ; 1341                         ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 25843                        ;
;     -- arithmetic mode                      ; 1843                         ;
;                                             ;                              ;
; Total registers                             ; 6925                         ;
;     -- Dedicated logic registers            ; 6925                         ;
;     -- I/O registers                        ; 0                            ;
;                                             ;                              ;
; I/O pins                                    ; 480                          ;
; Total memory bits                           ; 155904                       ;
;                                             ;                              ;
; Embedded Multiplier 9-bit elements          ; 28                           ;
;                                             ;                              ;
; Total PLLs                                  ; 1                            ;
;     -- PLLs                                 ; 1                            ;
;                                             ;                              ;
; Maximum fan-out node                        ; DownSample:down_sample|cnt_r ;
; Maximum fan-out                             ; 7483                         ;
; Total fan-out                               ; 142374                       ;
; Average fan-out                             ; 3.91                         ;
+---------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                                                                                    ; 27686 (327)       ; 6925 (0)     ; 155904      ; 28           ; 0       ; 14        ; 480  ; 0            ; |DE2_115                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |CountFFT:count_fft|                                                                                     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|CountFFT:count_fft                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |Debounce:reset|                                                                                         ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:reset                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |DownSample:down_sample|                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|DownSample:down_sample                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |FFT:fft|                                                                                                ; 3746 (0)          ; 4534 (0)     ; 155904      ; 24           ; 0       ; 12        ; 0    ; 0            ; |DE2_115|FFT:fft                                                                                                                                                                                                                                                                                                                                                                                   ; FFT          ;
;       |FFT_fft_ii_0:fft_ii_0|                                                                               ; 3746 (0)          ; 4534 (0)     ; 155904      ; 24           ; 0       ; 12        ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0                                                                                                                                                                                                                                                                                                                                                             ; FFT          ;
;          |asj_fft_sglstream:asj_fft_sglstream_inst|                                                         ; 3746 (474)        ; 4534 (518)   ; 155904      ; 24           ; 0       ; 12        ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst                                                                                                                                                                                                                                                                                                                    ; fft          ;
;             |asj_fft_3dp_rom:twrom|                                                                         ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom                                                                                                                                                                                                                                                                                              ; fft          ;
;                |twid_rom:\gen_M4K:cos_1n|                                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n                                                                                                                                                                                                                                                                     ; fft          ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                                                                  ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                        ; work         ;
;                         |altsyncram_jat3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jat3:auto_generated                                                                                                                                         ; work         ;
;                |twid_rom:\gen_M4K:cos_2n|                                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n                                                                                                                                                                                                                                                                     ; fft          ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                                                                  ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                        ; work         ;
;                         |altsyncram_kat3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_kat3:auto_generated                                                                                                                                         ; work         ;
;                |twid_rom:\gen_M4K:cos_3n|                                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n                                                                                                                                                                                                                                                                     ; fft          ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                                                                  ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                        ; work         ;
;                         |altsyncram_rat3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rat3:auto_generated                                                                                                                                         ; work         ;
;                |twid_rom:\gen_M4K:sin_1n|                                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n                                                                                                                                                                                                                                                                     ; fft          ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                                                                  ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                        ; work         ;
;                         |altsyncram_oat3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_oat3:auto_generated                                                                                                                                         ; work         ;
;                |twid_rom:\gen_M4K:sin_2n|                                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n                                                                                                                                                                                                                                                                     ; fft          ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                                                                  ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                        ; work         ;
;                         |altsyncram_pat3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pat3:auto_generated                                                                                                                                         ; work         ;
;                |twid_rom:\gen_M4K:sin_3n|                                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n                                                                                                                                                                                                                                                                     ; fft          ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                                                                  ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                        ; work         ;
;                         |altsyncram_qat3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qat3:auto_generated                                                                                                                                         ; work         ;
;             |asj_fft_4dp_ram:\gen_M4K_Output:dat_C|                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C                                                                                                                                                                                                                                                                              ; fft          ;
;                |asj_fft_data_ram:\gen_rams:0:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                  ; work         ;
;                |asj_fft_data_ram:\gen_rams:1:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                  ; work         ;
;                |asj_fft_data_ram:\gen_rams:2:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                  ; work         ;
;                |asj_fft_data_ram:\gen_rams:3:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                  ; work         ;
;             |asj_fft_4dp_ram:\gen_M4K_Output:dat_D|                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D                                                                                                                                                                                                                                                                              ; fft          ;
;                |asj_fft_data_ram:\gen_rams:0:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                  ; work         ;
;                |asj_fft_data_ram:\gen_rams:1:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                  ; work         ;
;                |asj_fft_data_ram:\gen_rams:2:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                  ; work         ;
;                |asj_fft_data_ram:\gen_rams:3:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                  ; work         ;
;             |asj_fft_4dp_ram:dat_A|                                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A                                                                                                                                                                                                                                                                                              ; fft          ;
;                |asj_fft_data_ram:\gen_rams:0:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                                  ; work         ;
;                |asj_fft_data_ram:\gen_rams:1:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                                  ; work         ;
;                |asj_fft_data_ram:\gen_rams:2:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                                  ; work         ;
;                |asj_fft_data_ram:\gen_rams:3:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                                  ; work         ;
;             |asj_fft_4dp_ram:dat_B|                                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B                                                                                                                                                                                                                                                                                              ; fft          ;
;                |asj_fft_data_ram:\gen_rams:0:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                                  ; work         ;
;                |asj_fft_data_ram:\gen_rams:1:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                                  ; work         ;
;                |asj_fft_data_ram:\gen_rams:2:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                                  ; work         ;
;                |asj_fft_data_ram:\gen_rams:3:dat_A|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                                                                                                           ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                                           ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                 ; work         ;
;                         |altsyncram_acp3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated                                                                                                                                  ; work         ;
;             |asj_fft_bfp_ctrl:\gen_dft_2:bfpc|                                                              ; 32 (20)           ; 27 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc                                                                                                                                                                                                                                                                                   ; fft          ;
;                |asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2                                                                                                                                                                                        ; fft          ;
;                |asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|  ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass                                                                                                                                                                                         ; fft          ;
;             |asj_fft_cnt_ctrl:ccc|                                                                          ; 464 (464)         ; 464 (464)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc                                                                                                                                                                                                                                                                                               ; fft          ;
;             |asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|                     ; 3 (3)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp                                                                                                                                                                                                                                          ; fft          ;
;             |asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|                                                       ; 18 (18)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr                                                                                                                                                                                                                                                                            ; fft          ;
;             |asj_fft_cxb_addr:ram_cxb_rd|                                                                   ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd                                                                                                                                                                                                                                                                                        ; fft          ;
;             |asj_fft_cxb_data:ram_cxb_wr_data|                                                              ; 128 (128)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data:ram_cxb_wr_data                                                                                                                                                                                                                                                                                   ; fft          ;
;             |asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data|                                    ; 128 (128)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                                                                                                                                                         ; fft          ;
;             |asj_fft_cxb_data_r:ram_cxb_bfp_data|                                                           ; 128 (128)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data                                                                                                                                                                                                                                                                                ; fft          ;
;             |asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|                                                        ; 15 (15)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen                                                                                                                                                                                                                                                                             ; fft          ;
;             |asj_fft_dataadgen:rd_adgen|                                                                    ; 33 (33)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen                                                                                                                                                                                                                                                                                         ; fft          ;
;             |asj_fft_dft_bfp:\gen_dft_2:bfpdft|                                                             ; 1645 (542)        ; 2161 (1042)  ; 0           ; 24           ; 0       ; 12        ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft                                                                                                                                                                                                                                                                                  ; fft          ;
;                |asj_fft_bfp_i:\gen_cont:bfp_scale_1pt|                                                      ; 243 (243)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale_1pt                                                                                                                                                                                                                                            ; fft          ;
;                |asj_fft_bfp_i:\gen_cont:bfp_scale|                                                          ; 243 (243)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale                                                                                                                                                                                                                                                ; fft          ;
;                |asj_fft_bfp_o:\gen_cont:bfp_detect|                                                         ; 51 (51)           ; 33 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect                                                                                                                                                                                                                                               ; fft          ;
;                   |asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|                   ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass                                                                                                                                                                         ; fft          ;
;                |asj_fft_bfp_o_1pt:\gen_cont:bfp_detect_1pt|                                                 ; 24 (24)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt:\gen_cont:bfp_detect_1pt                                                                                                                                                                                                                                       ; fft          ;
;                |asj_fft_cmult_std:\gen_da0:gen_std:cm1|                                                     ; 130 (0)           ; 224 (64)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1                                                                                                                                                                                                                                           ; fft          ;
;                   |asj_fft_mult_add:\gen_ma:gen_ma_full:ma|                                                 ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma                                                                                                                                                                                                   ; fft          ;
;                      |altera_fft_mult_add:MULT_ADD_component|                                               ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component                                                                                                                                                            ; fft          ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; fft          ;
;                            |altmult_add:ALTMULT_ADD_component|                                              ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                               |mult_add_3l6g:auto_generated|                                                ; 32 (32)           ; 32 (32)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_3l6g:auto_generated                         ; work         ;
;                                  |ded_mult_la91:ded_mult1|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_3l6g:auto_generated|ded_mult_la91:ded_mult1 ; work         ;
;                                  |ded_mult_la91:ded_mult2|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_3l6g:auto_generated|ded_mult_la91:ded_mult2 ; work         ;
;                   |asj_fft_mult_add:\gen_ma:gen_ma_full:ms|                                                 ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms                                                                                                                                                                                                   ; fft          ;
;                      |altera_fft_mult_add:MULT_ADD_component|                                               ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component                                                                                                                                                            ; fft          ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; fft          ;
;                            |altmult_add:ALTMULT_ADD_component|                                              ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                               |mult_add_4m6g:auto_generated|                                                ; 32 (32)           ; 32 (32)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4m6g:auto_generated                         ; work         ;
;                                  |ded_mult_la91:ded_mult1|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4m6g:auto_generated|ded_mult_la91:ded_mult1 ; work         ;
;                                  |ded_mult_la91:ded_mult2|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4m6g:auto_generated|ded_mult_la91:ded_mult2 ; work         ;
;                   |asj_fft_pround:\gen_ma:gen_ma_full:u0|                                                   ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0                                                                                                                                                                                                     ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                     ; work         ;
;                         |add_sub_knj:auto_generated|                                                        ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                                                                                          ; work         ;
;                   |asj_fft_pround:\gen_ma:gen_ma_full:u1|                                                   ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u1                                                                                                                                                                                                     ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                     ; work         ;
;                         |add_sub_knj:auto_generated|                                                        ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                                                                                          ; work         ;
;                   |asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|                                              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay                                                                                                                                                                                                ; fft          ;
;                   |asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|                                              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay                                                                                                                                                                                                ; fft          ;
;                |asj_fft_cmult_std:\gen_da0:gen_std:cm2|                                                     ; 130 (0)           ; 224 (64)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2                                                                                                                                                                                                                                           ; fft          ;
;                   |asj_fft_mult_add:\gen_ma:gen_ma_full:ma|                                                 ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma                                                                                                                                                                                                   ; fft          ;
;                      |altera_fft_mult_add:MULT_ADD_component|                                               ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component                                                                                                                                                            ; fft          ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; fft          ;
;                            |altmult_add:ALTMULT_ADD_component|                                              ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                               |mult_add_3l6g:auto_generated|                                                ; 32 (32)           ; 32 (32)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_3l6g:auto_generated                         ; work         ;
;                                  |ded_mult_la91:ded_mult1|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_3l6g:auto_generated|ded_mult_la91:ded_mult1 ; work         ;
;                                  |ded_mult_la91:ded_mult2|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_3l6g:auto_generated|ded_mult_la91:ded_mult2 ; work         ;
;                   |asj_fft_mult_add:\gen_ma:gen_ma_full:ms|                                                 ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms                                                                                                                                                                                                   ; fft          ;
;                      |altera_fft_mult_add:MULT_ADD_component|                                               ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component                                                                                                                                                            ; fft          ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; fft          ;
;                            |altmult_add:ALTMULT_ADD_component|                                              ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                               |mult_add_4m6g:auto_generated|                                                ; 32 (32)           ; 32 (32)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4m6g:auto_generated                         ; work         ;
;                                  |ded_mult_la91:ded_mult1|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4m6g:auto_generated|ded_mult_la91:ded_mult1 ; work         ;
;                                  |ded_mult_la91:ded_mult2|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4m6g:auto_generated|ded_mult_la91:ded_mult2 ; work         ;
;                   |asj_fft_pround:\gen_ma:gen_ma_full:u0|                                                   ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u0                                                                                                                                                                                                     ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                     ; work         ;
;                         |add_sub_knj:auto_generated|                                                        ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                                                                                          ; work         ;
;                   |asj_fft_pround:\gen_ma:gen_ma_full:u1|                                                   ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u1                                                                                                                                                                                                     ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                     ; work         ;
;                         |add_sub_knj:auto_generated|                                                        ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                                                                                          ; work         ;
;                   |asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|                                              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay                                                                                                                                                                                                ; fft          ;
;                   |asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|                                              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay                                                                                                                                                                                                ; fft          ;
;                |asj_fft_cmult_std:\gen_da0:gen_std:cm3|                                                     ; 130 (0)           ; 224 (64)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3                                                                                                                                                                                                                                           ; fft          ;
;                   |asj_fft_mult_add:\gen_ma:gen_ma_full:ma|                                                 ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma                                                                                                                                                                                                   ; fft          ;
;                      |altera_fft_mult_add:MULT_ADD_component|                                               ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component                                                                                                                                                            ; fft          ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; fft          ;
;                            |altmult_add:ALTMULT_ADD_component|                                              ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                               |mult_add_3l6g:auto_generated|                                                ; 32 (32)           ; 32 (32)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_3l6g:auto_generated                         ; work         ;
;                                  |ded_mult_la91:ded_mult1|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_3l6g:auto_generated|ded_mult_la91:ded_mult1 ; work         ;
;                                  |ded_mult_la91:ded_mult2|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_3l6g:auto_generated|ded_mult_la91:ded_mult2 ; work         ;
;                   |asj_fft_mult_add:\gen_ma:gen_ma_full:ms|                                                 ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms                                                                                                                                                                                                   ; fft          ;
;                      |altera_fft_mult_add:MULT_ADD_component|                                               ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component                                                                                                                                                            ; fft          ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; fft          ;
;                            |altmult_add:ALTMULT_ADD_component|                                              ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                               |mult_add_4m6g:auto_generated|                                                ; 32 (32)           ; 32 (32)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4m6g:auto_generated                         ; work         ;
;                                  |ded_mult_la91:ded_mult1|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4m6g:auto_generated|ded_mult_la91:ded_mult1 ; work         ;
;                                  |ded_mult_la91:ded_mult2|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4m6g:auto_generated|ded_mult_la91:ded_mult2 ; work         ;
;                   |asj_fft_pround:\gen_ma:gen_ma_full:u0|                                                   ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u0                                                                                                                                                                                                     ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                     ; work         ;
;                         |add_sub_knj:auto_generated|                                                        ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                                                                                          ; work         ;
;                   |asj_fft_pround:\gen_ma:gen_ma_full:u1|                                                   ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u1                                                                                                                                                                                                     ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 33 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                     ; work         ;
;                         |add_sub_knj:auto_generated|                                                        ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                                                                                          ; work         ;
;                   |asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|                                              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay                                                                                                                                                                                                ; fft          ;
;                   |asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|                                              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay                                                                                                                                                                                                ; fft          ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                                                                                                                               ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; work         ;
;                      |add_sub_onj:auto_generated|                                                           ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                                                                                                    ; work         ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                                                                                                                               ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; work         ;
;                      |add_sub_onj:auto_generated|                                                           ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                                                                                                    ; work         ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                                                                                                                               ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; work         ;
;                      |add_sub_onj:auto_generated|                                                           ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                                                                                                    ; work         ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                                                                                                                               ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; work         ;
;                      |add_sub_onj:auto_generated|                                                           ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                                                                                                    ; work         ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                                                                                                                               ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; work         ;
;                      |add_sub_onj:auto_generated|                                                           ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                                                                                                    ; work         ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                                                                                                                               ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; work         ;
;                      |add_sub_onj:auto_generated|                                                           ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                                                                                                    ; work         ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                                                                                                                               ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; work         ;
;                      |add_sub_onj:auto_generated|                                                           ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                                                                                                    ; work         ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                                                                                                                               ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                               ; work         ;
;                      |add_sub_onj:auto_generated|                                                           ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                                                                                                    ; work         ;
;                |asj_fft_tdl_bit:\gen_cont:delay_next_blk|                                                   ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk                                                                                                                                                                                                                                         ; fft          ;
;             |asj_fft_in_write_sgl:writer|                                                                   ; 64 (64)           ; 68 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_in_write_sgl:writer                                                                                                                                                                                                                                                                                        ; fft          ;
;             |asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|                                                 ; 351 (313)         ; 313 (281)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp                                                                                                                                                                                                                                                                      ; fft          ;
;                |asj_fft_pround:\gen_full_rnd:u0|                                                            ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0                                                                                                                                                                                                                                      ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                                      ; work         ;
;                      |add_sub_onj:auto_generated|                                                           ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                                                                                                           ; work         ;
;                |asj_fft_pround:\gen_full_rnd:u1|                                                            ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1                                                                                                                                                                                                                                      ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 19 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                                      ; work         ;
;                      |add_sub_onj:auto_generated|                                                           ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated                                                                                                                                                           ; work         ;
;             |asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|                                        ; 30 (15)           ; 33 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                                                                                                                                                             ; fft          ;
;                |asj_fft_tdl_bit_rst:delay_en|                                                               ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en                                                                                                                                                                                                                                ; fft          ;
;                |asj_fft_tdl_rst:\gen_M4K:delay_swd|                                                         ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd                                                                                                                                                                                                                          ; fft          ;
;             |asj_fft_m_k_counter:\gen_gt256_mk:ctrl|                                                        ; 27 (27)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl                                                                                                                                                                                                                                                                             ; fft          ;
;             |asj_fft_tdl:\gen_wrsw_2:k_delay|                                                               ; 0 (0)             ; 168 (168)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay                                                                                                                                                                                                                                                                                    ; fft          ;
;             |asj_fft_tdl:\gen_wrsw_2:p_delay|                                                               ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:p_delay                                                                                                                                                                                                                                                                                    ; fft          ;
;             |asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done2|                                                ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done2                                                                                                                                                                                                                                                                     ; fft          ;
;             |asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|                                                 ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done                                                                                                                                                                                                                                                                      ; fft          ;
;             |asj_fft_tdl_bit_rst:delay_ctrl_np|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np                                                                                                                                                                                                                                                                                  ; fft          ;
;             |asj_fft_tdl_bit_rst:delay_lpp_en|                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_lpp_en                                                                                                                                                                                                                                                                                   ; fft          ;
;             |asj_fft_twadgen:twid_factors|                                                                  ; 14 (14)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors                                                                                                                                                                                                                                                                                       ; fft          ;
;             |asj_fft_wrengen:sel_we|                                                                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrengen:sel_we                                                                                                                                                                                                                                                                                             ; fft          ;
;             |asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches|                                                   ; 16 (16)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches                                                                                                                                                                                                                                                                        ; fft          ;
;             |auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|                          ; 3 (3)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1                                                                                                                                                                                                                                               ; fft          ;
;             |auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|                                       ; 87 (66)           ; 67 (51)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1                                                                                                                                                                                                                                                            ; fft          ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                    ; 21 (0)            ; 16 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                                                    ; work         ;
;                   |scfifo_r2j1:auto_generated|                                                              ; 21 (2)            ; 16 (1)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated                                                                                                                                                                                         ; work         ;
;                      |a_dpfifo_fc81:dpfifo|                                                                 ; 19 (11)           ; 15 (7)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo                                                                                                                                                                    ; work         ;
;                         |altsyncram_m8j1:FIFOram|                                                           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram                                                                                                                                            ; work         ;
;                         |cntr_ao7:usedw_counter|                                                            ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|cntr_ao7:usedw_counter                                                                                                                                             ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                                                                ; work         ;
;                         |cntr_unb:wr_ptr|                                                                   ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|cntr_unb:wr_ptr                                                                                                                                                    ; work         ;
;             |auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|                                   ; 23 (23)           ; 94 (94)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1                                                                                                                                                                                                                                                        ; fft          ;
;    |HPS:hps|                                                                                                ; 23430 (22842)     ; 2263 (2263)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Div0|                                                                                     ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_qim:auto_generated|                                                                    ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div0|lpm_divide_qim:auto_generated                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_ilh:divider|                                                                   ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div0|lpm_divide_qim:auto_generated|sign_div_unsign_ilh:divider                                                                                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_o6f:divider|                                                                      ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div0|lpm_divide_qim:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_o6f:divider                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Div1|                                                                                     ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_rim:auto_generated|                                                                    ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div1|lpm_divide_rim:auto_generated                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_jlh:divider|                                                                   ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div1|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                                                                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_q6f:divider|                                                                      ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div1|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Div2|                                                                                     ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_rim:auto_generated|                                                                    ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div2|lpm_divide_rim:auto_generated                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_jlh:divider|                                                                   ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div2|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                                                                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_q6f:divider|                                                                      ; 73 (73)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div2|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Div3|                                                                                     ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div3                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_rim:auto_generated|                                                                    ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div3|lpm_divide_rim:auto_generated                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_jlh:divider|                                                                   ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div3|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                                                                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_q6f:divider|                                                                      ; 79 (79)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Div3|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Mod0|                                                                                     ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_tam:auto_generated|                                                                    ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod0|lpm_divide_tam:auto_generated                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_ilh:divider|                                                                   ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod0|lpm_divide_tam:auto_generated|sign_div_unsign_ilh:divider                                                                                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_o6f:divider|                                                                      ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod0|lpm_divide_tam:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_o6f:divider                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Mod1|                                                                                     ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_uam:auto_generated|                                                                    ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod1|lpm_divide_uam:auto_generated                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_jlh:divider|                                                                   ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod1|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider                                                                                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_q6f:divider|                                                                      ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod1|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Mod2|                                                                                     ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_uam:auto_generated|                                                                    ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod2|lpm_divide_uam:auto_generated                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_jlh:divider|                                                                   ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod2|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider                                                                                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_q6f:divider|                                                                      ; 73 (73)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod2|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Mod3|                                                                                     ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_uam:auto_generated|                                                                    ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod3|lpm_divide_uam:auto_generated                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_jlh:divider|                                                                   ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod3|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider                                                                                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_q6f:divider|                                                                      ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|HPS:hps|lpm_divide:Mod3|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                                                                                                                                                                                                                                                   ; work         ;
;    |Listen:listen|                                                                                          ; 33 (33)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Listen:listen                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |Play:play|                                                                                              ; 38 (38)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Play:play                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |SetCodec:init|                                                                                          ; 78 (12)           ; 46 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SetCodec:init                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |I2cSender:sender|                                                                                    ; 66 (66)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SetCodec:init|I2cSender:sender                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |ToFFT:tofft|                                                                                            ; 17 (17)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ToFFT:tofft                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |easy:core|                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|easy:core                                                                                                                                                                                                                                                                                                                                                                                 ; easy         ;
;       |easy_pll:pll|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|easy:core|easy_pll:pll                                                                                                                                                                                                                                                                                                                                                                    ; easy         ;
;          |easy_pll_altpll_02o2:sd1|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|easy:core|easy_pll:pll|easy_pll_altpll_02o2:sd1                                                                                                                                                                                                                                                                                                                                           ; easy         ;
;    |lpm_mult:Mult0|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |mult_36t:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lpm_mult:Mult0|mult_36t:auto_generated                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |lpm_mult:Mult1|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |mult_36t:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lpm_mult:Mult1|mult_36t:auto_generated                                                                                                                                                                                                                                                                                                                                                    ; work         ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------+
; Name                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------+
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jat3:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; FFT_fft_ii_0_1n1024cos.hex ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_kat3:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; FFT_fft_ii_0_2n1024cos.hex ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rat3:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; FFT_fft_ii_0_3n1024cos.hex ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_oat3:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; FFT_fft_ii_0_1n1024sin.hex ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pat3:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; FFT_fft_ii_0_2n1024sin.hex ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qat3:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; FFT_fft_ii_0_3n1024sin.hex ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 8            ; 34           ; 8            ; 34           ; 272  ; None                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 14          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 28          ;
; Signed Embedded Multipliers           ; 14          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                    ; 15.1    ; N/A          ; N/A          ; |DE2_115|easy:core                                                                                                                                                                                                                                                                                          ; qsys/easy.qsys  ;
; Altera ; altpll                  ; 15.1    ; N/A          ; N/A          ; |DE2_115|easy:core|easy_pll:pll                                                                                                                                                                                                                                                                             ; qsys/easy.qsys  ;
; Altera ; altera_reset_controller ; 15.1    ; N/A          ; N/A          ; |DE2_115|easy:core|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                   ; qsys/easy.qsys  ;
; N/A    ; altera_fft_ii           ; 15.1    ; N/A          ; N/A          ; |DE2_115|FFT:fft                                                                                                                                                                                                                                                                                            ; FFT.qsys        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst                                                                                                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc                                                                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass                                                                                                  ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2                                                                                                 ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft                                                                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect                                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk                                                                                   ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass                                                                                  ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt:\gen_cont:bfp_detect_1pt                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale                                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale_1pt                                                                                                                                                     ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay                                                                                                         ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma                                                                                                            ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component                                                                     ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms                                                                                                            ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component                                                                     ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay                                                                                                         ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0                                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u1                                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay                                                                                                         ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma                                                                                                            ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component                                                                     ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms                                                                                                            ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component                                                                     ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay                                                                                                         ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u0                                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm2|asj_fft_pround:\gen_ma:gen_ma_full:u1                                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay                                                                                                         ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma                                                                                                            ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component                                                                     ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms                                                                                                            ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component                                                                     ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay                                                                                                         ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u0                                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm3|asj_fft_pround:\gen_ma:gen_ma_full:u1                                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done                                                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done2                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl                                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C                                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D                                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp                                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp                                                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_str_val:delay_val                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches                                                                                                                                                                                 ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay                                                                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:p_delay                                                                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr                                                                                                                                                                                     ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen                                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc                                                                                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A                                                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B                                                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd                                                                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np                                                                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_lpp_en                                                                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd                                                                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data                                                                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd                                                                                                                                                                                                 ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data:ram_cxb_wr_data                                                                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen                                                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrengen:sel_we                                                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors                                                                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom                                                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                           ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; Licensed     ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_in_write_sgl:writer                                                                                                                                                                                                 ;                 ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s2_cur                                                 ;
+-------------------------------+-----------------------+-------------------------+------------------------+-------------------------------+-----------------+
; Name                          ; fft_s2_cur.LAST_LPP_C ; fft_s2_cur.LPP_C_OUTPUT ; fft_s2_cur.FIRST_LPP_C ; fft_s2_cur.WAIT_FOR_LPP_INPUT ; fft_s2_cur.IDLE ;
+-------------------------------+-----------------------+-------------------------+------------------------+-------------------------------+-----------------+
; fft_s2_cur.IDLE               ; 0                     ; 0                       ; 0                      ; 0                             ; 0               ;
; fft_s2_cur.WAIT_FOR_LPP_INPUT ; 0                     ; 0                       ; 0                      ; 1                             ; 1               ;
; fft_s2_cur.FIRST_LPP_C        ; 0                     ; 0                       ; 1                      ; 0                             ; 1               ;
; fft_s2_cur.LPP_C_OUTPUT       ; 0                     ; 1                       ; 0                      ; 0                             ; 1               ;
; fft_s2_cur.LAST_LPP_C         ; 1                     ; 0                       ; 0                      ; 0                             ; 1               ;
+-------------------------------+-----------------------+-------------------------+------------------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur                                      ;
+---------------------------+-----------------------+----------------------+------------------------+---------------------------+-----------------+
; Name                      ; fft_s1_cur.LAST_INPUT ; fft_s1_cur.CHECK_DAV ; fft_s1_cur.WRITE_INPUT ; fft_s1_cur.WAIT_FOR_INPUT ; fft_s1_cur.IDLE ;
+---------------------------+-----------------------+----------------------+------------------------+---------------------------+-----------------+
; fft_s1_cur.IDLE           ; 0                     ; 0                    ; 0                      ; 0                         ; 0               ;
; fft_s1_cur.WAIT_FOR_INPUT ; 0                     ; 0                    ; 0                      ; 1                         ; 1               ;
; fft_s1_cur.WRITE_INPUT    ; 0                     ; 0                    ; 1                      ; 0                         ; 1               ;
; fft_s1_cur.CHECK_DAV      ; 0                     ; 1                    ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.LAST_INPUT     ; 1                     ; 0                    ; 0                      ; 0                         ; 1               ;
+---------------------------+-----------------------+----------------------+------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|sdft  ;
+----------------------+--------------------+-------------------+-------------------+----------------------+------------------+-----------+
; Name                 ; sdft.DISABLE_DFT_O ; sdft.ENABLE_BFP_O ; sdft.ENABLE_DFT_O ; sdft.WAIT_FOR_OUTPUT ; sdft.BLOCK_DFT_I ; sdft.IDLE ;
+----------------------+--------------------+-------------------+-------------------+----------------------+------------------+-----------+
; sdft.IDLE            ; 0                  ; 0                 ; 0                 ; 0                    ; 0                ; 0         ;
; sdft.BLOCK_DFT_I     ; 0                  ; 0                 ; 0                 ; 0                    ; 1                ; 1         ;
; sdft.WAIT_FOR_OUTPUT ; 0                  ; 0                 ; 0                 ; 1                    ; 0                ; 1         ;
; sdft.ENABLE_DFT_O    ; 0                  ; 0                 ; 1                 ; 0                    ; 0                ; 1         ;
; sdft.ENABLE_BFP_O    ; 0                  ; 1                 ; 0                 ; 0                    ; 0                ; 1         ;
; sdft.DISABLE_DFT_O   ; 1                  ; 0                 ; 0                 ; 0                    ; 0                ; 1         ;
+----------------------+--------------------+-------------------+-------------------+----------------------+------------------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|sdet ;
+------------------+----------------+--------------+-------------+------------------+---------------------------------------------------------------------------------------+
; Name             ; sdet.BLOCK_GAP ; sdet.DISABLE ; sdet.ENABLE ; sdet.BLOCK_READY ; sdet.IDLE                                                                             ;
+------------------+----------------+--------------+-------------+------------------+---------------------------------------------------------------------------------------+
; sdet.IDLE        ; 0              ; 0            ; 0           ; 0                ; 0                                                                                     ;
; sdet.BLOCK_READY ; 0              ; 0            ; 0           ; 1                ; 1                                                                                     ;
; sdet.ENABLE      ; 0              ; 0            ; 1           ; 0                ; 1                                                                                     ;
; sdet.DISABLE     ; 0              ; 1            ; 0           ; 0                ; 1                                                                                     ;
; sdet.BLOCK_GAP   ; 1              ; 0            ; 0           ; 0                ; 1                                                                                     ;
+------------------+----------------+--------------+-------------+------------------+---------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|k_state ;
+-----------------------+--------------+-----------------------+-----------------+---------------------------------------------------------------+
; Name                  ; k_state.HOLD ; k_state.NEXT_PASS_UPD ; k_state.RUN_CNT ; k_state.IDLE                                                  ;
+-----------------------+--------------+-----------------------+-----------------+---------------------------------------------------------------+
; k_state.IDLE          ; 0            ; 0                     ; 0               ; 0                                                             ;
; k_state.RUN_CNT       ; 0            ; 0                     ; 1               ; 1                                                             ;
; k_state.NEXT_PASS_UPD ; 0            ; 1                     ; 0               ; 1                                                             ;
; k_state.HOLD          ; 1            ; 0                     ; 0               ; 1                                                             ;
+-----------------------+--------------+-----------------------+-----------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state                        ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+----------------------------------+
; Name                              ; \packet_multi:source_state.end1 ; \packet_multi:source_state.st_err ; \packet_multi:source_state.run1 ; \packet_multi:source_state.sop ; \packet_multi:source_state.start ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+----------------------------------+
; \packet_multi:source_state.start  ; 0                               ; 0                                 ; 0                               ; 0                              ; 0                                ;
; \packet_multi:source_state.sop    ; 0                               ; 0                                 ; 0                               ; 1                              ; 1                                ;
; \packet_multi:source_state.run1   ; 0                               ; 0                                 ; 1                               ; 0                              ; 1                                ;
; \packet_multi:source_state.st_err ; 0                               ; 1                                 ; 0                               ; 0                              ; 1                                ;
; \packet_multi:source_state.end1   ; 1                               ; 0                                 ; 0                               ; 0                              ; 1                                ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+-------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                       ;
+------------------------------------+--------------------------------+------------------------------------+-------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                           ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                           ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                           ;
+------------------------------------+--------------------------------+------------------------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                    ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                   ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                   ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                   ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                   ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                   ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115|SetCodec:init|I2cSender:sender|counter_r ;
+--------------+--------------+--------------+----------------------+
; Name         ; counter_r.00 ; counter_r.10 ; counter_r.01         ;
+--------------+--------------+--------------+----------------------+
; counter_r.10 ; 0            ; 0            ; 0                    ;
; counter_r.01 ; 0            ; 1            ; 1                    ;
; counter_r.00 ; 1            ; 1            ; 0                    ;
+--------------+--------------+--------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |DE2_115|SetCodec:init|I2cSender:sender|state_r                      ;
+-----------------+---------------+-----------------+-----------------+----------------+
; Name            ; state_r.S_END ; state_r.S_TRANS ; state_r.S_START ; state_r.S_IDLE ;
+-----------------+---------------+-----------------+-----------------+----------------+
; state_r.S_IDLE  ; 0             ; 0               ; 0               ; 0              ;
; state_r.S_START ; 0             ; 0               ; 1               ; 1              ;
; state_r.S_TRANS ; 0             ; 1               ; 0               ; 1              ;
; state_r.S_END   ; 1             ; 0               ; 0               ; 1              ;
+-----------------+---------------+-----------------+-----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|stall_reg ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[6,7]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[6]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[7]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[6]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[7]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[6,7]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[0..15]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_sop_int                                                                               ; Lost fanout                                                                                                                                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_eop_int                                                                               ; Lost fanout                                                                                                                                                                   ;
; easy:core|easy_pll:pll|prev_reset                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                          ; Lost fanout                                                                                                                                                                   ;
; easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                         ; Lost fanout                                                                                                                                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|source_stall_int_d                                                                        ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|source_stall_d                                                                             ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_tdl[15][0]                                                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_cd_en[0]                                                                                 ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_tdl[15][1]                                                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_cd_en[1]                                                                                 ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_tdl[15][2]                                                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_cd_en[2]                                                                                 ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_b[16]                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_b[15]                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_a[16]                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_a[15]                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_b[16]                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_b[15]                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_a[16]                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_a[15]                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_d[16]                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_d[15]                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_c[16]                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_c[15]                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_d[16]                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_d[15]                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_c[16]                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_c[15]                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[0]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[0]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[0]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[1]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[1]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[1]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[2]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[2]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[2]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[3]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[3]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[3]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[4]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[4]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[4]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[5]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[5]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[5]                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|next_block_d                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[0]      ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[0]  ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[0]      ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|next_block_d2                                                                                                  ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[1]      ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[1]  ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[1]      ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|next_block_d3                                                                                                  ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[2]      ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[2]  ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[2]      ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|next_block_d4                                                                                                  ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[3]      ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[3]  ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[3]      ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|next_block_d5                                                                                                  ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[4]      ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[4]  ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[4]      ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[5]  ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[5]      ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[6]  ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[6]      ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[7]  ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[7]      ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[8]  ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[8]      ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[9]  ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[9]      ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[10] ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[10]     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[11] ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[11]     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[12] ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[12]     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[13] ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[13]     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[14] ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[14]     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[15] ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[15]     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[16] ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[16]     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[17] ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[17]     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[18] ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[18]     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[19] ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[19]     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[20] ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[20]     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[21] ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[21]     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[22] ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[22]     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[0]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[0]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[1]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[1]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[2]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[2]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[3]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[3]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[4]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[4]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[5]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[5]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[6]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[6]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[6]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[6]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[6]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[6]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[7]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[7]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[7]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[7]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[7]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[7]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[0]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[0]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[2]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[2]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[4]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[4]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[1]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[1]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[3]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[3]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[5]                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[5]                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches|swd_tdl[0][0]                                                                                             ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][0]                                  ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches|swd_tdl[0][1]                                                                                             ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][1]                                  ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[6]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                              ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[6]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                              ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[6]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                              ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[6]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                              ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[7]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                              ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[7]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                              ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[7]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                              ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[7]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                              ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[0]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[0]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[1]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[1]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[2]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[2]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[3]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[3]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[4]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[4]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[5]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[5]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[0]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[0]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[2]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[2]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[4]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[4]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[1]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[1]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[3]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[3]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[5]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[5]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][0]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][0]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][1]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][1]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][2]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][2]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][3]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][3]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][4]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][4]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][5]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][5]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][6]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][6]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][6]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][7]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][7]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][7]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][0]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][0]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][2]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][2]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][4]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][4]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][1]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][1]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][3]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][3]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][5]                                                                                                ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][5]                                     ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd|tdl_arr[5]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[5]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd|tdl_arr[4]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[4]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd|tdl_arr[5]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[5]                                   ;
; HPS:hps|note_r[1..10]                                                                                                                                                                                                        ; Merged with HPS:hps|note_r[0]                                                                                                                                                 ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|val_out                                                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|oe                                                                                         ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd|tdl_arr[3]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[3]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd|tdl_arr[4]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[4]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[7]                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|blk_done_vec[1]                                          ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd|tdl_arr[2]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[2]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd|tdl_arr[3]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[3]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[6]                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|blk_done_vec[0]                                          ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd|tdl_arr[1]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[1]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd|tdl_arr[2]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[2]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd|tdl_arr[0]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[0]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd|tdl_arr[1]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[1]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd|tdl_arr[0]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[0]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[7]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|next_pass_vec[1]                                         ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][0]                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][0]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][6]                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][6]                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][6]                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[8,16,24]                                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[0]                                                                         ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[1,9,25]                                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[17]                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[2,18,26]                                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[10]                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[3,19,27]                                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[11]                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[4,20,28]                                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[12]                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[5,21,29]                                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[13]                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[30]                                                                                                                                   ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[14]                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[6]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|next_pass_vec[0]                                         ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][0]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][0]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][0]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][1]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][1]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][1]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][2]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][2]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][2]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][3]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][3]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][3]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][4]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][4]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][4]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][5]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][5] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][5]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][5] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][5]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][5] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][6]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][6] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[8]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[24]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[26]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[10]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[28]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[12]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[6,22,30]                                                                                                         ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[14]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[7,23,31]                                                                                                         ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[15]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[8]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[24]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[26]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[10]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[28]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[12]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[6,22,30]                                                                                                         ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[14]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[7,23,31]                                                                                                         ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[15]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[8]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[24]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[26]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[10]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[28]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[12]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[6,22,30]                                                                                                         ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[14]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[7,23,31]                                                                                                         ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[15]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[8]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[24]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[26]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[10]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[28]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[12]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[6,22,30]                                                                                                         ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[14]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[7,23,31]                                                                                                         ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[15]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][0]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][0]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][2]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][2]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][4]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][4]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][6]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][6]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][6]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][6]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][6]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][6]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][7]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][7]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][7]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][7]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][7]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][7]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[8]                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|blk_done_vec[2]                                          ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[8]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|next_pass_vec[2]                                         ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][0]                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][0]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][6]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][6] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][0]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][0]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][2]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][2]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][4]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][4]                                               ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[16]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[0]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[16]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[0]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[2]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[18]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[2]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[18]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[4]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[20]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[4]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[20]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[6]                                                                                                                                    ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[22]                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[16]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[0]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[16]                                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[0]                                                    ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[2]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[18]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[2]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[18]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[4]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[20]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[4]                                                                                                               ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[20]                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][2]                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][2]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][2]                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][2]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][4]                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][4]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][4]                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][4]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][7]                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][7]                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7]                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][7]                                                                                              ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7]                                   ;
; HPS:hps|note_r[0]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_held                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_held_o                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_held_o2                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_stream                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[0..9]                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[0..37]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|first_data                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][7]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][7] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][7]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][7] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][6]                                                            ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][6] ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][6]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[1][6]                                              ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][7]                                                                                                          ; Merged with FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[1][7]                                              ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|source_stall_d                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; SetCodec:init|I2cSender:sender|state_r~4                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                   ;
; SetCodec:init|I2cSender:sender|state_r~5                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|dav_int                                                                                                                                               ; Lost fanout                                                                                                                                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|sample_count[0..9]                                                                                                                                    ; Lost fanout                                                                                                                                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|load_block                                                                                                                                            ; Lost fanout                                                                                                                                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.IDLE                                                                                                                                       ; Lost fanout                                                                                                                                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                                                                             ; Lost fanout                                                                                                                                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.WRITE_INPUT                                                                                                                                ; Lost fanout                                                                                                                                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.CHECK_DAV                                                                                                                                  ; Lost fanout                                                                                                                                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.LAST_INPUT                                                                                                                                 ; Lost fanout                                                                                                                                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_not_ready                                                            ; Lost fanout                                                                                                                                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|lpp_count[10]                                                                                                                                         ; Lost fanout                                                                                                                                                                   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|k[8,9]                                                                                                         ; Lost fanout                                                                                                                                                                   ;
; Total Number of Removed Registers = 372                                                                                                                                                                                      ;                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|dav_int                                                                     ; Lost Fanouts              ; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|sample_count[0],                                              ;
;                                                                                                                                                    ;                           ; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|sample_count[1],                                              ;
;                                                                                                                                                    ;                           ; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|sample_count[2],                                              ;
;                                                                                                                                                    ;                           ; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|sample_count[3],                                              ;
;                                                                                                                                                    ;                           ; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.IDLE,                                              ;
;                                                                                                                                                    ;                           ; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.WAIT_FOR_INPUT,                                    ;
;                                                                                                                                                    ;                           ; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.WRITE_INPUT,                                       ;
;                                                                                                                                                    ;                           ; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.CHECK_DAV,                                         ;
;                                                                                                                                                    ;                           ; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.LAST_INPUT                                         ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn                                                                    ; Stuck at GND              ; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_held,                                                ;
;                                                                                                                                                    ; due to stuck port data_in ; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_held_o,                                              ;
;                                                                                                                                                    ;                           ; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_held_o2,                                             ;
;                                                                                                                                                    ;                           ; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_stream                                               ;
; easy:core|easy_pll:pll|prev_reset                                                                                                                  ; Stuck at GND              ; easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ;
;                                                                                                                                                    ; due to stuck port data_in ; easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],  ;
;                                                                                                                                                    ;                           ; easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|valid_ctrl_int1 ; Stuck at GND              ; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|source_stall_d                                                ;
;                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6925  ;
; Number of registers using Synchronous Clear  ; 682   ;
; Number of registers using Synchronous Load   ; 618   ;
; Number of registers using Asynchronous Clear ; 2565  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6852  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                            ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|sink_stall_reg   ; 3       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|sop                                                                                   ; 3       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|source_stall_reg ; 4       ;
; SetCodec:init|I2cSender:sender|oe_r                                                                                                                          ; 6       ;
; SetCodec:init|I2cSender:sender|sdat_r                                                                                                                        ; 2       ;
; FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|stall_reg        ; 1       ;
; Total number of inverted registers = 6                                                                                                                       ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|twad_temp[2]                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|twad_temp[5]                                                     ;
; 3:1                ; 42 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |DE2_115|HPS:hps|max_r[7]                                                                                                                                                     ;
; 3:1                ; 39 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_imag_out[6]                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|offset_counter[7]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|blk_exp[1]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|gain_lut_8pts[3]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt:\gen_cont:bfp_detect_1pt|gain_lut_8pts[0] ;
; 3:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|lpp_ram_data_out[3][22]                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrengen:sel_we|wd_i                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_115|Play:play|clk_r[3]                                                                                                                                                   ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |DE2_115|Listen:listen|clk_r[2]                                                                                                                                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE2_115|HPS:hps|note_r[12]                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|HPS:hps|power_low_r[1]                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|lpp_count_offset[9]                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|k[0]                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|HPS:hps|power_high_r[6]                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|HPS:hps|power_band_r[30]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|wren_a[0]                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|twad_temp[7]                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[3]                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[1]                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|data_count_sig[5]                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|blk_exp_acc[2]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|slb_i[3]                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[0]                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[3]                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|count[1]                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|sw[1]                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|p[0]                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|slb_last[0]                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale_1pt|r_array_out[3][1]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale_1pt|i_array_out[2][2]     ;
; 3:1                ; 80 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale_1pt|i_array_out[1][12]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale|r_array_out[3][0]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale|r_array_out[0][2]         ;
; 3:1                ; 80 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale|i_array_out[2][4]         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|sample_count[2]                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2_115|SetCodec:init|I2cSender:sender|byte_counter_r[0]                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale_1pt|r_array_out[2][15]    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches|swd[0]                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale|r_array_out[2][15]        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|state_cnt[2]                                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |DE2_115|SetCodec:init|I2cSender:sender|bit_counter_r[0]                                                                                                                      ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115|SetCodec:init|I2cSender:sender|data_r[8]                                                                                                                             ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |DE2_115|SetCodec:init|I2cSender:sender|data_r[2]                                                                                                                             ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[63][28]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[62][31]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[61][5]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[60][17]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[59][11]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[58][0]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[57][4]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[56][2]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[55][7]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[54][24]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[53][6]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[52][5]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[51][13]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[50][6]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[49][13]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[48][10]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[47][5]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[46][22]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[45][21]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[44][11]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[43][29]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[42][14]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[41][24]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[40][26]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[39][14]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[38][24]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[37][11]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[36][0]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[35][13]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[34][12]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[33][3]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[32][13]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[31][6]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[30][28]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[29][14]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[28][15]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[27][12]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[26][23]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[25][7]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[24][20]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[23][22]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[22][2]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[21][26]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[20][28]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[19][1]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[18][14]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[17][18]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[16][22]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[15][1]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[14][13]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[13][19]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[12][30]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[11][21]                                                                                                                                           ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[10][2]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[9][1]                                                                                                                                             ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[8][22]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[7][23]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[6][24]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[5][10]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[4][17]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[3][17]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[2][27]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[1][28]                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|HPS:hps|f_domain_r[0][7]                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|ShiftRight0                                                                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.LAST_INPUT                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|Mux5                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|Mux6                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|Mux5                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|ShiftRight1                                                                                                                                                          ;
; 4:1                ; 512 bits  ; 1024 LEs      ; 1024 LEs             ; 0 LEs                  ; No         ; |DE2_115|HPS:hps|Mux269                                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_115|ShiftRight1                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s2_cur.IDLE                                                                               ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |DE2_115|HPS:hps|Mux31                                                                                                                                                        ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |DE2_115|HPS:hps|Mux267                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|ShiftRight0                                                                                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|packet_error_int                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|packet_error_int                      ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |DE2_115|HPS:hps|Mux225                                                                                                                                                       ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |DE2_115|HPS:hps|Mux108                                                                                                                                                       ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |DE2_115|HPS:hps|Mux63                                                                                                                                                        ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |DE2_115|HPS:hps|Mux70                                                                                                                                                        ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |DE2_115|HPS:hps|Mux153                                                                                                                                                       ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |DE2_115|HPS:hps|Mux186                                                                                                                                                       ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |DE2_115|HPS:hps|Mux208                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|SetCodec:init|I2cSender:sender|Selector30                                                                                                                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |DE2_115|SetCodec:init|I2cSender:sender|Selector26                                                                                                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |DE2_115|FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|Selector3                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Source assignments for easy:core|easy_pll:pll ;
+----------------+-------+------+---------------+
; Assignment     ; Value ; From ; To            ;
+----------------+-------+------+---------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg    ;
+----------------+-------+------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for easy:core|easy_pll:pll|easy_pll_stdsync_sv6:stdsync2|easy_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: easy:core|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SetCodec:init|I2cSender:sender ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; BYTE           ; 3     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:reset ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; CNT_N          ; 7     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                        ;
; LPM_WIDTHD             ; 3              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                        ;
; LPM_WIDTHD             ; 3              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_uam ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                        ;
; LPM_WIDTHD             ; 3              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                        ;
; LPM_WIDTHD             ; 3              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_uam ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                        ;
; LPM_WIDTHD             ; 3              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                        ;
; LPM_WIDTHD             ; 3              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_uam ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                        ;
; LPM_WIDTHD             ; 2              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_qim ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HPS:hps|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                        ;
; LPM_WIDTHD             ; 2              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_tam ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 2              ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16             ;
;     -- LPM_WIDTHB                     ; 16             ;
;     -- LPM_WIDTHP                     ; 32             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16             ;
;     -- LPM_WIDTHB                     ; 16             ;
;     -- LPM_WIDTHP                     ; 32             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:reset"                                                                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_neg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HPS:hps"                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_power ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst" ;
+---------+-------+----------+-----------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT:fft"                                                                                                                                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_error       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (2 bits) it drives.  The 30 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; sink_error[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sink_imag        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sink_imag[15..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; inverse          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; inverse[0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; source_ready     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; source_ready[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; source_sop       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; source_eop       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; source_error     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Listen:listen"                                                                                                                                    ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; i_clk_down ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SetCodec:init|I2cSender:sender"                                                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; debug ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "easy:core|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "easy:core|easy_pll:pll|easy_pll_altpll_02o2:sd1"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "easy:core|easy_pll:pll"     ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected ;
; write     ; Input  ; Info     ; Explicitly unconnected ;
; address   ; Input  ; Info     ; Explicitly unconnected ;
; readdata  ; Output ; Info     ; Explicitly unconnected ;
; writedata ; Input  ; Info     ; Explicitly unconnected ;
; c0        ; Output ; Info     ; Explicitly unconnected ;
; areset    ; Input  ; Info     ; Explicitly unconnected ;
; locked    ; Output ; Info     ; Explicitly unconnected ;
; phasedone ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "easy:core"                                                                                                        ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sdram_clk_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 480                         ;
; cycloneiii_ff         ; 6925                        ;
;     CLR               ; 59                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 3245                        ;
;     ENA CLR           ; 2349                        ;
;     ENA CLR SCLR      ; 116                         ;
;     ENA CLR SLD       ; 31                          ;
;     ENA SCLR          ; 524                         ;
;     ENA SCLR SLD      ; 32                          ;
;     ENA SLD           ; 555                         ;
;     plain             ; 4                           ;
; cycloneiii_io_obuf    ; 141                         ;
; cycloneiii_lcell_comb ; 27695                       ;
;     arith             ; 1843                        ;
;         2 data inputs ; 636                         ;
;         3 data inputs ; 1207                        ;
;     normal            ; 25852                       ;
;         0 data inputs ; 66                          ;
;         1 data inputs ; 58                          ;
;         2 data inputs ; 590                         ;
;         3 data inputs ; 2095                        ;
;         4 data inputs ; 23043                       ;
; cycloneiii_mac_mult   ; 14                          ;
; cycloneiii_mac_out    ; 14                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 640                         ;
;                       ;                             ;
; Max LUT depth         ; 32.40                       ;
; Average LUT depth     ; 15.96                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:58     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Sat Jan 23 19:47:12 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "easy.qsys"
Info (12250): 2016.01.23.19:47:24 Progress: Loading qsys/easy.qsys
Info (12250): 2016.01.23.19:47:24 Progress: Reading input file
Info (12250): 2016.01.23.19:47:24 Progress: Adding clk_0 [clock_source 15.1]
Info (12250): 2016.01.23.19:47:24 Progress: Parameterizing module clk_0
Info (12250): 2016.01.23.19:47:24 Progress: Adding pll [altpll 15.1]
Info (12250): 2016.01.23.19:47:25 Progress: Parameterizing module pll
Info (12250): 2016.01.23.19:47:25 Progress: Building connections
Info (12250): 2016.01.23.19:47:25 Progress: Parameterizing connections
Info (12250): 2016.01.23.19:47:25 Progress: Validating
Info (12250): 2016.01.23.19:47:25 Progress: Done reading input file
Warning (12251): Easy.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Easy.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): Easy.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Warning (12251): Easy.pll: pll.pll_slave must be connected to an Avalon-MM master
Info (12250): Easy: Generating easy "easy" for QUARTUS_SYNTH
Info (12250): Pll: "easy" instantiated altpll "pll"
Info (12250): Rst_controller: "easy" instantiated altera_reset_controller "rst_controller"
Info (12250): Easy: Done "easy" with 3 modules, 5 files
Info (12249): Finished elaborating Qsys system entity "easy.qsys"
Info (12248): Elaborating Qsys system entity "FFT.qsys"
Info (12250): 2016.01.23.19:47:39 Progress: Loading DE2_115/FFT.qsys
Info (12250): 2016.01.23.19:47:39 Progress: Reading input file
Info (12250): 2016.01.23.19:47:39 Progress: Adding fft_ii_0 [altera_fft_ii 15.1]
Info (12250): 2016.01.23.19:47:39 Progress: Parameterizing module fft_ii_0
Info (12250): 2016.01.23.19:47:39 Progress: Building connections
Info (12250): 2016.01.23.19:47:39 Progress: Parameterizing connections
Info (12250): 2016.01.23.19:47:39 Progress: Validating
Info (12250): 2016.01.23.19:47:40 Progress: Done reading input file
Info (12250): FFT: Generating FFT "FFT" for QUARTUS_SYNTH
Info (12250): Fft_ii_0: "FFT" instantiated altera_fft_ii "fft_ii_0"
Info (12250): FFT: Done "FFT" with 2 modules, 106 files
Info (12249): Finished elaborating Qsys system entity "FFT.qsys"
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(55): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 55
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(56): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 56
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(57): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 57
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(58): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 58
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(59): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 59
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(60): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 60
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(61): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 61
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(62): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 62
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(63): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 63
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(64): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 64
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(65): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 65
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(66): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 66
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(67): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 67
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(68): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 68
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(69): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 69
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(70): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 70
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(71): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 71
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(72): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 72
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(73): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 73
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(74): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 74
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(75): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 75
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(110): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 110
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(111): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 111
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(112): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 112
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(113): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 113
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(114): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 114
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(115): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 115
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(116): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 116
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(117): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 117
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(118): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 118
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(119): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 119
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(120): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 120
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(121): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 121
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(122): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 122
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(123): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 123
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(124): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 124
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(125): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 125
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(126): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 126
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(127): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 127
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(128): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 128
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(129): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 129
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(130): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 130
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(131): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 131
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(132): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 132
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(133): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 133
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(134): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 134
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(135): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 135
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(136): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 136
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(137): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 137
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(138): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 138
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(139): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 139
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(140): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 140
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(141): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 141
Warning (10229): Verilog HDL Expression warning at GenTimbre.sv(142): truncated literal to match 16 bits File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file src/GenTimbre.sv
    Info (12023): Found entity 1: GenTimbre File: /home/quartus/nios/DE2_115/src/GenTimbre.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/HPS.sv
    Info (12023): Found entity 1: HPS File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/easy/synthesis/easy.v
    Info (12023): Found entity 1: easy File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/easy.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/easy/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/easy/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 4 design units, including 4 entities, in source file qsys/easy/synthesis/submodules/easy_pll.v
    Info (12023): Found entity 1: easy_pll_dffpipe_l2c File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/easy_pll.v Line: 38
    Info (12023): Found entity 2: easy_pll_stdsync_sv6 File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/easy_pll.v Line: 99
    Info (12023): Found entity 3: easy_pll_altpll_02o2 File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/easy_pll.v Line: 131
    Info (12023): Found entity 4: easy_pll File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/easy_pll.v Line: 226
Info (12021): Found 1 design units, including 1 entities, in source file FFT/synthesis/FFT.v
    Info (12023): Found entity 1: FFT File: /home/quartus/nios/DE2_115/FFT/synthesis/FFT.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file FFT/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fft) File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file FFT/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fft) File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fft) File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 121
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 85
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 85
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file FFT/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fft) File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 44
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file FFT/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 158
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 414
    Info (12023): Found entity 1: altera_fft_mult_add File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 139
    Info (12023): Found entity 3: altera_fft_mult_add_old File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 395
Info (12021): Found 2 design units, including 0 entities, in source file FFT/synthesis/submodules/fft_pack.vhd
    Info (12022): Found design unit 1: fft_pack (fft) File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/fft_pack.vhd Line: 34
    Info (12022): Found design unit 2: fft_pack-body File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/fft_pack.vhd Line: 2136
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_tdl_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_rst-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_tdl_rst File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx2-model File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 57
    Info (12023): Found entity 1: apn_fft_cmult_cpx2 File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_cmult_std.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_std-model File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cmult_std.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_cmult_std File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cmult_std.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 119
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_qe File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_mram-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_cxb_data_mram File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_data_ram.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram-SYN File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_data_ram.vhd Line: 61
    Info (12023): Found entity 1: asj_fft_data_ram File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_data_ram.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_b-transform File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_si_qe_so_b File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_cmult_can.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_can-model File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cmult_can.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_cmult_can File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cmult_can.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_lcm_mult.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult-mult File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_lcm_mult File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_3pi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_3pi_mram-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_3pi_mram File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_m_k_counter.vhd
    Info (12022): Found design unit 1: asj_fft_m_k_counter-gen_all File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_m_k_counter File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_1dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_1dp_ram-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_1dp_ram File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_lpp.vhd
    Info (12022): Found design unit 1: asj_fft_lpp-dft File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpp.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_lpp File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpp.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_bb-transform File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_si_de_so_bb File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_1tdp_rom-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_1tdp_rom File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_b-transform File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_se_so_b File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/twid_rom.vhd
    Info (12022): Found design unit 1: twid_rom-SYN File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/twid_rom.vhd Line: 77
    Info (12023): Found entity 1: twid_rom File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/twid_rom.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_twadgen.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen-gen_all File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twadgen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadgen File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram_dp-SYN File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_data_ram_dp File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_wrswgen.vhd
    Info (12022): Found design unit 1: asj_fft_wrswgen-gen_all File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_wrswgen.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_wrswgen File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_wrswgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx-model File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 58
    Info (12023): Found entity 1: apn_fft_cmult_cpx File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_dataadgen.vhd
    Info (12022): Found design unit 1: asj_fft_dataadgen-gen_all File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dataadgen.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_dataadgen File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dataadgen.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_sglstream.vhd
    Info (12022): Found design unit 1: asj_fft_sglstream-transform File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_sglstream File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult_2m-mult File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_lcm_mult_2m File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_dp_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dp_mram-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dp_mram.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_dp_mram File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dp_mram.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_bfp_o.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o-output_bfp File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 76
    Info (12023): Found entity 1: asj_fft_bfp_o File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 72
    Info (12023): Found entity 1: asj_fft_unbburst_sose_ctrl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_bb-transform File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_si_se_so_bb File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_lpp_serial.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial-lp File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_lpp_serial File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_dft_bfp.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp-dft_r4 File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 95
    Info (12023): Found entity 1: asj_fft_dft_bfp File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3tdp_rom-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 87
    Info (12023): Found entity 1: asj_fft_3tdp_rom File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl-burst_sw File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_burst_ctrl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadgen-gen_all File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadgen File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_dpi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dpi_mram-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_dpi_mram File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial_r2-lp File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpp_serial_r2 File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_tdl_bit.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl-cnt_sw File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_cnt_ctrl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4 File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 80
    Info (12023): Found entity 1: asj_fft_dft_bfp_sgl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_cnt_ctrl_de File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_pround.vhd
    Info (12022): Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_pround File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_3dp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3dp_rom-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 73
    Info (12023): Found entity 1: asj_fft_3dp_rom File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_bfp_i.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i-input_bfp File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_i.vhd Line: 70
    Info (12023): Found entity 1: asj_fft_bfp_i File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_i.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_alt_shift_tdl-SYN File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_alt_shift_tdl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 82
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 94
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_de File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_twiddle_ctrl_qe File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_r-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data_r File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_dualstream.vhd
    Info (12022): Found design unit 1: asj_fft_dualstream-transform File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dualstream.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_dualstream File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dualstream.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_ctrl-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_bfp_ctrl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_6tdp_rom-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_6tdp_rom File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_wrengen.vhd
    Info (12022): Found design unit 1: asj_fft_wrengen-gen_all File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_wrengen.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_wrengen File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_wrengen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 126
    Info (12023): Found entity 1: asj_fft_burst_ctrl_qe File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_mult_add.vhd
    Info (12022): Found design unit 1: asj_fft_mult_add-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_mult_add.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_mult_add File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_mult_add.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen_q-gen_all File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadsogen_q File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_twadsogen.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen-gen_all File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twadsogen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadsogen File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twadsogen.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i_1pt-input_bfp File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_bfp_i_1pt File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl-burst_sw File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_4dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_4dp_ram-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 68
    Info (12023): Found entity 1: asj_fft_4dp_ram File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_1pt-output_bfp File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_bfp_o_1pt File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen_dual-gen_all File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadgen_dual File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_bb-transform File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_si_qe_so_bb File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_cxb_addr.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_addr-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_cxb_addr File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 101
    Info (12023): Found entity 1: asj_fft_burst_ctrl_de File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_b-transform File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 89
    Info (12023): Found entity 1: asj_fft_si_de_so_b File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_rst-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit_rst File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadr2gen-gen_all File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadr2gen File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_cxb_data.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cxb_data.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cxb_data.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_in_write_sgl-writer File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_in_write_sgl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_sose_so_b-transform File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_sose_so_b File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_tdl-syn File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_tdl File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd
    Info (12022): Found design unit 1: asj_fft_twid_rom_tdp-SYN File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_twid_rom_tdp File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file FFT/synthesis/submodules/FFT_fft_ii_0.sv
    Info (12023): Found entity 1: FFT_fft_ii_0 File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/FFT_fft_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file src/Play.sv
    Info (12023): Found entity 1: Play File: /home/quartus/nios/DE2_115/src/Play.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/SetCodec.sv
    Info (12023): Found entity 1: SetCodec File: /home/quartus/nios/DE2_115/src/SetCodec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/I2cSender.sv
    Info (12023): Found entity 1: I2cSender File: /home/quartus/nios/DE2_115/src/I2cSender.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Debounce.sv
    Info (12023): Found entity 1: Debounce File: /home/quartus/nios/DE2_115/src/Debounce.sv Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at DE2_115.sv(207): ignored dangling comma in List of Port Connections File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 207
Info (12021): Found 1 design units, including 1 entities, in source file src/DE2_115.sv
    Info (12023): Found entity 1: DE2_115 File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Synthesizer.sv
    Info (12023): Found entity 1: Synthesizer File: /home/quartus/nios/DE2_115/src/Synthesizer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Listen.sv
    Info (12023): Found entity 1: Listen File: /home/quartus/nios/DE2_115/src/Listen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ToFFT.sv
    Info (12023): Found entity 1: ToFFT File: /home/quartus/nios/DE2_115/src/ToFFT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/CountFFT.sv
    Info (12023): Found entity 1: CountFFT File: /home/quartus/nios/DE2_115/src/CountFFT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/DownSample.sv
    Info (12023): Found entity 1: DownSample File: /home/quartus/nios/DE2_115/src/DownSample.sv Line: 1
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/easy/easy.v" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/qsys/easy/synthesis/easy.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/easy/easy.v
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/easy/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/easy/submodules/altera_reset_controller.v
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/easy/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/easy/submodules/altera_reset_synchronizer.v
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/easy/submodules/easy_pll.v" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/easy_pll.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/easy/submodules/easy_pll.v
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/FFT.v" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/FFT.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/FFT.v
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/FFT_fft_ii_0.sv" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/FFT_fft_ii_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/FFT_fft_ii_0.sv
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/altera_fft_dual_port_ram.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/altera_fft_dual_port_ram.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/altera_fft_dual_port_rom.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/altera_fft_dual_port_rom.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/altera_fft_mult_add.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/altera_fft_mult_add.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/altera_fft_single_port_rom.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/altera_fft_single_port_rom.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/apn_fft_cmult_cpx.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/apn_fft_cmult_cpx.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/apn_fft_cmult_cpx2.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/apn_fft_cmult_cpx2.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/apn_fft_mult_can.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/apn_fft_mult_can.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/apn_fft_mult_can.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/apn_fft_mult_cpx.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/apn_fft_mult_cpx.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/apn_fft_mult_cpx_1825.v" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/apn_fft_mult_cpx_1825.v
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_1dp_ram.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_1dp_ram.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_1tdp_rom.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_1tdp_rom.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_3dp_rom.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_3dp_rom.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_3pi_mram.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_3pi_mram.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_3tdp_rom.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_3tdp_rom.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_4dp_ram.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_4dp_ram.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_6tdp_rom.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_6tdp_rom.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_alt_shift_tdl.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_alt_shift_tdl.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_bfp_ctrl.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_bfp_ctrl.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_bfp_i.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_i.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_bfp_i.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_bfp_i_1pt.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_bfp_i_1pt.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_bfp_o.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_bfp_o.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_bfp_o_1pt.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_bfp_o_1pt.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_burst_ctrl.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_burst_ctrl.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_burst_ctrl_de.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_burst_ctrl_de.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_burst_ctrl_qe.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_burst_ctrl_qe.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_cmult_can.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cmult_can.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_cmult_can.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_cmult_std.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cmult_std.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_cmult_std.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_cnt_ctrl.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_cnt_ctrl.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_cnt_ctrl_de.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_cnt_ctrl_de.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_cxb_addr.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_cxb_addr.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_cxb_data.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cxb_data.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_cxb_data.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_cxb_data_mram.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_cxb_data_mram.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_cxb_data_r.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_cxb_data_r.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_data_ram.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_data_ram.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_data_ram.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_data_ram_dp.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_data_ram_dp.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_dataadgen.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dataadgen.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_dataadgen.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_dft_bfp.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_dft_bfp.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_dft_bfp_sgl.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_dft_bfp_sgl.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_dp_mram.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dp_mram.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_dp_mram.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_dpi_mram.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_dpi_mram.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_dualstream.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dualstream.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_dualstream.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_in_write_sgl.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_in_write_sgl.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_lcm_mult.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_lcm_mult.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_lcm_mult_2m.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_lcm_mult_2m.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_lpp.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpp.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_lpp.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_lpp_serial.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_lpp_serial.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_lpp_serial_r2.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_lpp_serial_r2.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_lpprdadgen.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_lpprdadgen.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_lpprdadr2gen.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_lpprdadr2gen.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_m_k_counter.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_m_k_counter.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_mult_add.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_mult_add.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_mult_add.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_pround.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_pround.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_pround.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_sglstream.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_sglstream.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_si_de_so_b.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_si_de_so_b.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_si_de_so_bb.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_si_de_so_bb.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_si_qe_so_b.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_si_qe_so_b.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_si_qe_so_bb.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_si_qe_so_bb.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_si_se_so_b.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_si_se_so_b.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_si_se_so_bb.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_si_se_so_bb.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_si_sose_so_b.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_si_sose_so_b.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_tdl.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_tdl.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_tdl_bit.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_tdl_bit.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_tdl_bit_rst.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_tdl_bit_rst.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_tdl_rst.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_tdl_rst.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_twadgen.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twadgen.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_twadgen.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_twadgen_dual.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_twadgen_dual.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_twadsogen.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twadsogen.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_twadsogen.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_twadsogen_q.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_twadsogen_q.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_twid_rom_tdp.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_twid_rom_tdp.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_twiddle_ctrl_qe.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_twiddle_ctrl_qe.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_unbburst_ctrl.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_unbburst_ctrl.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_unbburst_ctrl_de.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_unbburst_ctrl_de.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_unbburst_ctrl_qe.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_unbburst_ctrl_qe.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_unbburst_sose_ctrl.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_unbburst_sose_ctrl.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_wrengen.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_wrengen.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_wrengen.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/asj_fft_wrswgen.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_wrswgen.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/asj_fft_wrswgen.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/auk_dspip_avalon_streaming_block_sink.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/auk_dspip_avalon_streaming_block_sink.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/auk_dspip_avalon_streaming_block_source.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/auk_dspip_avalon_streaming_block_source.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/auk_dspip_avalon_streaming_controller.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/auk_dspip_avalon_streaming_controller.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/auk_dspip_avalon_streaming_sink.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/auk_dspip_avalon_streaming_sink.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/auk_dspip_avalon_streaming_source.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/auk_dspip_avalon_streaming_source.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/auk_dspip_lib_pkg.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/auk_dspip_lib_pkg.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/auk_dspip_math_pkg.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/auk_dspip_math_pkg.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/auk_dspip_roundsat.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/auk_dspip_roundsat.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/auk_dspip_text_pkg.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/auk_dspip_text_pkg.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/auk_fft_pkg.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_fft_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/auk_fft_pkg.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/fft_pack.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/fft_pack.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/fft_pack.vhd
Info (15248): File "/home/quartus/nios/DE2_115/db/ip/FFT/submodules/twid_rom.vhd" is a duplicate of already analyzed file "/home/quartus/nios/DE2_115/FFT/synthesis/submodules/twid_rom.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/FFT/submodules/twid_rom.vhd
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE2_115.sv(169): truncated value with size 32 to match size of target (18) File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 169
Warning (10030): Net "play_sound" at DE2_115.sv(155) has no driver or initial value, using a default initial value '0' File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 155
Warning (10034): Output port "HEX0" at DE2_115.sv(12) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 12
Warning (10034): Output port "HEX1" at DE2_115.sv(13) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 13
Warning (10034): Output port "HEX2" at DE2_115.sv(14) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 14
Warning (10034): Output port "HEX3" at DE2_115.sv(15) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 15
Warning (10034): Output port "HEX4" at DE2_115.sv(16) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 16
Warning (10034): Output port "HEX5" at DE2_115.sv(17) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 17
Warning (10034): Output port "HEX6" at DE2_115.sv(18) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 18
Warning (10034): Output port "HEX7" at DE2_115.sv(19) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 19
Warning (10034): Output port "VGA_B" at DE2_115.sv(38) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 38
Warning (10034): Output port "VGA_G" at DE2_115.sv(41) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 41
Warning (10034): Output port "VGA_R" at DE2_115.sv(43) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 43
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115.sv(68) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 68
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115.sv(84) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 84
Warning (10034): Output port "OTG_ADDR" at DE2_115.sv(94) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 94
Warning (10034): Output port "DRAM_ADDR" at DE2_115.sv(101) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 101
Warning (10034): Output port "DRAM_BA" at DE2_115.sv(102) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 102
Warning (10034): Output port "DRAM_DQM" at DE2_115.sv(108) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 108
Warning (10034): Output port "SRAM_ADDR" at DE2_115.sv(111) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
Warning (10034): Output port "FL_ADDR" at DE2_115.sv(118) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
Warning (10034): Output port "HSMC_TX_D_P[9..0]" at DE2_115.sv(135) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 135
Warning (10034): Output port "SMA_CLKOUT" at DE2_115.sv(7) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 7
Warning (10034): Output port "LCD_EN" at DE2_115.sv(22) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 22
Warning (10034): Output port "LCD_RS" at DE2_115.sv(24) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 24
Warning (10034): Output port "LCD_RW" at DE2_115.sv(25) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 25
Warning (10034): Output port "UART_CTS" at DE2_115.sv(26) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 26
Warning (10034): Output port "UART_TXD" at DE2_115.sv(29) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 29
Warning (10034): Output port "SD_CLK" at DE2_115.sv(34) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 34
Warning (10034): Output port "VGA_BLANK_N" at DE2_115.sv(39) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 39
Warning (10034): Output port "VGA_CLK" at DE2_115.sv(40) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 40
Warning (10034): Output port "VGA_HS" at DE2_115.sv(42) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 42
Warning (10034): Output port "VGA_SYNC_N" at DE2_115.sv(44) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 44
Warning (10034): Output port "VGA_VS" at DE2_115.sv(45) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 45
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115.sv(52) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 52
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115.sv(56) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 56
Warning (10034): Output port "ENET0_MDC" at DE2_115.sv(58) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 58
Warning (10034): Output port "ENET0_RST_N" at DE2_115.sv(60) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 60
Warning (10034): Output port "ENET0_TX_EN" at DE2_115.sv(69) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 69
Warning (10034): Output port "ENET0_TX_ER" at DE2_115.sv(70) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 70
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115.sv(72) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 72
Warning (10034): Output port "ENET1_MDC" at DE2_115.sv(74) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 74
Warning (10034): Output port "ENET1_RST_N" at DE2_115.sv(76) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 76
Warning (10034): Output port "ENET1_TX_EN" at DE2_115.sv(85) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 85
Warning (10034): Output port "ENET1_TX_ER" at DE2_115.sv(86) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 86
Warning (10034): Output port "TD_RESET_N" at DE2_115.sv(91) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 91
Warning (10034): Output port "OTG_CS_N" at DE2_115.sv(95) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 95
Warning (10034): Output port "OTG_WR_N" at DE2_115.sv(96) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 96
Warning (10034): Output port "OTG_RD_N" at DE2_115.sv(97) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 97
Warning (10034): Output port "OTG_RST_N" at DE2_115.sv(99) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 99
Warning (10034): Output port "DRAM_CAS_N" at DE2_115.sv(103) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 103
Warning (10034): Output port "DRAM_CKE" at DE2_115.sv(104) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 104
Warning (10034): Output port "DRAM_CLK" at DE2_115.sv(105) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 105
Warning (10034): Output port "DRAM_CS_N" at DE2_115.sv(106) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 106
Warning (10034): Output port "DRAM_RAS_N" at DE2_115.sv(109) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 109
Warning (10034): Output port "DRAM_WE_N" at DE2_115.sv(110) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 110
Warning (10034): Output port "SRAM_CE_N" at DE2_115.sv(112) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 112
Warning (10034): Output port "SRAM_LB_N" at DE2_115.sv(114) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 114
Warning (10034): Output port "SRAM_OE_N" at DE2_115.sv(115) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 115
Warning (10034): Output port "SRAM_UB_N" at DE2_115.sv(116) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 116
Warning (10034): Output port "SRAM_WE_N" at DE2_115.sv(117) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 117
Warning (10034): Output port "FL_CE_N" at DE2_115.sv(119) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 119
Warning (10034): Output port "FL_OE_N" at DE2_115.sv(121) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 121
Warning (10034): Output port "FL_RST_N" at DE2_115.sv(122) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 122
Warning (10034): Output port "FL_WE_N" at DE2_115.sv(124) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 124
Warning (10034): Output port "FL_WP_N" at DE2_115.sv(125) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 125
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115.sv(130) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 130
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115.sv(131) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 131
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115.sv(132) has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 132
Info (12128): Elaborating entity "easy" for hierarchy "easy:core" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 207
Info (12128): Elaborating entity "easy_pll" for hierarchy "easy:core|easy_pll:pll" File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/easy.v Line: 31
Info (12128): Elaborating entity "easy_pll_stdsync_sv6" for hierarchy "easy:core|easy_pll:pll|easy_pll_stdsync_sv6:stdsync2" File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/easy_pll.v Line: 277
Info (12128): Elaborating entity "easy_pll_dffpipe_l2c" for hierarchy "easy:core|easy_pll:pll|easy_pll_stdsync_sv6:stdsync2|easy_pll_dffpipe_l2c:dffpipe3" File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/easy_pll.v Line: 117
Info (12128): Elaborating entity "easy_pll_altpll_02o2" for hierarchy "easy:core|easy_pll:pll|easy_pll_altpll_02o2:sd1" File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/easy_pll.v Line: 283
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "easy:core|altera_reset_controller:rst_controller" File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/easy.v Line: 94
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "easy:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "SetCodec" for hierarchy "SetCodec:init" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 215
Warning (10230): Verilog HDL assignment warning at SetCodec.sv(44): truncated value with size 32 to match size of target (1) File: /home/quartus/nios/DE2_115/src/SetCodec.sv Line: 44
Warning (10230): Verilog HDL assignment warning at SetCodec.sv(50): truncated value with size 32 to match size of target (1) File: /home/quartus/nios/DE2_115/src/SetCodec.sv Line: 50
Warning (10230): Verilog HDL assignment warning at SetCodec.sv(51): truncated value with size 32 to match size of target (3) File: /home/quartus/nios/DE2_115/src/SetCodec.sv Line: 51
Warning (10230): Verilog HDL assignment warning at SetCodec.sv(59): truncated value with size 32 to match size of target (1) File: /home/quartus/nios/DE2_115/src/SetCodec.sv Line: 59
Info (12128): Elaborating entity "I2cSender" for hierarchy "SetCodec:init|I2cSender:sender" File: /home/quartus/nios/DE2_115/src/SetCodec.sv Line: 34
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(68): truncated value with size 32 to match size of target (5) File: /home/quartus/nios/DE2_115/src/I2cSender.sv Line: 68
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(85): truncated value with size 32 to match size of target (5) File: /home/quartus/nios/DE2_115/src/I2cSender.sv Line: 85
Warning (10230): Verilog HDL assignment warning at I2cSender.sv(93): truncated value with size 32 to match size of target (3) File: /home/quartus/nios/DE2_115/src/I2cSender.sv Line: 93
Info (12128): Elaborating entity "Play" for hierarchy "Play:play" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 225
Warning (10230): Verilog HDL assignment warning at Play.sv(22): truncated value with size 32 to match size of target (11) File: /home/quartus/nios/DE2_115/src/Play.sv Line: 22
Warning (10230): Verilog HDL assignment warning at Play.sv(38): truncated value with size 32 to match size of target (1) File: /home/quartus/nios/DE2_115/src/Play.sv Line: 38
Warning (10230): Verilog HDL assignment warning at Play.sv(39): truncated value with size 32 to match size of target (11) File: /home/quartus/nios/DE2_115/src/Play.sv Line: 39
Warning (10230): Verilog HDL assignment warning at Play.sv(45): truncated value with size 32 to match size of target (1) File: /home/quartus/nios/DE2_115/src/Play.sv Line: 45
Warning (10230): Verilog HDL assignment warning at Play.sv(46): truncated value with size 32 to match size of target (11) File: /home/quartus/nios/DE2_115/src/Play.sv Line: 46
Warning (10230): Verilog HDL assignment warning at Play.sv(55): truncated value with size 32 to match size of target (1) File: /home/quartus/nios/DE2_115/src/Play.sv Line: 55
Info (12128): Elaborating entity "Listen" for hierarchy "Listen:listen" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 233
Warning (10230): Verilog HDL assignment warning at Listen.sv(31): truncated value with size 32 to match size of target (11) File: /home/quartus/nios/DE2_115/src/Listen.sv Line: 31
Warning (10230): Verilog HDL assignment warning at Listen.sv(38): truncated value with size 32 to match size of target (1) File: /home/quartus/nios/DE2_115/src/Listen.sv Line: 38
Warning (10230): Verilog HDL assignment warning at Listen.sv(39): truncated value with size 32 to match size of target (11) File: /home/quartus/nios/DE2_115/src/Listen.sv Line: 39
Warning (10230): Verilog HDL assignment warning at Listen.sv(45): truncated value with size 32 to match size of target (11) File: /home/quartus/nios/DE2_115/src/Listen.sv Line: 45
Warning (10230): Verilog HDL assignment warning at Listen.sv(52): truncated value with size 32 to match size of target (1) File: /home/quartus/nios/DE2_115/src/Listen.sv Line: 52
Warning (10230): Verilog HDL assignment warning at Listen.sv(53): truncated value with size 32 to match size of target (11) File: /home/quartus/nios/DE2_115/src/Listen.sv Line: 53
Warning (10230): Verilog HDL assignment warning at Listen.sv(62): truncated value with size 32 to match size of target (1) File: /home/quartus/nios/DE2_115/src/Listen.sv Line: 62
Info (12128): Elaborating entity "DownSample" for hierarchy "DownSample:down_sample" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 239
Info (12128): Elaborating entity "ToFFT" for hierarchy "ToFFT:tofft" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 249
Warning (10230): Verilog HDL assignment warning at ToFFT.sv(59): truncated value with size 32 to match size of target (10) File: /home/quartus/nios/DE2_115/src/ToFFT.sv Line: 59
Info (12128): Elaborating entity "FFT" for hierarchy "FFT:fft" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 270
Info (12128): Elaborating entity "FFT_fft_ii_0" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0" File: /home/quartus/nios/DE2_115/FFT/synthesis/FFT.v Line: 46
Info (12128): Elaborating entity "asj_fft_sglstream" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/FFT_fft_ii_0.sv Line: 79
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_bfp" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "twiddle_data" into its bus
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 467
Info (12128): Elaborating entity "scfifo" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 635
Info (12130): Elaborated megafunction instantiation "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 635
Info (12133): Instantiated megafunction "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" with the following parameter: File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 635
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "1"
    Info (12134): Parameter "almost_full_value" = "5"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "lpm_numwords" = "7"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "34"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=Auto"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_r2j1.tdf
    Info (12023): Found entity 1: scfifo_r2j1 File: /home/quartus/nios/DE2_115/db/scfifo_r2j1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_r2j1" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated" File: /home/quartus/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_fc81.tdf
    Info (12023): Found entity 1: a_dpfifo_fc81 File: /home/quartus/nios/DE2_115/db/a_dpfifo_fc81.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_fc81" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo" File: /home/quartus/nios/DE2_115/db/scfifo_r2j1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m8j1.tdf
    Info (12023): Found entity 1: altsyncram_m8j1 File: /home/quartus/nios/DE2_115/db/altsyncram_m8j1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m8j1" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram" File: /home/quartus/nios/DE2_115/db/a_dpfifo_fc81.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8 File: /home/quartus/nios/DE2_115/db/cmpr_gs8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|cmpr_gs8:almost_full_comparer" File: /home/quartus/nios/DE2_115/db/a_dpfifo_fc81.tdf Line: 54
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|cmpr_gs8:two_comparison" File: /home/quartus/nios/DE2_115/db/a_dpfifo_fc81.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb File: /home/quartus/nios/DE2_115/db/cntr_tnb.tdf Line: 26
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|cntr_tnb:rd_ptr_msb" File: /home/quartus/nios/DE2_115/db/a_dpfifo_fc81.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7 File: /home/quartus/nios/DE2_115/db/cntr_ao7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|cntr_ao7:usedw_counter" File: /home/quartus/nios/DE2_115/db/a_dpfifo_fc81.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb File: /home/quartus/nios/DE2_115/db/cntr_unb.tdf Line: 26
Info (12128): Elaborating entity "cntr_unb" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|cntr_unb:wr_ptr" File: /home/quartus/nios/DE2_115/db/a_dpfifo_fc81.tdf Line: 58
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 497
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 527
Info (12128): Elaborating entity "asj_fft_m_k_counter" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 640
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 683
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 698
Info (12128): Elaborating entity "asj_fft_wrengen" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrengen:sel_we" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 786
Info (12128): Elaborating entity "asj_fft_in_write_sgl" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_in_write_sgl:writer" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 883
Info (12128): Elaborating entity "asj_fft_cnt_ctrl" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 921
Info (12128): Elaborating entity "asj_fft_4dp_ram" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1006
Info (12128): Elaborating entity "asj_fft_data_ram" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 89
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_data_ram.vhd Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
Info (12130): Elaborated megafunction instantiation "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
Info (12133): Instantiated megafunction "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_acp3.tdf
    Info (12023): Found entity 1: altsyncram_acp3 File: /home/quartus/nios/DE2_115/db/altsyncram_acp3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_acp3" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_acp3:auto_generated" File: /home/quartus/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "asj_fft_dataadgen" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1178
Info (12128): Elaborating entity "asj_fft_cxb_addr" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1202
Info (12128): Elaborating entity "asj_fft_tdl" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1269
Info (12128): Elaborating entity "asj_fft_tdl" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:p_delay" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1281
Info (12128): Elaborating entity "asj_fft_wrswgen" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1294
Info (12128): Elaborating entity "asj_fft_cxb_addr" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1340
Info (12128): Elaborating entity "asj_fft_cxb_data" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data:ram_cxb_wr_data" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1370
Info (12128): Elaborating entity "asj_fft_cxb_data_r" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1402
Info (12128): Elaborating entity "asj_fft_dft_bfp" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1599
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_sc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "do_tdl" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st2" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_rnd" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "reg_no_twiddle" into its bus
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 282
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12130): Elaborated megafunction instantiation "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12133): Instantiated megafunction "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" with the following parameter: File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 146
    Info (12134): Parameter "LPM_WIDTH" = "19"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_onj.tdf
    Info (12023): Found entity 1: add_sub_onj File: /home/quartus/nios/DE2_115/db/add_sub_onj.tdf Line: 23
Info (12128): Elaborating entity "add_sub_onj" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated" File: /home/quartus/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_fft_bfp_i" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 444
Info (12128): Elaborating entity "asj_fft_bfp_o" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 523
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 191
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 202
Info (12128): Elaborating entity "asj_fft_bfp_o_1pt" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt:\gen_cont:bfp_detect_1pt" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 553
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 746
Info (12128): Elaborating entity "asj_fft_cmult_std" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 914
Info (12128): Elaborating entity "asj_fft_mult_add" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cmult_std.vhd Line: 116
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_mult_add.vhd Line: 139
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 110
Info (12128): Elaborating entity "altmult_add" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 416
Info (12130): Elaborated megafunction instantiation "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 416
Info (12133): Instantiated megafunction "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter: File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 416
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "33"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_4m6g.tdf
    Info (12023): Found entity 1: mult_add_4m6g File: /home/quartus/nios/DE2_115/db/mult_add_4m6g.tdf Line: 29
Info (12128): Elaborating entity "mult_add_4m6g" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4m6g:auto_generated" File: /home/quartus/altera/15.1/quartus/libraries/megafunctions/altmult_add.tdf Line: 595
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_la91.tdf
    Info (12023): Found entity 1: ded_mult_la91 File: /home/quartus/nios/DE2_115/db/ded_mult_la91.tdf Line: 31
Info (12128): Elaborating entity "ded_mult_la91" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4m6g:auto_generated|ded_mult_la91:ded_mult1" File: /home/quartus/nios/DE2_115/db/mult_add_4m6g.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c File: /home/quartus/nios/DE2_115/db/dffpipe_93c.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4m6g:auto_generated|ded_mult_la91:ded_mult1|dffpipe_93c:pre_result" File: /home/quartus/nios/DE2_115/db/ded_mult_la91.tdf Line: 53
Info (12128): Elaborating entity "asj_fft_mult_add" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cmult_std.vhd Line: 133
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_mult_add.vhd Line: 139
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 110
Info (12128): Elaborating entity "altmult_add" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 416
Info (12130): Elaborated megafunction instantiation "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 416
Info (12133): Instantiated megafunction "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter: File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 416
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "33"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_3l6g.tdf
    Info (12023): Found entity 1: mult_add_3l6g File: /home/quartus/nios/DE2_115/db/mult_add_3l6g.tdf Line: 29
Info (12128): Elaborating entity "mult_add_3l6g" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_3l6g:auto_generated" File: /home/quartus/altera/15.1/quartus/libraries/megafunctions/altmult_add.tdf Line: 595
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cmult_std.vhd Line: 160
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12130): Elaborated megafunction instantiation "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12133): Instantiated megafunction "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" with the following parameter: File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 146
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_knj.tdf
    Info (12023): Found entity 1: add_sub_knj File: /home/quartus/nios/DE2_115/db/add_sub_knj.tdf Line: 23
Info (12128): Elaborating entity "add_sub_knj" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated" File: /home/quartus/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_fft_tdl" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_cmult_std.vhd Line: 188
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1657
Info (12128): Elaborating entity "asj_fft_bfp_ctrl" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1680
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 135
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 147
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done2" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1702
Info (12128): Elaborating entity "asj_fft_twadgen" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1723
Info (12128): Elaborating entity "asj_fft_3dp_rom" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1739
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 79
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12130): Elaborated megafunction instantiation "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12133): Instantiated megafunction "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFT_fft_ii_0_1n1024sin.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oat3.tdf
    Info (12023): Found entity 1: altsyncram_oat3 File: /home/quartus/nios/DE2_115/db/altsyncram_oat3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_oat3" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_oat3:auto_generated" File: /home/quartus/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 94
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12130): Elaborated megafunction instantiation "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12133): Instantiated megafunction "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFT_fft_ii_0_2n1024sin.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pat3.tdf
    Info (12023): Found entity 1: altsyncram_pat3 File: /home/quartus/nios/DE2_115/db/altsyncram_pat3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pat3" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pat3:auto_generated" File: /home/quartus/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 109
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12130): Elaborated megafunction instantiation "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12133): Instantiated megafunction "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFT_fft_ii_0_3n1024sin.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qat3.tdf
    Info (12023): Found entity 1: altsyncram_qat3 File: /home/quartus/nios/DE2_115/db/altsyncram_qat3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qat3" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qat3:auto_generated" File: /home/quartus/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 124
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12130): Elaborated megafunction instantiation "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12133): Instantiated megafunction "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFT_fft_ii_0_1n1024cos.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jat3.tdf
    Info (12023): Found entity 1: altsyncram_jat3 File: /home/quartus/nios/DE2_115/db/altsyncram_jat3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jat3" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jat3:auto_generated" File: /home/quartus/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 139
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12130): Elaborated megafunction instantiation "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12133): Instantiated megafunction "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFT_fft_ii_0_2n1024cos.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kat3.tdf
    Info (12023): Found entity 1: altsyncram_kat3 File: /home/quartus/nios/DE2_115/db/altsyncram_kat3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kat3" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_kat3:auto_generated" File: /home/quartus/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 154
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12130): Elaborated megafunction instantiation "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
Info (12133): Instantiated megafunction "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 54
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "FFT_fft_ii_0_3n1024cos.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rat3.tdf
    Info (12023): Found entity 1: altsyncram_rat3 File: /home/quartus/nios/DE2_115/db/altsyncram_rat3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rat3" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rat3:auto_generated" File: /home/quartus/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "asj_fft_lpprdadgen" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1915
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 147
Info (12128): Elaborating entity "asj_fft_tdl_rst" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 169
Info (12128): Elaborating entity "asj_fft_lpp_serial" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1960
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_str_val:delay_val" File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 223
Info (12128): Elaborating entity "CountFFT" for hierarchy "CountFFT:count_fft" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 277
Warning (10230): Verilog HDL assignment warning at CountFFT.sv(17): truncated value with size 32 to match size of target (10) File: /home/quartus/nios/DE2_115/src/CountFFT.sv Line: 17
Info (12128): Elaborating entity "HPS" for hierarchy "HPS:hps" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 290
Warning (10230): Verilog HDL assignment warning at HPS.sv(82): truncated value with size 32 to match size of target (10) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 82
Warning (10230): Verilog HDL assignment warning at HPS.sv(89): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 89
Warning (10230): Verilog HDL assignment warning at HPS.sv(90): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 90
Warning (10230): Verilog HDL assignment warning at HPS.sv(91): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 91
Warning (10230): Verilog HDL assignment warning at HPS.sv(92): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 92
Warning (10230): Verilog HDL assignment warning at HPS.sv(93): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 93
Warning (10230): Verilog HDL assignment warning at HPS.sv(94): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 94
Warning (10230): Verilog HDL assignment warning at HPS.sv(95): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 95
Warning (10230): Verilog HDL assignment warning at HPS.sv(96): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 96
Warning (10230): Verilog HDL assignment warning at HPS.sv(97): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 97
Warning (10230): Verilog HDL assignment warning at HPS.sv(98): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 98
Warning (10230): Verilog HDL assignment warning at HPS.sv(99): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 99
Warning (10230): Verilog HDL assignment warning at HPS.sv(100): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 100
Warning (10230): Verilog HDL assignment warning at HPS.sv(101): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 101
Warning (10230): Verilog HDL assignment warning at HPS.sv(102): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 102
Warning (10230): Verilog HDL assignment warning at HPS.sv(103): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 103
Warning (10230): Verilog HDL assignment warning at HPS.sv(104): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 104
Warning (10230): Verilog HDL assignment warning at HPS.sv(105): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 105
Warning (10230): Verilog HDL assignment warning at HPS.sv(106): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 106
Warning (10230): Verilog HDL assignment warning at HPS.sv(107): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 107
Warning (10230): Verilog HDL assignment warning at HPS.sv(108): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 108
Warning (10230): Verilog HDL assignment warning at HPS.sv(109): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 109
Warning (10230): Verilog HDL assignment warning at HPS.sv(110): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 110
Warning (10230): Verilog HDL assignment warning at HPS.sv(111): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 111
Warning (10230): Verilog HDL assignment warning at HPS.sv(112): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 112
Warning (10230): Verilog HDL assignment warning at HPS.sv(113): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 113
Warning (10230): Verilog HDL assignment warning at HPS.sv(114): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 114
Warning (10230): Verilog HDL assignment warning at HPS.sv(115): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 115
Warning (10230): Verilog HDL assignment warning at HPS.sv(116): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 116
Warning (10230): Verilog HDL assignment warning at HPS.sv(117): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 117
Warning (10230): Verilog HDL assignment warning at HPS.sv(118): truncated value with size 32 to match size of target (25) File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 118
Warning (10270): Verilog HDL Case Statement warning at HPS.sv(88): incomplete case statement has no default case item File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 88
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:reset" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 304
Warning (10230): Verilog HDL assignment warning at Debounce.sv(23): truncated value with size 32 to match size of target (3) File: /home/quartus/nios/DE2_115/src/Debounce.sv Line: 23
Warning (10230): Verilog HDL assignment warning at Debounce.sv(25): truncated value with size 32 to match size of target (3) File: /home/quartus/nios/DE2_115/src/Debounce.sv Line: 25
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|q_b[32]" File: /home/quartus/nios/DE2_115/db/altsyncram_m8j1.tdf Line: 1064
        Warning (14320): Synthesized away node "FFT:fft|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|q_b[33]" File: /home/quartus/nios/DE2_115/db/altsyncram_m8j1.tdf Line: 1096
Info (13014): Ignored 192 buffer(s)
    Info (13019): Ignored 192 SOFT buffer(s)
Info (278001): Inferred 10 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 281
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 280
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HPS:hps|Div3" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 70
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HPS:hps|Mod3" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 69
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HPS:hps|Div2" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 65
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HPS:hps|Mod2" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 64
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HPS:hps|Div1" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 60
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HPS:hps|Mod1" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 59
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HPS:hps|Div0" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 50
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HPS:hps|Mod0" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 49
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 281
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 281
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: /home/quartus/nios/DE2_115/db/mult_36t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "HPS:hps|lpm_divide:Div3" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 70
Info (12133): Instantiated megafunction "HPS:hps|lpm_divide:Div3" with the following parameter: File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 70
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rim.tdf
    Info (12023): Found entity 1: lpm_divide_rim File: /home/quartus/nios/DE2_115/db/lpm_divide_rim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh File: /home/quartus/nios/DE2_115/db/sign_div_unsign_jlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf
    Info (12023): Found entity 1: alt_u_div_q6f File: /home/quartus/nios/DE2_115/db/alt_u_div_q6f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/quartus/nios/DE2_115/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/quartus/nios/DE2_115/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "HPS:hps|lpm_divide:Mod3" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 69
Info (12133): Instantiated megafunction "HPS:hps|lpm_divide:Mod3" with the following parameter: File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 69
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uam.tdf
    Info (12023): Found entity 1: lpm_divide_uam File: /home/quartus/nios/DE2_115/db/lpm_divide_uam.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "HPS:hps|lpm_divide:Div2" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 65
Info (12133): Instantiated megafunction "HPS:hps|lpm_divide:Div2" with the following parameter: File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 65
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "HPS:hps|lpm_divide:Mod2" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 64
Info (12133): Instantiated megafunction "HPS:hps|lpm_divide:Mod2" with the following parameter: File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 64
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "HPS:hps|lpm_divide:Div1" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 60
Info (12133): Instantiated megafunction "HPS:hps|lpm_divide:Div1" with the following parameter: File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 60
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "HPS:hps|lpm_divide:Mod1" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 59
Info (12133): Instantiated megafunction "HPS:hps|lpm_divide:Mod1" with the following parameter: File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 59
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "HPS:hps|lpm_divide:Div0" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 50
Info (12133): Instantiated megafunction "HPS:hps|lpm_divide:Div0" with the following parameter: File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 50
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qim.tdf
    Info (12023): Found entity 1: lpm_divide_qim File: /home/quartus/nios/DE2_115/db/lpm_divide_qim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ilh File: /home/quartus/nios/DE2_115/db/sign_div_unsign_ilh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o6f.tdf
    Info (12023): Found entity 1: alt_u_div_o6f File: /home/quartus/nios/DE2_115/db/alt_u_div_o6f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "HPS:hps|lpm_divide:Mod0" File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 49
Info (12133): Instantiated megafunction "HPS:hps|lpm_divide:Mod0" with the following parameter: File: /home/quartus/nios/DE2_115/src/HPS.sv Line: 49
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tam.tdf
    Info (12023): Found entity 1: lpm_divide_tam File: /home/quartus/nios/DE2_115/db/lpm_divide_tam.tdf Line: 25
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[0]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[4]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[5]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[6]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[8]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[9]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[10]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[11]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[12]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[13]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[14]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[15]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[16]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[17]" and its non-tri-state driver. File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 47
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 48
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 50
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 21
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 30
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 31
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 32
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 33
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 35
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 36
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 53
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 93
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 107
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 113
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 120
    Warning (13040): bidirectional pin "HSMC_D[0]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "HSMC_D[1]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "HSMC_D[2]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "HSMC_D[3]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 133
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 137
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 137
Info (13000): Registers with preset signals will power-up high File: /home/quartus/nios/DE2_115/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 454
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[0]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[1]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[2]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[3]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[4]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[5]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[6]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[7]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[8]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[9]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[10]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[11]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[12]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[13]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[14]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[15]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[16]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
    Warning (13010): Node "GPIO[17]~synth" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 126
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 7
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 8
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 9
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 12
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 12
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 12
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 12
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 12
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 12
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 12
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 13
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 14
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 15
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 16
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 17
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 18
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 19
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 19
    Warning (13410): Pin "LCD_BLON" is stuck at VCC File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 20
    Warning (13410): Pin "LCD_EN" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 22
    Warning (13410): Pin "LCD_ON" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 23
    Warning (13410): Pin "LCD_RS" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 24
    Warning (13410): Pin "LCD_RW" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 25
    Warning (13410): Pin "UART_CTS" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 26
    Warning (13410): Pin "UART_TXD" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 29
    Warning (13410): Pin "SD_CLK" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 34
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 38
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 39
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 40
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 41
    Warning (13410): Pin "VGA_HS" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 42
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 43
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 44
    Warning (13410): Pin "VGA_VS" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 45
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 52
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 56
    Warning (13410): Pin "ENET0_MDC" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 58
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 60
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 68
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 69
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 70
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 72
    Warning (13410): Pin "ENET1_MDC" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 74
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 76
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 84
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 85
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 86
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 91
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 94
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 94
    Warning (13410): Pin "OTG_CS_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 95
    Warning (13410): Pin "OTG_WR_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 96
    Warning (13410): Pin "OTG_RD_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 97
    Warning (13410): Pin "OTG_RST_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 99
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 101
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 102
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 102
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 103
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 104
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 105
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 106
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 108
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 109
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 110
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 111
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 112
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 114
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 115
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 116
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 117
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 118
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 119
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 121
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 122
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 124
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 125
    Warning (13410): Pin "HSMC_CLKOUT_P1" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 130
    Warning (13410): Pin "HSMC_CLKOUT_P2" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 131
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 132
    Warning (13410): Pin "HSMC_TX_D_P[0]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[1]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[2]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[3]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[4]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[5]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[6]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[7]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[8]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 135
    Warning (13410): Pin "HSMC_TX_D_P[9]" is stuck at GND File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 135
Warning (332009): The launch and latch times for the relationship between source clock: AUD_ADCLRCK and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286030): Timing-Driven Synthesis is running
Warning (332009): The launch and latch times for the relationship between source clock: AUD_ADCLRCK and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: AUD_ADCLRCK and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/quartus/nios/DE2_115/output_files/DE2_115.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "easy:core|easy_pll:pll|easy_pll_altpll_02o2:sd1|pll7" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/easy_pll.v Line: 151
Warning (15899): PLL "easy:core|easy_pll:pll|easy_pll_altpll_02o2:sd1|pll7" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: /home/quartus/nios/DE2_115/qsys/easy/synthesis/submodules/easy_pll.v Line: 151
Warning (21074): Design contains 80 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 3
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 4
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 5
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 6
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 10
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 10
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[10]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[11]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[12]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[13]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[14]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[15]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[16]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[17]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 11
    Warning (15610): No output dependent on input pin "UART_RTS" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 27
    Warning (15610): No output dependent on input pin "UART_RXD" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 28
    Warning (15610): No output dependent on input pin "SD_WP_N" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 37
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 57
    Warning (15610): No output dependent on input pin "ENET0_MDIO" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 59
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 61
    Warning (15610): No output dependent on input pin "ENET0_RX_COL" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 62
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 63
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 64
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 65
    Warning (15610): No output dependent on input pin "ENET0_RX_ER" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 66
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 67
    Warning (15610): No output dependent on input pin "ENET0_LINK100" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 71
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 73
    Warning (15610): No output dependent on input pin "ENET1_MDIO" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 75
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 77
    Warning (15610): No output dependent on input pin "ENET1_RX_COL" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 78
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 79
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 80
    Warning (15610): No output dependent on input pin "ENET1_RX_DV" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 81
    Warning (15610): No output dependent on input pin "ENET1_RX_ER" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 82
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 83
    Warning (15610): No output dependent on input pin "ENET1_LINK100" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 87
    Warning (15610): No output dependent on input pin "TD_CLK27" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 88
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 89
    Warning (15610): No output dependent on input pin "TD_HS" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 90
    Warning (15610): No output dependent on input pin "TD_VS" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 92
    Warning (15610): No output dependent on input pin "OTG_INT" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 98
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 100
    Warning (15610): No output dependent on input pin "FL_RY" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 123
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 127
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 128
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 129
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[0]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[1]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[2]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[3]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[4]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[5]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[6]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[7]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[8]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 134
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[9]" File: /home/quartus/nios/DE2_115/src/DE2_115.sv Line: 134
Info (21057): Implemented 30820 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 91 input pins
    Info (21059): Implemented 248 output pins
    Info (21060): Implemented 141 bidirectional pins
    Info (21061): Implemented 29671 logic cells
    Info (21064): Implemented 640 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 28 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 652 warnings
    Info: Peak virtual memory: 1556 megabytes
    Info: Processing ended: Sat Jan 23 19:48:58 2016
    Info: Elapsed time: 00:01:46
    Info: Total CPU time (on all processors): 00:02:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/quartus/nios/DE2_115/output_files/DE2_115.map.smsg.


