<stg><name>computeRemainingChannels</name>


<trans_list>

<trans id="945" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="4" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="9" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="28" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="29" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="33" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="64">
<![CDATA[
:1 %sample_period_samples_0_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="64">
<![CDATA[
:2 %sample_period_samples_1_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="64">
<![CDATA[
:3 %sample_period_samples_2_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="64">
<![CDATA[
:4 %sample_period_samples_3_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="64">
<![CDATA[
:5 %sample_period_samples_4_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="64">
<![CDATA[
:6 %sample_period_samples_5_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="64">
<![CDATA[
:7 %sample_period_samples_6_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="64">
<![CDATA[
:8 %sample_period_samples_7_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="64">
<![CDATA[
:9 %sample_period_samples_8_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="64">
<![CDATA[
:10 %sample_period_samples_9_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="64">
<![CDATA[
:11 %sample_period_samples_10_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="64">
<![CDATA[
:12 %sample_period_samples_11_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="64">
<![CDATA[
:13 %mag_samples_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64">
<![CDATA[
:14 %x_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="32">
<![CDATA[
:125 %d = fpext i32 %p_read_1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
:130 %bitcast_ln702 = bitcast i32 %p_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln702"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:131 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702, i32 31

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %sample_period_samples_0_sample_V_addr_17 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_17"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %sample_period_samples_1_sample_V_addr_17 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_17"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %sample_period_samples_2_sample_V_addr_17 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_17"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %sample_period_samples_3_sample_V_addr_17 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_17"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %sample_period_samples_4_sample_V_addr_17 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_17"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %sample_period_samples_5_sample_V_addr_17 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_17"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %sample_period_samples_6_sample_V_addr_17 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_17"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %sample_period_samples_7_sample_V_addr_17 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_17"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %sample_period_samples_8_sample_V_addr_17 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_17"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %sample_period_samples_9_sample_V_addr_17 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_17"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %sample_period_samples_10_sample_V_addr_17 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_17"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %sample_period_samples_11_sample_V_addr_17 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_17"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %sample_period_samples_0_sample_V_addr_18 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_18"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %sample_period_samples_1_sample_V_addr_18 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_18"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %sample_period_samples_2_sample_V_addr_18 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_18"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %sample_period_samples_3_sample_V_addr_18 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_18"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %sample_period_samples_4_sample_V_addr_18 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_18"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %sample_period_samples_5_sample_V_addr_18 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_18"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %sample_period_samples_6_sample_V_addr_18 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_18"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %sample_period_samples_7_sample_V_addr_18 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_18"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %sample_period_samples_8_sample_V_addr_18 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_18"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %sample_period_samples_9_sample_V_addr_18 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_18"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %sample_period_samples_10_sample_V_addr_18 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_18"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %sample_period_samples_11_sample_V_addr_18 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_18"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %sample_period_samples_0_sample_V_addr_19 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_19"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %sample_period_samples_1_sample_V_addr_19 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_19"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %sample_period_samples_2_sample_V_addr_19 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_19"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %sample_period_samples_3_sample_V_addr_19 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_19"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %sample_period_samples_4_sample_V_addr_19 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_19"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %sample_period_samples_5_sample_V_addr_19 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_19"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %sample_period_samples_6_sample_V_addr_19 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_19"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %sample_period_samples_7_sample_V_addr_19 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_19"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %sample_period_samples_8_sample_V_addr_19 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_19"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %sample_period_samples_9_sample_V_addr_19 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_19"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %sample_period_samples_10_sample_V_addr_19 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_19"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %sample_period_samples_11_sample_V_addr_19 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_19"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %sample_period_samples_0_sample_V_addr_20 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_20"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %sample_period_samples_1_sample_V_addr_20 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_20"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %sample_period_samples_2_sample_V_addr_20 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_20"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %sample_period_samples_3_sample_V_addr_20 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_20"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %sample_period_samples_4_sample_V_addr_20 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_20"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %sample_period_samples_5_sample_V_addr_20 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_20"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %sample_period_samples_6_sample_V_addr_20 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_20"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %sample_period_samples_7_sample_V_addr_20 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_20"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %sample_period_samples_8_sample_V_addr_20 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_20"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %sample_period_samples_9_sample_V_addr_20 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_20"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %sample_period_samples_10_sample_V_addr_20 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_20"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %sample_period_samples_11_sample_V_addr_20 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_20"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %sample_period_samples_0_sample_V_addr_21 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_21"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %sample_period_samples_1_sample_V_addr_21 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_21"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %sample_period_samples_2_sample_V_addr_21 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_21"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %sample_period_samples_3_sample_V_addr_21 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_21"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %sample_period_samples_4_sample_V_addr_21 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_21"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %sample_period_samples_5_sample_V_addr_21 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_21"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %sample_period_samples_6_sample_V_addr_21 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_21"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70 %sample_period_samples_7_sample_V_addr_21 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_21"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %sample_period_samples_8_sample_V_addr_21 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_21"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72 %sample_period_samples_9_sample_V_addr_21 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_21"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %sample_period_samples_10_sample_V_addr_21 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_21"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74 %sample_period_samples_11_sample_V_addr_21 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_21"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %sample_period_samples_0_sample_V_addr_22 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_22"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76 %sample_period_samples_1_sample_V_addr_22 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_22"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77 %sample_period_samples_2_sample_V_addr_22 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_22"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78 %sample_period_samples_3_sample_V_addr_22 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_22"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79 %sample_period_samples_4_sample_V_addr_22 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_22"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80 %sample_period_samples_5_sample_V_addr_22 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_22"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81 %sample_period_samples_6_sample_V_addr_22 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_22"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82 %sample_period_samples_7_sample_V_addr_22 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_22"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83 %sample_period_samples_8_sample_V_addr_22 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_22"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84 %sample_period_samples_9_sample_V_addr_22 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_22"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85 %sample_period_samples_10_sample_V_addr_22 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_22"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86 %sample_period_samples_11_sample_V_addr_22 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_22"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87 %sample_period_samples_0_sample_V_addr_23 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_23"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88 %sample_period_samples_1_sample_V_addr_23 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_23"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89 %sample_period_samples_2_sample_V_addr_23 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_23"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90 %sample_period_samples_3_sample_V_addr_23 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_23"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91 %sample_period_samples_4_sample_V_addr_23 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_23"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92 %sample_period_samples_5_sample_V_addr_23 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_23"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93 %sample_period_samples_6_sample_V_addr_23 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_23"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94 %sample_period_samples_7_sample_V_addr_23 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_23"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95 %sample_period_samples_8_sample_V_addr_23 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_23"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96 %sample_period_samples_9_sample_V_addr_23 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_23"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97 %sample_period_samples_10_sample_V_addr_23 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_23"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98 %sample_period_samples_11_sample_V_addr_23 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_23"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99 %sample_period_samples_0_sample_V_addr_24 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_24"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100 %sample_period_samples_1_sample_V_addr_24 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_24"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101 %sample_period_samples_2_sample_V_addr_24 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_24"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102 %sample_period_samples_3_sample_V_addr_24 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_24"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103 %sample_period_samples_4_sample_V_addr_24 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_24"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104 %sample_period_samples_5_sample_V_addr_24 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_24"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105 %sample_period_samples_6_sample_V_addr_24 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_24"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106 %sample_period_samples_7_sample_V_addr_24 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_24"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107 %sample_period_samples_8_sample_V_addr_24 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_24"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108 %sample_period_samples_9_sample_V_addr_24 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_24"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109 %sample_period_samples_10_sample_V_addr_24 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_24"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110 %sample_period_samples_11_sample_V_addr_24 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_24"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111 %mag_samples_sample_V_addr = getelementptr i12 %mag_samples_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112 %mag_samples_sample_V_addr_13 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_13"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113 %mag_samples_sample_V_addr_14 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_14"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114 %mag_samples_sample_V_addr_15 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_15"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115 %mag_samples_sample_V_addr_16 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_16"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116 %mag_samples_sample_V_addr_17 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_17"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117 %mag_samples_sample_V_addr_18 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_18"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118 %mag_samples_sample_V_addr_19 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_19"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %mag_samples_sample_V_addr_20 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_20"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120 %mag_samples_sample_V_addr_21 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_21"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121 %mag_samples_sample_V_addr_22 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_22"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122 %mag_samples_sample_V_addr_23 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_23"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123 %x_V_addr = getelementptr i64 %x_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_V_addr"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124 %x_V_addr_1 = getelementptr i64 %x_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_V_addr_1"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="32">
<![CDATA[
:125 %d = fpext i32 %p_read_1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64">
<![CDATA[
:126 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="63" op_0_bw="64">
<![CDATA[
:127 %trunc_ln555 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:128 %p_Result_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_139"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:129 %icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
:132 %trunc_ln588_cast = select i1 %tmp_89, i54 18014398509481983, i54 0

]]></Node>
<StgValue><ssdm name="trunc_ln588_cast"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:133 %xor_ln571 = xor i1 %icmp_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
:134 %br_ln298 = br void

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %k = phi i4 %add_ln298, void %_ifconv, i4 0, void

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln298 = add i4 %k, i4 1

]]></Node>
<StgValue><ssdm name="add_ln298"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="4">
<![CDATA[
:2 %zext_ln298 = zext i4 %k

]]></Node>
<StgValue><ssdm name="zext_ln298"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln298 = icmp_eq  i4 %k, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln298"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln298 = br i1 %icmp_ln298, void %.split31, void

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split31:0 %specloopname_ln298 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln298"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split31:1 %mag_samples_sample_V_addr_24 = getelementptr i12 %mag_samples_sample_V, i64 0, i64 %zext_ln298

]]></Node>
<StgValue><ssdm name="mag_samples_sample_V_addr_24"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="6">
<![CDATA[
.split31:2 %sliding_window_front_ptr_load = load i6 %sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_front_ptr_load"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="6">
<![CDATA[
.split31:3 %trunc_ln301 = trunc i6 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="trunc_ln301"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="6">
<![CDATA[
.split31:4 %sext_ln301 = sext i6 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln301"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="6">
<![CDATA[
.split31:5 %buffer_idx_3 = load i6 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="buffer_idx_3"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="6">
<![CDATA[
.split31:6 %trunc_ln22 = trunc i6 %buffer_idx_3

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
.split31:7 %br_ln301 = br void

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0">
<![CDATA[
:0 %ret_ln334 = ret

]]></Node>
<StgValue><ssdm name="ret_ln334"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %i = phi i5 %i_12, void, i5 0, void %.split31

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %i_12 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="5">
<![CDATA[
:2 %zext_ln301 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln301"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln301 = icmp_eq  i5 %i, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln301"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln301 = br i1 %icmp_ln301, void %.split_ifconv, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split_ifconv:1 %add_ln22 = add i6 %zext_ln301, i6 45

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="6">
<![CDATA[
.split_ifconv:2 %sext_ln22 = sext i6 %add_ln22

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split_ifconv:3 %add_ln22_2 = add i7 %sext_ln22, i7 %sext_ln301

]]></Node>
<StgValue><ssdm name="add_ln22_2"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split_ifconv:4 %icmp_ln24 = icmp_slt  i7 %add_ln22_2, i7 108

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
.split_ifconv:5 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln22_2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split_ifconv:6 %select_ln28 = select i1 %tmp_98, i5 1, i5 13

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split_ifconv:7 %add_ln28 = add i5 %select_ln28, i5 %i

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split_ifconv:8 %buffer_idx = add i5 %add_ln28, i5 %trunc_ln301

]]></Node>
<StgValue><ssdm name="buffer_idx"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split_ifconv:9 %buffer_idx_4 = select i1 %icmp_ln24, i5 %trunc_ln22, i5 %buffer_idx

]]></Node>
<StgValue><ssdm name="buffer_idx_4"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="5">
<![CDATA[
.split_ifconv:10 %zext_ln34 = zext i5 %buffer_idx_4

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:155 %sliding_window_buffer_samples_sample_V_1_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11_addr"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:156 %sliding_window_buffer_samples_sample_V_1_11_load = load i5 %sliding_window_buffer_samples_sample_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11_load"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:157 %sliding_window_buffer_samples_sample_V_1_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10_addr"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:158 %sliding_window_buffer_samples_sample_V_1_10_load = load i5 %sliding_window_buffer_samples_sample_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10_load"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:159 %sliding_window_buffer_samples_sample_V_1_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9_addr"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:160 %sliding_window_buffer_samples_sample_V_1_9_load = load i5 %sliding_window_buffer_samples_sample_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9_load"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:161 %sliding_window_buffer_samples_sample_V_1_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8_addr"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:162 %sliding_window_buffer_samples_sample_V_1_8_load = load i5 %sliding_window_buffer_samples_sample_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8_load"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:163 %sliding_window_buffer_samples_sample_V_1_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7_addr"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:164 %sliding_window_buffer_samples_sample_V_1_7_load = load i5 %sliding_window_buffer_samples_sample_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7_load"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:165 %sliding_window_buffer_samples_sample_V_1_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6_addr"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:166 %sliding_window_buffer_samples_sample_V_1_6_load = load i5 %sliding_window_buffer_samples_sample_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6_load"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:167 %sliding_window_buffer_samples_sample_V_1_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5_addr"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:168 %sliding_window_buffer_samples_sample_V_1_5_load = load i5 %sliding_window_buffer_samples_sample_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5_load"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:169 %sliding_window_buffer_samples_sample_V_1_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4_addr"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:170 %sliding_window_buffer_samples_sample_V_1_4_load = load i5 %sliding_window_buffer_samples_sample_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4_load"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:171 %sliding_window_buffer_samples_sample_V_1_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3_addr"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:172 %sliding_window_buffer_samples_sample_V_1_3_load = load i5 %sliding_window_buffer_samples_sample_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3_load"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:173 %sliding_window_buffer_samples_sample_V_1_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2_addr"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:174 %sliding_window_buffer_samples_sample_V_1_2_load = load i5 %sliding_window_buffer_samples_sample_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2_load"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:175 %sliding_window_buffer_samples_sample_V_1_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1_addr"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:176 %sliding_window_buffer_samples_sample_V_1_1_load = load i5 %sliding_window_buffer_samples_sample_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1_load"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:177 %sliding_window_buffer_samples_sample_V_1_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0_addr"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:178 %sliding_window_buffer_samples_sample_V_1_0_load = load i5 %sliding_window_buffer_samples_sample_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0_load"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:179 %sliding_window_buffer_samples_sample_V_0_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11_addr"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:180 %sliding_window_buffer_samples_sample_V_0_11_load = load i5 %sliding_window_buffer_samples_sample_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11_load"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:181 %sliding_window_buffer_samples_sample_V_0_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10_addr"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:182 %sliding_window_buffer_samples_sample_V_0_10_load = load i5 %sliding_window_buffer_samples_sample_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10_load"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:183 %sliding_window_buffer_samples_sample_V_0_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9_addr"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:184 %sliding_window_buffer_samples_sample_V_0_9_load = load i5 %sliding_window_buffer_samples_sample_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9_load"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:185 %sliding_window_buffer_samples_sample_V_0_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8_addr"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:186 %sliding_window_buffer_samples_sample_V_0_8_load = load i5 %sliding_window_buffer_samples_sample_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8_load"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:187 %sliding_window_buffer_samples_sample_V_0_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7_addr"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:188 %sliding_window_buffer_samples_sample_V_0_7_load = load i5 %sliding_window_buffer_samples_sample_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7_load"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:189 %sliding_window_buffer_samples_sample_V_0_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6_addr"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:190 %sliding_window_buffer_samples_sample_V_0_6_load = load i5 %sliding_window_buffer_samples_sample_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6_load"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:191 %sliding_window_buffer_samples_sample_V_0_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5_addr"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:192 %sliding_window_buffer_samples_sample_V_0_5_load = load i5 %sliding_window_buffer_samples_sample_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5_load"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:193 %sliding_window_buffer_samples_sample_V_0_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4_addr"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:194 %sliding_window_buffer_samples_sample_V_0_4_load = load i5 %sliding_window_buffer_samples_sample_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4_load"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:195 %sliding_window_buffer_samples_sample_V_0_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3_addr"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:196 %sliding_window_buffer_samples_sample_V_0_3_load = load i5 %sliding_window_buffer_samples_sample_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3_load"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:197 %sliding_window_buffer_samples_sample_V_0_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2_addr"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:198 %sliding_window_buffer_samples_sample_V_0_2_load = load i5 %sliding_window_buffer_samples_sample_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2_load"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:199 %sliding_window_buffer_samples_sample_V_0_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1_addr"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:200 %sliding_window_buffer_samples_sample_V_0_1_load = load i5 %sliding_window_buffer_samples_sample_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1_load"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:201 %sliding_window_buffer_samples_sample_V_0_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0_addr"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:202 %sliding_window_buffer_samples_sample_V_0_0_load = load i5 %sliding_window_buffer_samples_sample_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0_load"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="55" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64">
<![CDATA[
_ifconv:0 %call_ln328 = call void @computeLeastSquaresSolution<160, 3>.1, i64 %this_A, i55 %this_b, i64 %x_V, i64 %sigma_V, i64 %matU_V, i64 %A_i_V_0, i64 %A_i_V_1, i64 %A_j_V_0, i64 %A_j_V_1, i64 %matA_V_0, i64 %matA_V_1, i64 %V_i_V_0, i64 %V_i_V_1, i64 %V_j_V_0, i64 %V_j_V_1, i64 %matV_V_0, i64 %matV_V_1, i64 %U_V, i64 %S_V, i64 %V_V, i64 %UT_V, i64 %A_pinv_V

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:107 %sliding_window_buffer_samples_sample_V_3_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11_addr"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:108 %sliding_window_buffer_samples_sample_V_3_11_load = load i5 %sliding_window_buffer_samples_sample_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11_load"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:109 %sliding_window_buffer_samples_sample_V_3_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10_addr"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:110 %sliding_window_buffer_samples_sample_V_3_10_load = load i5 %sliding_window_buffer_samples_sample_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10_load"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:111 %sliding_window_buffer_samples_sample_V_3_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9_addr"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:112 %sliding_window_buffer_samples_sample_V_3_9_load = load i5 %sliding_window_buffer_samples_sample_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9_load"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:113 %sliding_window_buffer_samples_sample_V_3_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8_addr"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:114 %sliding_window_buffer_samples_sample_V_3_8_load = load i5 %sliding_window_buffer_samples_sample_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8_load"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:115 %sliding_window_buffer_samples_sample_V_3_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7_addr"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:116 %sliding_window_buffer_samples_sample_V_3_7_load = load i5 %sliding_window_buffer_samples_sample_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7_load"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:117 %sliding_window_buffer_samples_sample_V_3_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6_addr"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:118 %sliding_window_buffer_samples_sample_V_3_6_load = load i5 %sliding_window_buffer_samples_sample_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6_load"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:119 %sliding_window_buffer_samples_sample_V_3_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5_addr"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:120 %sliding_window_buffer_samples_sample_V_3_5_load = load i5 %sliding_window_buffer_samples_sample_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5_load"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:121 %sliding_window_buffer_samples_sample_V_3_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4_addr"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:122 %sliding_window_buffer_samples_sample_V_3_4_load = load i5 %sliding_window_buffer_samples_sample_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4_load"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:123 %sliding_window_buffer_samples_sample_V_3_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3_addr"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:124 %sliding_window_buffer_samples_sample_V_3_3_load = load i5 %sliding_window_buffer_samples_sample_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3_load"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:125 %sliding_window_buffer_samples_sample_V_3_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2_addr"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:126 %sliding_window_buffer_samples_sample_V_3_2_load = load i5 %sliding_window_buffer_samples_sample_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2_load"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:127 %sliding_window_buffer_samples_sample_V_3_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1_addr"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:128 %sliding_window_buffer_samples_sample_V_3_1_load = load i5 %sliding_window_buffer_samples_sample_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1_load"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:129 %sliding_window_buffer_samples_sample_V_3_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0_addr"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:130 %sliding_window_buffer_samples_sample_V_3_0_load = load i5 %sliding_window_buffer_samples_sample_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0_load"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:131 %sliding_window_buffer_samples_sample_V_2_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11_addr"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:132 %sliding_window_buffer_samples_sample_V_2_11_load = load i5 %sliding_window_buffer_samples_sample_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11_load"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:133 %sliding_window_buffer_samples_sample_V_2_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10_addr"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:134 %sliding_window_buffer_samples_sample_V_2_10_load = load i5 %sliding_window_buffer_samples_sample_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10_load"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:135 %sliding_window_buffer_samples_sample_V_2_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9_addr"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:136 %sliding_window_buffer_samples_sample_V_2_9_load = load i5 %sliding_window_buffer_samples_sample_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9_load"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:137 %sliding_window_buffer_samples_sample_V_2_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8_addr"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:138 %sliding_window_buffer_samples_sample_V_2_8_load = load i5 %sliding_window_buffer_samples_sample_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8_load"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:139 %sliding_window_buffer_samples_sample_V_2_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7_addr"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:140 %sliding_window_buffer_samples_sample_V_2_7_load = load i5 %sliding_window_buffer_samples_sample_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7_load"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:141 %sliding_window_buffer_samples_sample_V_2_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6_addr"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:142 %sliding_window_buffer_samples_sample_V_2_6_load = load i5 %sliding_window_buffer_samples_sample_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6_load"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:143 %sliding_window_buffer_samples_sample_V_2_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5_addr"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:144 %sliding_window_buffer_samples_sample_V_2_5_load = load i5 %sliding_window_buffer_samples_sample_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5_load"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:145 %sliding_window_buffer_samples_sample_V_2_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4_addr"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:146 %sliding_window_buffer_samples_sample_V_2_4_load = load i5 %sliding_window_buffer_samples_sample_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4_load"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:147 %sliding_window_buffer_samples_sample_V_2_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3_addr"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:148 %sliding_window_buffer_samples_sample_V_2_3_load = load i5 %sliding_window_buffer_samples_sample_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3_load"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:149 %sliding_window_buffer_samples_sample_V_2_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2_addr"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:150 %sliding_window_buffer_samples_sample_V_2_2_load = load i5 %sliding_window_buffer_samples_sample_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2_load"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:151 %sliding_window_buffer_samples_sample_V_2_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1_addr"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:152 %sliding_window_buffer_samples_sample_V_2_1_load = load i5 %sliding_window_buffer_samples_sample_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1_load"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:153 %sliding_window_buffer_samples_sample_V_2_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0_addr"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:154 %sliding_window_buffer_samples_sample_V_2_0_load = load i5 %sliding_window_buffer_samples_sample_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0_load"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:156 %sliding_window_buffer_samples_sample_V_1_11_load = load i5 %sliding_window_buffer_samples_sample_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11_load"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:158 %sliding_window_buffer_samples_sample_V_1_10_load = load i5 %sliding_window_buffer_samples_sample_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10_load"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:160 %sliding_window_buffer_samples_sample_V_1_9_load = load i5 %sliding_window_buffer_samples_sample_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9_load"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:162 %sliding_window_buffer_samples_sample_V_1_8_load = load i5 %sliding_window_buffer_samples_sample_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8_load"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:164 %sliding_window_buffer_samples_sample_V_1_7_load = load i5 %sliding_window_buffer_samples_sample_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7_load"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:166 %sliding_window_buffer_samples_sample_V_1_6_load = load i5 %sliding_window_buffer_samples_sample_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6_load"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:168 %sliding_window_buffer_samples_sample_V_1_5_load = load i5 %sliding_window_buffer_samples_sample_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5_load"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:170 %sliding_window_buffer_samples_sample_V_1_4_load = load i5 %sliding_window_buffer_samples_sample_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4_load"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:172 %sliding_window_buffer_samples_sample_V_1_3_load = load i5 %sliding_window_buffer_samples_sample_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3_load"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:174 %sliding_window_buffer_samples_sample_V_1_2_load = load i5 %sliding_window_buffer_samples_sample_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2_load"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:176 %sliding_window_buffer_samples_sample_V_1_1_load = load i5 %sliding_window_buffer_samples_sample_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1_load"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:178 %sliding_window_buffer_samples_sample_V_1_0_load = load i5 %sliding_window_buffer_samples_sample_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0_load"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:180 %sliding_window_buffer_samples_sample_V_0_11_load = load i5 %sliding_window_buffer_samples_sample_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11_load"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:182 %sliding_window_buffer_samples_sample_V_0_10_load = load i5 %sliding_window_buffer_samples_sample_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10_load"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:184 %sliding_window_buffer_samples_sample_V_0_9_load = load i5 %sliding_window_buffer_samples_sample_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9_load"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:186 %sliding_window_buffer_samples_sample_V_0_8_load = load i5 %sliding_window_buffer_samples_sample_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8_load"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:188 %sliding_window_buffer_samples_sample_V_0_7_load = load i5 %sliding_window_buffer_samples_sample_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7_load"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:190 %sliding_window_buffer_samples_sample_V_0_6_load = load i5 %sliding_window_buffer_samples_sample_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6_load"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:192 %sliding_window_buffer_samples_sample_V_0_5_load = load i5 %sliding_window_buffer_samples_sample_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5_load"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:194 %sliding_window_buffer_samples_sample_V_0_4_load = load i5 %sliding_window_buffer_samples_sample_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4_load"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:196 %sliding_window_buffer_samples_sample_V_0_3_load = load i5 %sliding_window_buffer_samples_sample_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3_load"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:198 %sliding_window_buffer_samples_sample_V_0_2_load = load i5 %sliding_window_buffer_samples_sample_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2_load"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:200 %sliding_window_buffer_samples_sample_V_0_1_load = load i5 %sliding_window_buffer_samples_sample_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1_load"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:202 %sliding_window_buffer_samples_sample_V_0_0_load = load i5 %sliding_window_buffer_samples_sample_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0_load"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:203 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_0_0_load, i3 %sample_period_samples_0_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:204 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_0_1_load, i3 %sample_period_samples_1_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:205 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_0_2_load, i3 %sample_period_samples_2_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:206 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_0_3_load, i3 %sample_period_samples_3_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:207 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_0_4_load, i3 %sample_period_samples_4_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:208 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_0_5_load, i3 %sample_period_samples_5_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:209 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_0_6_load, i3 %sample_period_samples_6_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:210 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_0_7_load, i3 %sample_period_samples_7_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:211 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_0_8_load, i3 %sample_period_samples_8_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:212 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_0_9_load, i3 %sample_period_samples_9_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:213 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_0_10_load, i3 %sample_period_samples_10_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:214 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_0_11_load, i3 %sample_period_samples_11_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:215 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_1_0_load, i3 %sample_period_samples_0_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:216 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_1_1_load, i3 %sample_period_samples_1_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:217 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_1_2_load, i3 %sample_period_samples_2_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:218 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_1_3_load, i3 %sample_period_samples_3_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:219 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_1_4_load, i3 %sample_period_samples_4_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:220 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_1_5_load, i3 %sample_period_samples_5_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:221 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_1_6_load, i3 %sample_period_samples_6_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:222 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_1_7_load, i3 %sample_period_samples_7_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:223 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_1_8_load, i3 %sample_period_samples_8_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:224 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_1_9_load, i3 %sample_period_samples_9_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:225 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_1_10_load, i3 %sample_period_samples_10_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:226 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_1_11_load, i3 %sample_period_samples_11_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:59 %sliding_window_buffer_samples_sample_V_5_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11_addr"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:60 %sliding_window_buffer_samples_sample_V_5_11_load = load i5 %sliding_window_buffer_samples_sample_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11_load"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:61 %sliding_window_buffer_samples_sample_V_5_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10_addr"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:62 %sliding_window_buffer_samples_sample_V_5_10_load = load i5 %sliding_window_buffer_samples_sample_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10_load"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:63 %sliding_window_buffer_samples_sample_V_5_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9_addr"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:64 %sliding_window_buffer_samples_sample_V_5_9_load = load i5 %sliding_window_buffer_samples_sample_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9_load"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:65 %sliding_window_buffer_samples_sample_V_5_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8_addr"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:66 %sliding_window_buffer_samples_sample_V_5_8_load = load i5 %sliding_window_buffer_samples_sample_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8_load"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:67 %sliding_window_buffer_samples_sample_V_5_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7_addr"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:68 %sliding_window_buffer_samples_sample_V_5_7_load = load i5 %sliding_window_buffer_samples_sample_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7_load"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:69 %sliding_window_buffer_samples_sample_V_5_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6_addr"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:70 %sliding_window_buffer_samples_sample_V_5_6_load = load i5 %sliding_window_buffer_samples_sample_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6_load"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:71 %sliding_window_buffer_samples_sample_V_5_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5_addr"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:72 %sliding_window_buffer_samples_sample_V_5_5_load = load i5 %sliding_window_buffer_samples_sample_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5_load"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:73 %sliding_window_buffer_samples_sample_V_5_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4_addr"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:74 %sliding_window_buffer_samples_sample_V_5_4_load = load i5 %sliding_window_buffer_samples_sample_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4_load"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:75 %sliding_window_buffer_samples_sample_V_5_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3_addr"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:76 %sliding_window_buffer_samples_sample_V_5_3_load = load i5 %sliding_window_buffer_samples_sample_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3_load"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:77 %sliding_window_buffer_samples_sample_V_5_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2_addr"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:78 %sliding_window_buffer_samples_sample_V_5_2_load = load i5 %sliding_window_buffer_samples_sample_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2_load"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:79 %sliding_window_buffer_samples_sample_V_5_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1_addr"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:80 %sliding_window_buffer_samples_sample_V_5_1_load = load i5 %sliding_window_buffer_samples_sample_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1_load"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:81 %sliding_window_buffer_samples_sample_V_5_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0_addr"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:82 %sliding_window_buffer_samples_sample_V_5_0_load = load i5 %sliding_window_buffer_samples_sample_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0_load"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:83 %sliding_window_buffer_samples_sample_V_4_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11_addr"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:84 %sliding_window_buffer_samples_sample_V_4_11_load = load i5 %sliding_window_buffer_samples_sample_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11_load"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:85 %sliding_window_buffer_samples_sample_V_4_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10_addr"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:86 %sliding_window_buffer_samples_sample_V_4_10_load = load i5 %sliding_window_buffer_samples_sample_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10_load"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:87 %sliding_window_buffer_samples_sample_V_4_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9_addr"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:88 %sliding_window_buffer_samples_sample_V_4_9_load = load i5 %sliding_window_buffer_samples_sample_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9_load"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:89 %sliding_window_buffer_samples_sample_V_4_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8_addr"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:90 %sliding_window_buffer_samples_sample_V_4_8_load = load i5 %sliding_window_buffer_samples_sample_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8_load"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:91 %sliding_window_buffer_samples_sample_V_4_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7_addr"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:92 %sliding_window_buffer_samples_sample_V_4_7_load = load i5 %sliding_window_buffer_samples_sample_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7_load"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:93 %sliding_window_buffer_samples_sample_V_4_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6_addr"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:94 %sliding_window_buffer_samples_sample_V_4_6_load = load i5 %sliding_window_buffer_samples_sample_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6_load"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:95 %sliding_window_buffer_samples_sample_V_4_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5_addr"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:96 %sliding_window_buffer_samples_sample_V_4_5_load = load i5 %sliding_window_buffer_samples_sample_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5_load"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:97 %sliding_window_buffer_samples_sample_V_4_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4_addr"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:98 %sliding_window_buffer_samples_sample_V_4_4_load = load i5 %sliding_window_buffer_samples_sample_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4_load"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:99 %sliding_window_buffer_samples_sample_V_4_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3_addr"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:100 %sliding_window_buffer_samples_sample_V_4_3_load = load i5 %sliding_window_buffer_samples_sample_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3_load"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:101 %sliding_window_buffer_samples_sample_V_4_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2_addr"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:102 %sliding_window_buffer_samples_sample_V_4_2_load = load i5 %sliding_window_buffer_samples_sample_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2_load"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:103 %sliding_window_buffer_samples_sample_V_4_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1_addr"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:104 %sliding_window_buffer_samples_sample_V_4_1_load = load i5 %sliding_window_buffer_samples_sample_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1_load"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:105 %sliding_window_buffer_samples_sample_V_4_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0_addr"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:106 %sliding_window_buffer_samples_sample_V_4_0_load = load i5 %sliding_window_buffer_samples_sample_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0_load"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:108 %sliding_window_buffer_samples_sample_V_3_11_load = load i5 %sliding_window_buffer_samples_sample_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11_load"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:110 %sliding_window_buffer_samples_sample_V_3_10_load = load i5 %sliding_window_buffer_samples_sample_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10_load"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:112 %sliding_window_buffer_samples_sample_V_3_9_load = load i5 %sliding_window_buffer_samples_sample_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9_load"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:114 %sliding_window_buffer_samples_sample_V_3_8_load = load i5 %sliding_window_buffer_samples_sample_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8_load"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:116 %sliding_window_buffer_samples_sample_V_3_7_load = load i5 %sliding_window_buffer_samples_sample_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7_load"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:118 %sliding_window_buffer_samples_sample_V_3_6_load = load i5 %sliding_window_buffer_samples_sample_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6_load"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:120 %sliding_window_buffer_samples_sample_V_3_5_load = load i5 %sliding_window_buffer_samples_sample_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5_load"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:122 %sliding_window_buffer_samples_sample_V_3_4_load = load i5 %sliding_window_buffer_samples_sample_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4_load"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:124 %sliding_window_buffer_samples_sample_V_3_3_load = load i5 %sliding_window_buffer_samples_sample_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3_load"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:126 %sliding_window_buffer_samples_sample_V_3_2_load = load i5 %sliding_window_buffer_samples_sample_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2_load"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:128 %sliding_window_buffer_samples_sample_V_3_1_load = load i5 %sliding_window_buffer_samples_sample_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1_load"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:130 %sliding_window_buffer_samples_sample_V_3_0_load = load i5 %sliding_window_buffer_samples_sample_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0_load"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:132 %sliding_window_buffer_samples_sample_V_2_11_load = load i5 %sliding_window_buffer_samples_sample_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11_load"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:134 %sliding_window_buffer_samples_sample_V_2_10_load = load i5 %sliding_window_buffer_samples_sample_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10_load"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:136 %sliding_window_buffer_samples_sample_V_2_9_load = load i5 %sliding_window_buffer_samples_sample_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9_load"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:138 %sliding_window_buffer_samples_sample_V_2_8_load = load i5 %sliding_window_buffer_samples_sample_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8_load"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:140 %sliding_window_buffer_samples_sample_V_2_7_load = load i5 %sliding_window_buffer_samples_sample_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7_load"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:142 %sliding_window_buffer_samples_sample_V_2_6_load = load i5 %sliding_window_buffer_samples_sample_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6_load"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:144 %sliding_window_buffer_samples_sample_V_2_5_load = load i5 %sliding_window_buffer_samples_sample_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5_load"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:146 %sliding_window_buffer_samples_sample_V_2_4_load = load i5 %sliding_window_buffer_samples_sample_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4_load"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:148 %sliding_window_buffer_samples_sample_V_2_3_load = load i5 %sliding_window_buffer_samples_sample_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3_load"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:150 %sliding_window_buffer_samples_sample_V_2_2_load = load i5 %sliding_window_buffer_samples_sample_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2_load"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:152 %sliding_window_buffer_samples_sample_V_2_1_load = load i5 %sliding_window_buffer_samples_sample_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1_load"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:154 %sliding_window_buffer_samples_sample_V_2_0_load = load i5 %sliding_window_buffer_samples_sample_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0_load"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:227 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_2_0_load, i3 %sample_period_samples_0_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:228 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_2_1_load, i3 %sample_period_samples_1_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:229 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_2_2_load, i3 %sample_period_samples_2_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:230 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_2_3_load, i3 %sample_period_samples_3_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:231 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_2_4_load, i3 %sample_period_samples_4_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:232 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_2_5_load, i3 %sample_period_samples_5_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:233 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_2_6_load, i3 %sample_period_samples_6_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:234 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_2_7_load, i3 %sample_period_samples_7_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:235 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_2_8_load, i3 %sample_period_samples_8_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:236 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_2_9_load, i3 %sample_period_samples_9_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:237 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_2_10_load, i3 %sample_period_samples_10_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:238 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_2_11_load, i3 %sample_period_samples_11_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:239 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_3_0_load, i3 %sample_period_samples_0_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:240 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_3_1_load, i3 %sample_period_samples_1_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:241 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_3_2_load, i3 %sample_period_samples_2_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:242 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_3_3_load, i3 %sample_period_samples_3_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:243 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_3_4_load, i3 %sample_period_samples_4_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:244 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_3_5_load, i3 %sample_period_samples_5_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:245 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_3_6_load, i3 %sample_period_samples_6_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:246 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_3_7_load, i3 %sample_period_samples_7_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:247 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_3_8_load, i3 %sample_period_samples_8_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:248 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_3_9_load, i3 %sample_period_samples_9_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:249 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_3_10_load, i3 %sample_period_samples_10_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:250 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_3_11_load, i3 %sample_period_samples_11_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:11 %sliding_window_buffer_samples_sample_V_7_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11_addr"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:12 %sliding_window_buffer_samples_sample_V_7_11_load = load i5 %sliding_window_buffer_samples_sample_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11_load"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:13 %sliding_window_buffer_samples_sample_V_7_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10_addr"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:14 %sliding_window_buffer_samples_sample_V_7_10_load = load i5 %sliding_window_buffer_samples_sample_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10_load"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:15 %sliding_window_buffer_samples_sample_V_7_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9_addr"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:16 %sliding_window_buffer_samples_sample_V_7_9_load = load i5 %sliding_window_buffer_samples_sample_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9_load"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:17 %sliding_window_buffer_samples_sample_V_7_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8_addr"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:18 %sliding_window_buffer_samples_sample_V_7_8_load = load i5 %sliding_window_buffer_samples_sample_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8_load"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:19 %sliding_window_buffer_samples_sample_V_7_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7_addr"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:20 %sliding_window_buffer_samples_sample_V_7_7_load = load i5 %sliding_window_buffer_samples_sample_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7_load"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:21 %sliding_window_buffer_samples_sample_V_7_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6_addr"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:22 %sliding_window_buffer_samples_sample_V_7_6_load = load i5 %sliding_window_buffer_samples_sample_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6_load"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:23 %sliding_window_buffer_samples_sample_V_7_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5_addr"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:24 %sliding_window_buffer_samples_sample_V_7_5_load = load i5 %sliding_window_buffer_samples_sample_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5_load"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:25 %sliding_window_buffer_samples_sample_V_7_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4_addr"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:26 %sliding_window_buffer_samples_sample_V_7_4_load = load i5 %sliding_window_buffer_samples_sample_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4_load"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:27 %sliding_window_buffer_samples_sample_V_7_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3_addr"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:28 %sliding_window_buffer_samples_sample_V_7_3_load = load i5 %sliding_window_buffer_samples_sample_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3_load"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:29 %sliding_window_buffer_samples_sample_V_7_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2_addr"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:30 %sliding_window_buffer_samples_sample_V_7_2_load = load i5 %sliding_window_buffer_samples_sample_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2_load"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:31 %sliding_window_buffer_samples_sample_V_7_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1_addr"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:32 %sliding_window_buffer_samples_sample_V_7_1_load = load i5 %sliding_window_buffer_samples_sample_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1_load"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:33 %sliding_window_buffer_samples_sample_V_7_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0_addr"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:34 %sliding_window_buffer_samples_sample_V_7_0_load = load i5 %sliding_window_buffer_samples_sample_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0_load"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:35 %sliding_window_buffer_samples_sample_V_6_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11_addr"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:36 %sliding_window_buffer_samples_sample_V_6_11_load = load i5 %sliding_window_buffer_samples_sample_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11_load"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:37 %sliding_window_buffer_samples_sample_V_6_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10_addr"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:38 %sliding_window_buffer_samples_sample_V_6_10_load = load i5 %sliding_window_buffer_samples_sample_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10_load"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:39 %sliding_window_buffer_samples_sample_V_6_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9_addr"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:40 %sliding_window_buffer_samples_sample_V_6_9_load = load i5 %sliding_window_buffer_samples_sample_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9_load"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:41 %sliding_window_buffer_samples_sample_V_6_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8_addr"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:42 %sliding_window_buffer_samples_sample_V_6_8_load = load i5 %sliding_window_buffer_samples_sample_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8_load"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:43 %sliding_window_buffer_samples_sample_V_6_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7_addr"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:44 %sliding_window_buffer_samples_sample_V_6_7_load = load i5 %sliding_window_buffer_samples_sample_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7_load"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:45 %sliding_window_buffer_samples_sample_V_6_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6_addr"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:46 %sliding_window_buffer_samples_sample_V_6_6_load = load i5 %sliding_window_buffer_samples_sample_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6_load"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:47 %sliding_window_buffer_samples_sample_V_6_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5_addr"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:48 %sliding_window_buffer_samples_sample_V_6_5_load = load i5 %sliding_window_buffer_samples_sample_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5_load"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:49 %sliding_window_buffer_samples_sample_V_6_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4_addr"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:50 %sliding_window_buffer_samples_sample_V_6_4_load = load i5 %sliding_window_buffer_samples_sample_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4_load"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:51 %sliding_window_buffer_samples_sample_V_6_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3_addr"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:52 %sliding_window_buffer_samples_sample_V_6_3_load = load i5 %sliding_window_buffer_samples_sample_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3_load"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:53 %sliding_window_buffer_samples_sample_V_6_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2_addr"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:54 %sliding_window_buffer_samples_sample_V_6_2_load = load i5 %sliding_window_buffer_samples_sample_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2_load"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:55 %sliding_window_buffer_samples_sample_V_6_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1_addr"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:56 %sliding_window_buffer_samples_sample_V_6_1_load = load i5 %sliding_window_buffer_samples_sample_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1_load"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:57 %sliding_window_buffer_samples_sample_V_6_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0_addr"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:58 %sliding_window_buffer_samples_sample_V_6_0_load = load i5 %sliding_window_buffer_samples_sample_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0_load"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:60 %sliding_window_buffer_samples_sample_V_5_11_load = load i5 %sliding_window_buffer_samples_sample_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11_load"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:62 %sliding_window_buffer_samples_sample_V_5_10_load = load i5 %sliding_window_buffer_samples_sample_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10_load"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:64 %sliding_window_buffer_samples_sample_V_5_9_load = load i5 %sliding_window_buffer_samples_sample_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9_load"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:66 %sliding_window_buffer_samples_sample_V_5_8_load = load i5 %sliding_window_buffer_samples_sample_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8_load"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:68 %sliding_window_buffer_samples_sample_V_5_7_load = load i5 %sliding_window_buffer_samples_sample_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7_load"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:70 %sliding_window_buffer_samples_sample_V_5_6_load = load i5 %sliding_window_buffer_samples_sample_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6_load"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:72 %sliding_window_buffer_samples_sample_V_5_5_load = load i5 %sliding_window_buffer_samples_sample_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5_load"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:74 %sliding_window_buffer_samples_sample_V_5_4_load = load i5 %sliding_window_buffer_samples_sample_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4_load"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:76 %sliding_window_buffer_samples_sample_V_5_3_load = load i5 %sliding_window_buffer_samples_sample_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3_load"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:78 %sliding_window_buffer_samples_sample_V_5_2_load = load i5 %sliding_window_buffer_samples_sample_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2_load"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:80 %sliding_window_buffer_samples_sample_V_5_1_load = load i5 %sliding_window_buffer_samples_sample_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1_load"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:82 %sliding_window_buffer_samples_sample_V_5_0_load = load i5 %sliding_window_buffer_samples_sample_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0_load"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:84 %sliding_window_buffer_samples_sample_V_4_11_load = load i5 %sliding_window_buffer_samples_sample_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11_load"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:86 %sliding_window_buffer_samples_sample_V_4_10_load = load i5 %sliding_window_buffer_samples_sample_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10_load"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:88 %sliding_window_buffer_samples_sample_V_4_9_load = load i5 %sliding_window_buffer_samples_sample_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9_load"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:90 %sliding_window_buffer_samples_sample_V_4_8_load = load i5 %sliding_window_buffer_samples_sample_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8_load"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:92 %sliding_window_buffer_samples_sample_V_4_7_load = load i5 %sliding_window_buffer_samples_sample_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7_load"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:94 %sliding_window_buffer_samples_sample_V_4_6_load = load i5 %sliding_window_buffer_samples_sample_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6_load"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:96 %sliding_window_buffer_samples_sample_V_4_5_load = load i5 %sliding_window_buffer_samples_sample_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5_load"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:98 %sliding_window_buffer_samples_sample_V_4_4_load = load i5 %sliding_window_buffer_samples_sample_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4_load"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:100 %sliding_window_buffer_samples_sample_V_4_3_load = load i5 %sliding_window_buffer_samples_sample_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3_load"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:102 %sliding_window_buffer_samples_sample_V_4_2_load = load i5 %sliding_window_buffer_samples_sample_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2_load"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:104 %sliding_window_buffer_samples_sample_V_4_1_load = load i5 %sliding_window_buffer_samples_sample_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1_load"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:106 %sliding_window_buffer_samples_sample_V_4_0_load = load i5 %sliding_window_buffer_samples_sample_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0_load"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:251 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_4_0_load, i3 %sample_period_samples_0_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:252 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_4_1_load, i3 %sample_period_samples_1_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:253 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_4_2_load, i3 %sample_period_samples_2_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:254 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_4_3_load, i3 %sample_period_samples_3_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:255 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_4_4_load, i3 %sample_period_samples_4_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:256 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_4_5_load, i3 %sample_period_samples_5_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:257 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_4_6_load, i3 %sample_period_samples_6_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:258 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_4_7_load, i3 %sample_period_samples_7_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:259 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_4_8_load, i3 %sample_period_samples_8_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:260 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_4_9_load, i3 %sample_period_samples_9_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:261 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_4_10_load, i3 %sample_period_samples_10_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:262 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_4_11_load, i3 %sample_period_samples_11_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:263 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_5_0_load, i3 %sample_period_samples_0_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:264 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_5_1_load, i3 %sample_period_samples_1_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:265 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_5_2_load, i3 %sample_period_samples_2_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:266 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_5_3_load, i3 %sample_period_samples_3_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:267 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_5_4_load, i3 %sample_period_samples_4_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:268 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_5_5_load, i3 %sample_period_samples_5_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:269 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_5_6_load, i3 %sample_period_samples_6_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:270 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_5_7_load, i3 %sample_period_samples_7_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:271 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_5_8_load, i3 %sample_period_samples_8_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:272 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_5_9_load, i3 %sample_period_samples_9_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:273 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_5_10_load, i3 %sample_period_samples_10_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:274 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_5_11_load, i3 %sample_period_samples_11_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="538" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split_ifconv:0 %specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln304"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:12 %sliding_window_buffer_samples_sample_V_7_11_load = load i5 %sliding_window_buffer_samples_sample_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11_load"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:14 %sliding_window_buffer_samples_sample_V_7_10_load = load i5 %sliding_window_buffer_samples_sample_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10_load"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:16 %sliding_window_buffer_samples_sample_V_7_9_load = load i5 %sliding_window_buffer_samples_sample_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9_load"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:18 %sliding_window_buffer_samples_sample_V_7_8_load = load i5 %sliding_window_buffer_samples_sample_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8_load"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:20 %sliding_window_buffer_samples_sample_V_7_7_load = load i5 %sliding_window_buffer_samples_sample_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7_load"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:22 %sliding_window_buffer_samples_sample_V_7_6_load = load i5 %sliding_window_buffer_samples_sample_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6_load"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:24 %sliding_window_buffer_samples_sample_V_7_5_load = load i5 %sliding_window_buffer_samples_sample_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5_load"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:26 %sliding_window_buffer_samples_sample_V_7_4_load = load i5 %sliding_window_buffer_samples_sample_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4_load"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:28 %sliding_window_buffer_samples_sample_V_7_3_load = load i5 %sliding_window_buffer_samples_sample_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3_load"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:30 %sliding_window_buffer_samples_sample_V_7_2_load = load i5 %sliding_window_buffer_samples_sample_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2_load"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:32 %sliding_window_buffer_samples_sample_V_7_1_load = load i5 %sliding_window_buffer_samples_sample_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1_load"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:34 %sliding_window_buffer_samples_sample_V_7_0_load = load i5 %sliding_window_buffer_samples_sample_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0_load"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:36 %sliding_window_buffer_samples_sample_V_6_11_load = load i5 %sliding_window_buffer_samples_sample_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11_load"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:38 %sliding_window_buffer_samples_sample_V_6_10_load = load i5 %sliding_window_buffer_samples_sample_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10_load"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:40 %sliding_window_buffer_samples_sample_V_6_9_load = load i5 %sliding_window_buffer_samples_sample_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9_load"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:42 %sliding_window_buffer_samples_sample_V_6_8_load = load i5 %sliding_window_buffer_samples_sample_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8_load"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:44 %sliding_window_buffer_samples_sample_V_6_7_load = load i5 %sliding_window_buffer_samples_sample_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7_load"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:46 %sliding_window_buffer_samples_sample_V_6_6_load = load i5 %sliding_window_buffer_samples_sample_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6_load"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:48 %sliding_window_buffer_samples_sample_V_6_5_load = load i5 %sliding_window_buffer_samples_sample_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5_load"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:50 %sliding_window_buffer_samples_sample_V_6_4_load = load i5 %sliding_window_buffer_samples_sample_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4_load"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:52 %sliding_window_buffer_samples_sample_V_6_3_load = load i5 %sliding_window_buffer_samples_sample_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3_load"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:54 %sliding_window_buffer_samples_sample_V_6_2_load = load i5 %sliding_window_buffer_samples_sample_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2_load"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:56 %sliding_window_buffer_samples_sample_V_6_1_load = load i5 %sliding_window_buffer_samples_sample_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1_load"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="5">
<![CDATA[
.split_ifconv:58 %sliding_window_buffer_samples_sample_V_6_0_load = load i5 %sliding_window_buffer_samples_sample_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0_load"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:275 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_6_0_load, i3 %sample_period_samples_0_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:276 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_6_1_load, i3 %sample_period_samples_1_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:277 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_6_2_load, i3 %sample_period_samples_2_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:278 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_6_3_load, i3 %sample_period_samples_3_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="567" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:279 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_6_4_load, i3 %sample_period_samples_4_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:280 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_6_5_load, i3 %sample_period_samples_5_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:281 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_6_6_load, i3 %sample_period_samples_6_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="570" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:282 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_6_7_load, i3 %sample_period_samples_7_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="571" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:283 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_6_8_load, i3 %sample_period_samples_8_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:284 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_6_9_load, i3 %sample_period_samples_9_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="573" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:285 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_6_10_load, i3 %sample_period_samples_10_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:286 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_6_11_load, i3 %sample_period_samples_11_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:287 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_7_0_load, i3 %sample_period_samples_0_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:288 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_7_1_load, i3 %sample_period_samples_1_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:289 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_7_2_load, i3 %sample_period_samples_2_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:290 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_7_3_load, i3 %sample_period_samples_3_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="579" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:291 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_7_4_load, i3 %sample_period_samples_4_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="580" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:292 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_7_5_load, i3 %sample_period_samples_5_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="581" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:293 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_7_6_load, i3 %sample_period_samples_6_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="582" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:294 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_7_7_load, i3 %sample_period_samples_7_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="583" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:295 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_7_8_load, i3 %sample_period_samples_8_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:296 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_7_9_load, i3 %sample_period_samples_9_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="585" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:297 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_7_10_load, i3 %sample_period_samples_10_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="586" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="12" op_1_bw="3">
<![CDATA[
.split_ifconv:298 %store_ln304 = store i12 %sliding_window_buffer_samples_sample_V_7_11_load, i3 %sample_period_samples_11_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="587" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split_ifconv:299 %tmp_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i, i3 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="588" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
.split_ifconv:300 %br_ln307 = br void %_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln307"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="589" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:0 %j = phi i4 0, void %.split_ifconv, i4 %add_ln307, void %_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="590" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:1 %add_ln307 = add i4 %j, i4 1

]]></Node>
<StgValue><ssdm name="add_ln307"/></StgValue>
</operation>

<operation id="591" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:2 %j_cast2 = zext i4 %j

]]></Node>
<StgValue><ssdm name="j_cast2"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:3 %j_cast = zext i4 %j

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="593" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="594" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:5 %icmp_ln307 = icmp_eq  i4 %j, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln307"/></StgValue>
</operation>

<operation id="595" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="596" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit:7 %br_ln307 = br i1 %icmp_ln307, void %_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln307"/></StgValue>
</operation>

<operation id="597" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:1 %add_ln310 = add i8 %tmp_18, i8 %j_cast

]]></Node>
<StgValue><ssdm name="add_ln310"/></StgValue>
</operation>

<operation id="598" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:2 %zext_ln312 = zext i8 %add_ln310

]]></Node>
<StgValue><ssdm name="zext_ln312"/></StgValue>
</operation>

<operation id="599" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:3 %sample_period_samples_0_sample_V_addr = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr"/></StgValue>
</operation>

<operation id="600" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:4 %sample_period_samples_0_sample_V_load = load i3 %sample_period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="601" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:5 %sample_period_samples_1_sample_V_addr = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr"/></StgValue>
</operation>

<operation id="602" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:6 %sample_period_samples_1_sample_V_load = load i3 %sample_period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="603" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:7 %sample_period_samples_2_sample_V_addr = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr"/></StgValue>
</operation>

<operation id="604" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:8 %sample_period_samples_2_sample_V_load = load i3 %sample_period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:9 %sample_period_samples_3_sample_V_addr = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr"/></StgValue>
</operation>

<operation id="606" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:10 %sample_period_samples_3_sample_V_load = load i3 %sample_period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="607" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:11 %sample_period_samples_4_sample_V_addr = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr"/></StgValue>
</operation>

<operation id="608" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:12 %sample_period_samples_4_sample_V_load = load i3 %sample_period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="609" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:13 %sample_period_samples_5_sample_V_addr = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr"/></StgValue>
</operation>

<operation id="610" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:14 %sample_period_samples_5_sample_V_load = load i3 %sample_period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="611" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:15 %sample_period_samples_6_sample_V_addr = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr"/></StgValue>
</operation>

<operation id="612" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:16 %sample_period_samples_6_sample_V_load = load i3 %sample_period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="613" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:17 %sample_period_samples_7_sample_V_addr = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr"/></StgValue>
</operation>

<operation id="614" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:18 %sample_period_samples_7_sample_V_load = load i3 %sample_period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="615" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:19 %sample_period_samples_8_sample_V_addr = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr"/></StgValue>
</operation>

<operation id="616" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:20 %sample_period_samples_8_sample_V_load = load i3 %sample_period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="617" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:21 %sample_period_samples_9_sample_V_addr = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr"/></StgValue>
</operation>

<operation id="618" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:22 %sample_period_samples_9_sample_V_load = load i3 %sample_period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="619" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:23 %sample_period_samples_10_sample_V_addr = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr"/></StgValue>
</operation>

<operation id="620" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:24 %sample_period_samples_10_sample_V_load = load i3 %sample_period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="621" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:25 %sample_period_samples_11_sample_V_addr = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 %j_cast2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr"/></StgValue>
</operation>

<operation id="622" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:26 %sample_period_samples_11_sample_V_load = load i3 %sample_period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="623" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:41 %this_times_addr = getelementptr i64 %this_times, i64 0, i64 %zext_ln312

]]></Node>
<StgValue><ssdm name="this_times_addr"/></StgValue>
</operation>

<operation id="624" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:42 %time_V = load i8 %this_times_addr

]]></Node>
<StgValue><ssdm name="time_V"/></StgValue>
</operation>

<operation id="625" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:45 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="626" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:46 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="627" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="52" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:47 %trunc_ln565 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="628" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:48 %p_Result_140 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565

]]></Node>
<StgValue><ssdm name="p_Result_140"/></StgValue>
</operation>

<operation id="629" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="54" op_0_bw="53">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:49 %zext_ln569 = zext i53 %p_Result_140

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="630" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="p_Result_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:50 %man_V_9 = sub i54 0, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_9"/></StgValue>
</operation>

<operation id="631" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:51 %man_V = select i1 %p_Result_139, i54 %man_V_9, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="632" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:52 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="633" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="11" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:53 %trunc_ln575 = trunc i12 %F2

]]></Node>
<StgValue><ssdm name="trunc_ln575"/></StgValue>
</operation>

<operation id="634" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:54 %icmp_ln581 = icmp_sgt  i12 %F2, i12 43

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="635" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:55 %add_ln581 = add i12 %F2, i12 4053

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="636" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:56 %sub_ln581 = sub i12 43, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="637" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:57 %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="638" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:58 %icmp_ln582 = icmp_eq  i12 %F2, i12 43

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="639" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:59 %sext_ln583 = sext i54 %man_V

]]></Node>
<StgValue><ssdm name="sext_ln583"/></StgValue>
</operation>

<operation id="640" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="55" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:60 %sext_ln585 = sext i54 %man_V

]]></Node>
<StgValue><ssdm name="sext_ln585"/></StgValue>
</operation>

<operation id="641" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:61 %icmp_ln585 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="642" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:62 %tmp_100 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sh_amt, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="643" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:63 %icmp_ln603 = icmp_eq  i6 %tmp_100, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="644" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="6" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:64 %trunc_ln586 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="645" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="54" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:65 %zext_ln586 = zext i6 %trunc_ln586

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="646" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:66 %ashr_ln586 = ashr i54 %man_V, i54 %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="647" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:67 %select_ln585 = select i1 %icmp_ln585, i54 %ashr_ln586, i54 %trunc_ln588_cast

]]></Node>
<StgValue><ssdm name="select_ln585"/></StgValue>
</operation>

<operation id="648" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="55" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:68 %sext_ln591 = sext i54 %select_ln585

]]></Node>
<StgValue><ssdm name="sext_ln591"/></StgValue>
</operation>

<operation id="649" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:69 %icmp_ln591 = icmp_sgt  i12 %add_ln581, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="650" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:70 %zext_ln604 = zext i6 %trunc_ln586

]]></Node>
<StgValue><ssdm name="zext_ln604"/></StgValue>
</operation>

<operation id="651" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:71 %shl_ln604 = shl i64 %sext_ln583, i64 %zext_ln604

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="652" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:72 %add_ln591 = add i11 %trunc_ln575, i11 2004

]]></Node>
<StgValue><ssdm name="add_ln591"/></StgValue>
</operation>

<operation id="653" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:73 %zext_ln591 = zext i11 %add_ln591

]]></Node>
<StgValue><ssdm name="zext_ln591"/></StgValue>
</operation>

<operation id="654" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:74 %p_Result_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V, i32 %zext_ln591

]]></Node>
<StgValue><ssdm name="p_Result_131"/></StgValue>
</operation>

<operation id="655" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:75 %qb = select i1 %icmp_ln591, i1 %p_Result_139, i1 %p_Result_131

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="656" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="55" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:76 %zext_ln415 = zext i1 %qb

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="657" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:77 %add_ln415 = add i55 %sext_ln591, i55 %zext_ln415

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="658" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:78 %and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="659" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:79 %or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="660" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:80 %xor_ln582 = xor i1 %or_ln582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="661" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:81 %and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="662" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:82 %or_ln581 = or i1 %or_ln582, i1 %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="663" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:83 %xor_ln581 = xor i1 %or_ln581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="664" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:84 %and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="665" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:85 %or_ln571 = or i1 %icmp_ln571, i1 %and_ln603

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="666" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="55" op_0_bw="1" op_1_bw="55" op_2_bw="55">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:86 %select_ln571 = select i1 %and_ln581, i55 %add_ln415, i55 %sext_ln585

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="667" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="55">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:87 %sext_ln571 = sext i55 %select_ln571

]]></Node>
<StgValue><ssdm name="sext_ln571"/></StgValue>
</operation>

<operation id="668" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:88 %or_ln571_6 = or i1 %and_ln581, i1 %and_ln582

]]></Node>
<StgValue><ssdm name="or_ln571_6"/></StgValue>
</operation>

<operation id="669" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:89 %or_ln571_7 = or i1 %or_ln571, i1 %or_ln571_6

]]></Node>
<StgValue><ssdm name="or_ln571_7"/></StgValue>
</operation>

<operation id="670" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:90 %select_ln571_8 = select i1 %icmp_ln571, i64 0, i64 %shl_ln604

]]></Node>
<StgValue><ssdm name="select_ln571_8"/></StgValue>
</operation>

<operation id="671" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:91 %select_ln571_9 = select i1 %or_ln571, i64 %select_ln571_8, i64 %sext_ln571

]]></Node>
<StgValue><ssdm name="select_ln571_9"/></StgValue>
</operation>

<operation id="672" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:92 %select_ln571_10 = select i1 %or_ln571_7, i64 %select_ln571_9, i64 0

]]></Node>
<StgValue><ssdm name="select_ln571_10"/></StgValue>
</operation>

<operation id="673" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="107" op_0_bw="107" op_1_bw="64" op_2_bw="43">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:93 %rhs = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i64.i43, i64 %select_ln571_10, i43 0

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="674" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:99 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln310, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="675" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:100 %zext_ln319 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln319"/></StgValue>
</operation>

<operation id="676" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:101 %this_A_addr = getelementptr i64 %this_A, i64 0, i64 %zext_ln319

]]></Node>
<StgValue><ssdm name="this_A_addr"/></StgValue>
</operation>

<operation id="677" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:102 %store_ln319 = store i64 8796093022208, i9 %this_A_addr

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="678" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:4 %sample_period_samples_0_sample_V_load = load i3 %sample_period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="679" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:6 %sample_period_samples_1_sample_V_load = load i3 %sample_period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="680" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:8 %sample_period_samples_2_sample_V_load = load i3 %sample_period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="681" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:10 %sample_period_samples_3_sample_V_load = load i3 %sample_period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="682" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:12 %sample_period_samples_4_sample_V_load = load i3 %sample_period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="683" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:14 %sample_period_samples_5_sample_V_load = load i3 %sample_period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="684" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:16 %sample_period_samples_6_sample_V_load = load i3 %sample_period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="685" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:18 %sample_period_samples_7_sample_V_load = load i3 %sample_period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="686" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:20 %sample_period_samples_8_sample_V_load = load i3 %sample_period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="687" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:22 %sample_period_samples_9_sample_V_load = load i3 %sample_period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="688" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:24 %sample_period_samples_10_sample_V_load = load i3 %sample_period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="689" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:26 %sample_period_samples_11_sample_V_load = load i3 %sample_period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="690" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:27 %store_ln312 = store i12 %sample_period_samples_0_sample_V_load, i4 %mag_samples_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="691" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:28 %store_ln312 = store i12 %sample_period_samples_1_sample_V_load, i4 %mag_samples_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="692" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:42 %time_V = load i8 %this_times_addr

]]></Node>
<StgValue><ssdm name="time_V"/></StgValue>
</operation>

<operation id="693" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="107" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:43 %sext_ln1118 = sext i64 %time_V

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="694" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:44 %r_V = mul i107 %sext_ln1118, i107 2763374121886110

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="695" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:96 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %r_V, i32 42

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="696" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:29 %store_ln312 = store i12 %sample_period_samples_2_sample_V_load, i4 %mag_samples_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="697" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:30 %store_ln312 = store i12 %sample_period_samples_3_sample_V_load, i4 %mag_samples_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="698" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:94 %ret_V = add i107 %rhs, i107 %r_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="699" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:95 %angle = partselect i64 @_ssdm_op_PartSelect.i64.i107.i32.i32, i107 %ret_V, i32 43, i32 106

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>

<operation id="700" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:97 %zext_ln415_14 = zext i1 %tmp_101

]]></Node>
<StgValue><ssdm name="zext_ln415_14"/></StgValue>
</operation>

<operation id="701" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:98 %angle_2 = add i64 %angle, i64 %zext_ln415_14

]]></Node>
<StgValue><ssdm name="angle_2"/></StgValue>
</operation>

<operation id="702" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:104 %p_Result_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %angle_2, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_141"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="703" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:31 %store_ln312 = store i12 %sample_period_samples_4_sample_V_load, i4 %mag_samples_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:32 %store_ln312 = store i12 %sample_period_samples_5_sample_V_load, i4 %mag_samples_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:103 %icmp_ln935_2 = icmp_eq  i64 %angle_2, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_2"/></StgValue>
</operation>

<operation id="706" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="p_Result_141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:105 %tmp_V_21 = sub i64 0, i64 %angle_2

]]></Node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:106 %tmp_V_23 = select i1 %p_Result_141, i64 %tmp_V_21, i64 %angle_2

]]></Node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:107 %p_Result_142 = partselect i64 @_ssdm_op_PartSelect.i64.i64.i32.i32, i64 %tmp_V_23, i32 63, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_142"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:108 %tmp_6 = cttz i64 @llvm.cttz.i64, i64 %p_Result_142, i1 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:109 %l_5 = trunc i64 %tmp_6

]]></Node>
<StgValue><ssdm name="l_5"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:110 %sub_ln944_2 = sub i32 64, i32 %l_5

]]></Node>
<StgValue><ssdm name="sub_ln944_2"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:111 %lsb_index_5 = add i32 %sub_ln944_2, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_5"/></StgValue>
</operation>

<operation id="713" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:112 %tmp_103 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_5, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="714" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:113 %icmp_ln946_2 = icmp_sgt  i31 %tmp_103, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_2"/></StgValue>
</operation>

<operation id="715" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="7" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:114 %trunc_ln947_2 = trunc i32 %sub_ln944_2

]]></Node>
<StgValue><ssdm name="trunc_ln947_2"/></StgValue>
</operation>

<operation id="716" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:115 %sub_ln947_2 = sub i7 89, i7 %trunc_ln947_2

]]></Node>
<StgValue><ssdm name="sub_ln947_2"/></StgValue>
</operation>

<operation id="717" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:116 %zext_ln947_2 = zext i7 %sub_ln947_2

]]></Node>
<StgValue><ssdm name="zext_ln947_2"/></StgValue>
</operation>

<operation id="718" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:117 %lshr_ln947_2 = lshr i64 18446744073709551615, i64 %zext_ln947_2

]]></Node>
<StgValue><ssdm name="lshr_ln947_2"/></StgValue>
</operation>

<operation id="719" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:118 %zext_ln949_2 = zext i32 %lsb_index_5

]]></Node>
<StgValue><ssdm name="zext_ln949_2"/></StgValue>
</operation>

<operation id="720" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:119 %shl_ln949_2 = shl i64 1, i64 %zext_ln949_2

]]></Node>
<StgValue><ssdm name="shl_ln949_2"/></StgValue>
</operation>

<operation id="721" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:120 %or_ln949_4 = or i64 %lshr_ln947_2, i64 %shl_ln949_2

]]></Node>
<StgValue><ssdm name="or_ln949_4"/></StgValue>
</operation>

<operation id="722" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:121 %and_ln949_5 = and i64 %tmp_V_23, i64 %or_ln949_4

]]></Node>
<StgValue><ssdm name="and_ln949_5"/></StgValue>
</operation>

<operation id="723" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:122 %icmp_ln949_2 = icmp_ne  i64 %and_ln949_5, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_2"/></StgValue>
</operation>

<operation id="724" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:123 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="725" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:124 %xor_ln949_2 = xor i1 %tmp_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_2"/></StgValue>
</operation>

<operation id="726" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:125 %p_Result_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_V_23, i32 %lsb_index_5

]]></Node>
<StgValue><ssdm name="p_Result_143"/></StgValue>
</operation>

<operation id="727" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:126 %icmp_ln954_2 = icmp_sgt  i32 %lsb_index_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_2"/></StgValue>
</operation>

<operation id="728" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:127 %and_ln949_6 = and i1 %p_Result_143, i1 %xor_ln949_2

]]></Node>
<StgValue><ssdm name="and_ln949_6"/></StgValue>
</operation>

<operation id="729" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:131 %select_ln946_2 = select i1 %icmp_ln946_2, i1 %icmp_ln949_2, i1 %p_Result_143

]]></Node>
<StgValue><ssdm name="select_ln946_2"/></StgValue>
</operation>

<operation id="730" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:135 %select_ln954_5 = select i1 %icmp_ln954_2, i1 %select_ln946_2, i1 %and_ln949_6

]]></Node>
<StgValue><ssdm name="select_ln954_5"/></StgValue>
</operation>

<operation id="731" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:143 %trunc_ln943_2 = trunc i64 %tmp_6

]]></Node>
<StgValue><ssdm name="trunc_ln943_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="732" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:33 %store_ln312 = store i12 %sample_period_samples_6_sample_V_load, i4 %mag_samples_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="733" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:34 %store_ln312 = store i12 %sample_period_samples_7_sample_V_load, i4 %mag_samples_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="734" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln954_2" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:128 %sub_ln955_2 = sub i32 25, i32 %sub_ln944_2

]]></Node>
<StgValue><ssdm name="sub_ln955_2"/></StgValue>
</operation>

<operation id="735" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln954_2" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:129 %zext_ln955_2 = zext i32 %sub_ln955_2

]]></Node>
<StgValue><ssdm name="zext_ln955_2"/></StgValue>
</operation>

<operation id="736" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln954_2" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:130 %shl_ln955_2 = shl i64 %tmp_V_23, i64 %zext_ln955_2

]]></Node>
<StgValue><ssdm name="shl_ln955_2"/></StgValue>
</operation>

<operation id="737" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln954_2" val="1"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:132 %add_ln954_2 = add i32 %sub_ln944_2, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_2"/></StgValue>
</operation>

<operation id="738" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln954_2" val="1"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:133 %zext_ln954_2 = zext i32 %add_ln954_2

]]></Node>
<StgValue><ssdm name="zext_ln954_2"/></StgValue>
</operation>

<operation id="739" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln954_2" val="1"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:134 %lshr_ln954_2 = lshr i64 %tmp_V_23, i64 %zext_ln954_2

]]></Node>
<StgValue><ssdm name="lshr_ln954_2"/></StgValue>
</operation>

<operation id="740" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:136 %m_32 = select i1 %icmp_ln954_2, i64 %lshr_ln954_2, i64 %shl_ln955_2

]]></Node>
<StgValue><ssdm name="m_32"/></StgValue>
</operation>

<operation id="741" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:137 %zext_ln961_2 = zext i1 %select_ln954_5

]]></Node>
<StgValue><ssdm name="zext_ln961_2"/></StgValue>
</operation>

<operation id="742" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:138 %m_33 = add i64 %m_32, i64 %zext_ln961_2

]]></Node>
<StgValue><ssdm name="m_33"/></StgValue>
</operation>

<operation id="743" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:139 %m_35 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_33, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_35"/></StgValue>
</operation>

<operation id="744" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="63">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:140 %zext_ln962_2 = zext i63 %m_35

]]></Node>
<StgValue><ssdm name="zext_ln962_2"/></StgValue>
</operation>

<operation id="745" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:141 %p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_33, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_134"/></StgValue>
</operation>

<operation id="746" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:142 %select_ln943_2 = select i1 %p_Result_134, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_2"/></StgValue>
</operation>

<operation id="747" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:144 %sub_ln964_2 = sub i8 21, i8 %trunc_ln943_2

]]></Node>
<StgValue><ssdm name="sub_ln964_2"/></StgValue>
</operation>

<operation id="748" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:145 %add_ln964_2 = add i8 %sub_ln964_2, i8 %select_ln943_2

]]></Node>
<StgValue><ssdm name="add_ln964_2"/></StgValue>
</operation>

<operation id="749" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:146 %tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_141, i8 %add_ln964_2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="750" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:147 %p_Result_144 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_2, i9 %tmp_7, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_144"/></StgValue>
</operation>

<operation id="751" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:148 %LD_9 = trunc i64 %p_Result_144

]]></Node>
<StgValue><ssdm name="LD_9"/></StgValue>
</operation>

<operation id="752" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:149 %bitcast_ln744_2 = bitcast i32 %LD_9

]]></Node>
<StgValue><ssdm name="bitcast_ln744_2"/></StgValue>
</operation>

<operation id="753" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:150 %select_ln935_2 = select i1 %icmp_ln935_2, i32 0, i32 %bitcast_ln744_2

]]></Node>
<StgValue><ssdm name="select_ln935_2"/></StgValue>
</operation>

<operation id="754" st_id="13" stage="11" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="100" op_3_bw="30" op_4_bw="23" op_5_bw="15">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:151 %v_assign = call i32 @sin_or_cos<float>, i32 %select_ln935_2, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="755" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:35 %store_ln312 = store i12 %sample_period_samples_8_sample_V_load, i4 %mag_samples_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="756" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:36 %store_ln312 = store i12 %sample_period_samples_9_sample_V_load, i4 %mag_samples_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="757" st_id="14" stage="10" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="100" op_3_bw="30" op_4_bw="23" op_5_bw="15">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:151 %v_assign = call i32 @sin_or_cos<float>, i32 %select_ln935_2, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="758" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:37 %store_ln312 = store i12 %sample_period_samples_10_sample_V_load, i4 %mag_samples_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="759" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:38 %store_ln312 = store i12 %sample_period_samples_11_sample_V_load, i4 %mag_samples_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="760" st_id="15" stage="9" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="100" op_3_bw="30" op_4_bw="23" op_5_bw="15">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:151 %v_assign = call i32 @sin_or_cos<float>, i32 %select_ln935_2, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="761" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:39 %tmp_109 = load i4 %mag_samples_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="762" st_id="16" stage="8" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="100" op_3_bw="30" op_4_bw="23" op_5_bw="15">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:151 %v_assign = call i32 @sin_or_cos<float>, i32 %select_ln935_2, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="763" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:39 %tmp_109 = load i4 %mag_samples_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="764" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="55" op_0_bw="55" op_1_bw="12" op_2_bw="43">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:40 %sample_V_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i12.i43, i12 %tmp_109, i43 0

]]></Node>
<StgValue><ssdm name="sample_V_1"/></StgValue>
</operation>

<operation id="765" st_id="17" stage="7" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="100" op_3_bw="30" op_4_bw="23" op_5_bw="15">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:151 %v_assign = call i32 @sin_or_cos<float>, i32 %select_ln935_2, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="766" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="55" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:213 %this_b_addr = getelementptr i55 %this_b, i64 0, i64 %zext_ln312

]]></Node>
<StgValue><ssdm name="this_b_addr"/></StgValue>
</operation>

<operation id="767" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="55" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:214 %store_ln322 = store i55 %sample_V_1, i8 %this_b_addr

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="768" st_id="18" stage="6" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="100" op_3_bw="30" op_4_bw="23" op_5_bw="15">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:151 %v_assign = call i32 @sin_or_cos<float>, i32 %select_ln935_2, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="769" st_id="19" stage="5" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="100" op_3_bw="30" op_4_bw="23" op_5_bw="15">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:151 %v_assign = call i32 @sin_or_cos<float>, i32 %select_ln935_2, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="770" st_id="20" stage="4" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="100" op_3_bw="30" op_4_bw="23" op_5_bw="15">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:151 %v_assign = call i32 @sin_or_cos<float>, i32 %select_ln935_2, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="771" st_id="21" stage="3" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="100" op_3_bw="30" op_4_bw="23" op_5_bw="15">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:151 %v_assign = call i32 @sin_or_cos<float>, i32 %select_ln935_2, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="772" st_id="22" stage="2" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="100" op_3_bw="30" op_4_bw="23" op_5_bw="15">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:151 %v_assign = call i32 @sin_or_cos<float>, i32 %select_ln935_2, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="773" st_id="23" stage="1" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="100" op_3_bw="30" op_4_bw="23" op_5_bw="15">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:151 %v_assign = call i32 @sin_or_cos<float>, i32 %select_ln935_2, i100 %ref_4oPi_table_100_V, i30 %second_order_float_sin_cos_K0_V, i23 %second_order_float_sin_cos_K1_V, i15 %second_order_float_sin_cos_K2_V

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="774" st_id="24" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:152 %d_1 = fpext i32 %v_assign

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="775" st_id="25" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:152 %d_1 = fpext i32 %v_assign

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:153 %ireg_2 = bitcast i64 %d_1

]]></Node>
<StgValue><ssdm name="ireg_2"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="63" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:154 %trunc_ln555_2 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln555_2"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:155 %p_Result_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_145"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:156 %exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_2"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:157 %zext_ln455_2 = zext i11 %exp_tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln455_2"/></StgValue>
</operation>

<operation id="781" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="52" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:158 %trunc_ln565_2 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln565_2"/></StgValue>
</operation>

<operation id="782" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:159 %p_Result_146 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_2

]]></Node>
<StgValue><ssdm name="p_Result_146"/></StgValue>
</operation>

<operation id="783" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="54" op_0_bw="53">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:160 %zext_ln569_2 = zext i53 %p_Result_146

]]></Node>
<StgValue><ssdm name="zext_ln569_2"/></StgValue>
</operation>

<operation id="784" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:161 %man_V_12 = sub i54 0, i54 %zext_ln569_2

]]></Node>
<StgValue><ssdm name="man_V_12"/></StgValue>
</operation>

<operation id="785" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:162 %man_V_13 = select i1 %p_Result_145, i54 %man_V_12, i54 %zext_ln569_2

]]></Node>
<StgValue><ssdm name="man_V_13"/></StgValue>
</operation>

<operation id="786" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:163 %icmp_ln571_2 = icmp_eq  i63 %trunc_ln555_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="787" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:164 %F2_2 = sub i12 1075, i12 %zext_ln455_2

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="788" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="11" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:165 %trunc_ln575_2 = trunc i12 %F2_2

]]></Node>
<StgValue><ssdm name="trunc_ln575_2"/></StgValue>
</operation>

<operation id="789" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:166 %icmp_ln581_3 = icmp_sgt  i12 %F2_2, i12 43

]]></Node>
<StgValue><ssdm name="icmp_ln581_3"/></StgValue>
</operation>

<operation id="790" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:167 %add_ln581_4 = add i12 %F2_2, i12 4053

]]></Node>
<StgValue><ssdm name="add_ln581_4"/></StgValue>
</operation>

<operation id="791" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:168 %sub_ln581_2 = sub i12 43, i12 %F2_2

]]></Node>
<StgValue><ssdm name="sub_ln581_2"/></StgValue>
</operation>

<operation id="792" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:169 %sh_amt_2 = select i1 %icmp_ln581_3, i12 %add_ln581_4, i12 %sub_ln581_2

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="793" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:170 %icmp_ln582_2 = icmp_eq  i12 %F2_2, i12 43

]]></Node>
<StgValue><ssdm name="icmp_ln582_2"/></StgValue>
</operation>

<operation id="794" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:171 %sext_ln583_2 = sext i54 %man_V_13

]]></Node>
<StgValue><ssdm name="sext_ln583_2"/></StgValue>
</operation>

<operation id="795" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:173 %icmp_ln585_2 = icmp_ult  i12 %sh_amt_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_2"/></StgValue>
</operation>

<operation id="796" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:174 %tmp_107 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sh_amt_2, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="797" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:175 %icmp_ln603_2 = icmp_eq  i6 %tmp_107, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_2"/></StgValue>
</operation>

<operation id="798" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="6" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:176 %trunc_ln586_2 = trunc i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="trunc_ln586_2"/></StgValue>
</operation>

<operation id="799" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:182 %zext_ln604_2 = zext i6 %trunc_ln586_2

]]></Node>
<StgValue><ssdm name="zext_ln604_2"/></StgValue>
</operation>

<operation id="800" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:183 %shl_ln604_1 = shl i64 %sext_ln583_2, i64 %zext_ln604_2

]]></Node>
<StgValue><ssdm name="shl_ln604_1"/></StgValue>
</operation>

<operation id="801" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:186 %icmp_ln591_3 = icmp_sgt  i12 %add_ln581_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln591_3"/></StgValue>
</operation>

<operation id="802" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:193 %xor_ln571_2 = xor i1 %icmp_ln571_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="803" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:194 %and_ln582_2 = and i1 %icmp_ln582_2, i1 %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln582_2"/></StgValue>
</operation>

<operation id="804" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:195 %or_ln582_2 = or i1 %icmp_ln571_2, i1 %icmp_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln582_2"/></StgValue>
</operation>

<operation id="805" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:196 %xor_ln582_2 = xor i1 %or_ln582_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_2"/></StgValue>
</operation>

<operation id="806" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:197 %and_ln581_2 = and i1 %icmp_ln581_3, i1 %xor_ln582_2

]]></Node>
<StgValue><ssdm name="and_ln581_2"/></StgValue>
</operation>

<operation id="807" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:198 %or_ln581_2 = or i1 %or_ln582_2, i1 %icmp_ln581_3

]]></Node>
<StgValue><ssdm name="or_ln581_2"/></StgValue>
</operation>

<operation id="808" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:199 %xor_ln581_2 = xor i1 %or_ln581_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_2"/></StgValue>
</operation>

<operation id="809" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:200 %and_ln603_2 = and i1 %icmp_ln603_2, i1 %xor_ln581_2

]]></Node>
<StgValue><ssdm name="and_ln603_2"/></StgValue>
</operation>

<operation id="810" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:201 %select_ln571_11 = select i1 %icmp_ln571_2, i64 0, i64 %shl_ln604_1

]]></Node>
<StgValue><ssdm name="select_ln571_11"/></StgValue>
</operation>

<operation id="811" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:202 %or_ln571_8 = or i1 %icmp_ln571_2, i1 %and_ln603_2

]]></Node>
<StgValue><ssdm name="or_ln571_8"/></StgValue>
</operation>

<operation id="812" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:205 %or_ln571_9 = or i1 %and_ln581_2, i1 %and_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln571_9"/></StgValue>
</operation>

<operation id="813" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:207 %or_ln571_10 = or i1 %or_ln571_8, i1 %or_ln571_9

]]></Node>
<StgValue><ssdm name="or_ln571_10"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">
</state>

<state id="27" st_id="27">
</state>

<state id="28" st_id="28">

<operation id="814" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:0 %specloopname_ln307 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln307"/></StgValue>
</operation>

<operation id="815" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="and_ln581_2" val="0"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="55" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:172 %sext_ln585_1 = sext i54 %man_V_13

]]></Node>
<StgValue><ssdm name="sext_ln585_1"/></StgValue>
</operation>

<operation id="816" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln585_2" val="1"/>
<literal name="and_ln581_2" val="1"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="54" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:177 %zext_ln586_4 = zext i6 %trunc_ln586_2

]]></Node>
<StgValue><ssdm name="zext_ln586_4"/></StgValue>
</operation>

<operation id="817" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln585_2" val="1"/>
<literal name="and_ln581_2" val="1"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:178 %ashr_ln586_2 = ashr i54 %man_V_13, i54 %zext_ln586_4

]]></Node>
<StgValue><ssdm name="ashr_ln586_2"/></StgValue>
</operation>

<operation id="818" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln585_2" val="0"/>
<literal name="and_ln581_2" val="1"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:179 %bitcast_ln702_2 = bitcast i32 %v_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln702_2"/></StgValue>
</operation>

<operation id="819" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln585_2" val="0"/>
<literal name="and_ln581_2" val="1"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:180 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="820" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="icmp_ln585_2" val="0"/>
<literal name="and_ln581_2" val="1"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:181 %trunc_ln588_2_cast = select i1 %tmp_108, i54 18014398509481983, i54 0

]]></Node>
<StgValue><ssdm name="trunc_ln588_2_cast"/></StgValue>
</operation>

<operation id="821" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="and_ln581_2" val="1"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:184 %select_ln585_1 = select i1 %icmp_ln585_2, i54 %ashr_ln586_2, i54 %trunc_ln588_2_cast

]]></Node>
<StgValue><ssdm name="select_ln585_1"/></StgValue>
</operation>

<operation id="822" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="and_ln581_2" val="1"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="55" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:185 %sext_ln591_1 = sext i54 %select_ln585_1

]]></Node>
<StgValue><ssdm name="sext_ln591_1"/></StgValue>
</operation>

<operation id="823" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="and_ln581_2" val="1"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
<literal name="icmp_ln591_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:187 %add_ln591_3 = add i11 %trunc_ln575_2, i11 2004

]]></Node>
<StgValue><ssdm name="add_ln591_3"/></StgValue>
</operation>

<operation id="824" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="and_ln581_2" val="1"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
<literal name="icmp_ln591_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:188 %zext_ln591_3 = zext i11 %add_ln591_3

]]></Node>
<StgValue><ssdm name="zext_ln591_3"/></StgValue>
</operation>

<operation id="825" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="and_ln581_2" val="1"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
<literal name="icmp_ln591_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:189 %p_Result_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_13, i32 %zext_ln591_3

]]></Node>
<StgValue><ssdm name="p_Result_138"/></StgValue>
</operation>

<operation id="826" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="and_ln581_2" val="1"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:190 %qb_2 = select i1 %icmp_ln591_3, i1 %p_Result_145, i1 %p_Result_138

]]></Node>
<StgValue><ssdm name="qb_2"/></StgValue>
</operation>

<operation id="827" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="and_ln581_2" val="1"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="55" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:191 %zext_ln415_15 = zext i1 %qb_2

]]></Node>
<StgValue><ssdm name="zext_ln415_15"/></StgValue>
</operation>

<operation id="828" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="and_ln581_2" val="1"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:192 %add_ln415_15 = add i55 %sext_ln591_1, i55 %zext_ln415_15

]]></Node>
<StgValue><ssdm name="add_ln415_15"/></StgValue>
</operation>

<operation id="829" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="55" op_0_bw="1" op_1_bw="55" op_2_bw="55">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:203 %select_ln571_12 = select i1 %and_ln581_2, i55 %add_ln415_15, i55 %sext_ln585_1

]]></Node>
<StgValue><ssdm name="select_ln571_12"/></StgValue>
</operation>

<operation id="830" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="or_ln571_8" val="0"/>
<literal name="or_ln571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="55">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:204 %sext_ln571_2 = sext i55 %select_ln571_12

]]></Node>
<StgValue><ssdm name="sext_ln571_2"/></StgValue>
</operation>

<operation id="831" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
<literal name="or_ln571_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:206 %select_ln571_13 = select i1 %or_ln571_8, i64 %select_ln571_11, i64 %sext_ln571_2

]]></Node>
<StgValue><ssdm name="select_ln571_13"/></StgValue>
</operation>

<operation id="832" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:208 %select_ln571_14 = select i1 %or_ln571_10, i64 %select_ln571_13, i64 0

]]></Node>
<StgValue><ssdm name="select_ln571_14"/></StgValue>
</operation>

<operation id="833" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:209 %or_ln320 = or i9 %shl_ln, i9 1

]]></Node>
<StgValue><ssdm name="or_ln320"/></StgValue>
</operation>

<operation id="834" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:210 %zext_ln320 = zext i9 %or_ln320

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="835" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:211 %this_A_addr_1 = getelementptr i64 %this_A, i64 0, i64 %zext_ln320

]]></Node>
<StgValue><ssdm name="this_A_addr_1"/></StgValue>
</operation>

<operation id="836" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:212 %store_ln320 = store i64 %select_ln571_14, i9 %this_A_addr_1

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="837" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.split_ifconv:215 %br_ln0 = br void %_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2ILi12ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="838" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="839" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="55" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64">
<![CDATA[
_ifconv:0 %call_ln328 = call void @computeLeastSquaresSolution<160, 3>.1, i64 %this_A, i55 %this_b, i64 %x_V, i64 %sigma_V, i64 %matU_V, i64 %A_i_V_0, i64 %A_i_V_1, i64 %A_j_V_0, i64 %A_j_V_1, i64 %matA_V_0, i64 %matA_V_1, i64 %V_i_V_0, i64 %V_i_V_1, i64 %V_j_V_0, i64 %V_j_V_1, i64 %matV_V_0, i64 %matV_V_1, i64 %U_V, i64 %S_V, i64 %V_V, i64 %UT_V, i64 %A_pinv_V

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="840" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="1" op_1_bw="0">
<![CDATA[
_ifconv:1 %p_Val2_77 = load i1 %x_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_77"/></StgValue>
</operation>

<operation id="841" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="1" op_1_bw="0">
<![CDATA[
_ifconv:52 %p_Val2_s = load i1 %x_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="842" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="1" op_1_bw="0">
<![CDATA[
_ifconv:1 %p_Val2_77 = load i1 %x_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_77"/></StgValue>
</operation>

<operation id="843" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:2 %icmp_ln935 = icmp_eq  i64 %p_Val2_77, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="844" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:3 %p_Result_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_77, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_147"/></StgValue>
</operation>

<operation id="845" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:4 %tmp_V = sub i64 0, i64 %p_Val2_77

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="846" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5 %tmp_V_24 = select i1 %p_Result_147, i64 %tmp_V, i64 %p_Val2_77

]]></Node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>

<operation id="847" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6 %p_Result_148 = partselect i64 @_ssdm_op_PartSelect.i64.i64.i32.i32, i64 %tmp_V_24, i32 63, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_148"/></StgValue>
</operation>

<operation id="848" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:7 %tmp = cttz i64 @llvm.cttz.i64, i64 %p_Result_148, i1 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="849" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:8 %l = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="850" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9 %sub_ln944 = sub i32 64, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="851" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10 %lsb_index = add i32 %sub_ln944, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="852" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:11 %tmp_91 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="853" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:12 %icmp_ln946 = icmp_sgt  i31 %tmp_91, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946"/></StgValue>
</operation>

<operation id="854" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="7" op_0_bw="32">
<![CDATA[
_ifconv:13 %trunc_ln947 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="855" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:14 %sub_ln947 = sub i7 89, i7 %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="856" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:15 %zext_ln947 = zext i7 %sub_ln947

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="857" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16 %lshr_ln947 = lshr i64 18446744073709551615, i64 %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="858" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:17 %zext_ln949 = zext i32 %lsb_index

]]></Node>
<StgValue><ssdm name="zext_ln949"/></StgValue>
</operation>

<operation id="859" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:18 %shl_ln949 = shl i64 1, i64 %zext_ln949

]]></Node>
<StgValue><ssdm name="shl_ln949"/></StgValue>
</operation>

<operation id="860" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:19 %or_ln949_3 = or i64 %lshr_ln947, i64 %shl_ln949

]]></Node>
<StgValue><ssdm name="or_ln949_3"/></StgValue>
</operation>

<operation id="861" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:20 %and_ln949 = and i64 %tmp_V_24, i64 %or_ln949_3

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="862" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:21 %icmp_ln949 = icmp_ne  i64 %and_ln949, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="863" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:22 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="864" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23 %xor_ln949 = xor i1 %tmp_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="865" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:24 %p_Result_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_V_24, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_149"/></StgValue>
</operation>

<operation id="866" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25 %icmp_ln954 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954"/></StgValue>
</operation>

<operation id="867" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26 %and_ln949_2 = and i1 %p_Result_149, i1 %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_2"/></StgValue>
</operation>

<operation id="868" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:30 %select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_149

]]></Node>
<StgValue><ssdm name="select_ln946"/></StgValue>
</operation>

<operation id="869" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:34 %select_ln954 = select i1 %icmp_ln954, i1 %select_ln946, i1 %and_ln949_2

]]></Node>
<StgValue><ssdm name="select_ln954"/></StgValue>
</operation>

<operation id="870" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:42 %trunc_ln943 = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>

<operation id="871" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="1" op_1_bw="0">
<![CDATA[
_ifconv:52 %p_Val2_s = load i1 %x_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="872" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:53 %icmp_ln935_1 = icmp_eq  i64 %p_Val2_s, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_1"/></StgValue>
</operation>

<operation id="873" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:54 %p_Result_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_151"/></StgValue>
</operation>

<operation id="874" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:55 %tmp_V_18 = sub i64 0, i64 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="875" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:56 %tmp_V_25 = select i1 %p_Result_151, i64 %tmp_V_18, i64 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V_25"/></StgValue>
</operation>

<operation id="876" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:57 %p_Result_152 = partselect i64 @_ssdm_op_PartSelect.i64.i64.i32.i32, i64 %tmp_V_25, i32 63, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_152"/></StgValue>
</operation>

<operation id="877" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:58 %tmp_s = cttz i64 @llvm.cttz.i64, i64 %p_Result_152, i1 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="878" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:59 %l_4 = trunc i64 %tmp_s

]]></Node>
<StgValue><ssdm name="l_4"/></StgValue>
</operation>

<operation id="879" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60 %sub_ln944_1 = sub i32 64, i32 %l_4

]]></Node>
<StgValue><ssdm name="sub_ln944_1"/></StgValue>
</operation>

<operation id="880" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61 %lsb_index_4 = add i32 %sub_ln944_1, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_4"/></StgValue>
</operation>

<operation id="881" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:62 %tmp_95 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_4, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="882" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:63 %icmp_ln946_1 = icmp_sgt  i31 %tmp_95, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_1"/></StgValue>
</operation>

<operation id="883" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="7" op_0_bw="32">
<![CDATA[
_ifconv:64 %trunc_ln947_1 = trunc i32 %sub_ln944_1

]]></Node>
<StgValue><ssdm name="trunc_ln947_1"/></StgValue>
</operation>

<operation id="884" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:65 %sub_ln947_1 = sub i7 89, i7 %trunc_ln947_1

]]></Node>
<StgValue><ssdm name="sub_ln947_1"/></StgValue>
</operation>

<operation id="885" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:66 %zext_ln947_1 = zext i7 %sub_ln947_1

]]></Node>
<StgValue><ssdm name="zext_ln947_1"/></StgValue>
</operation>

<operation id="886" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:67 %lshr_ln947_1 = lshr i64 18446744073709551615, i64 %zext_ln947_1

]]></Node>
<StgValue><ssdm name="lshr_ln947_1"/></StgValue>
</operation>

<operation id="887" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:68 %zext_ln949_1 = zext i32 %lsb_index_4

]]></Node>
<StgValue><ssdm name="zext_ln949_1"/></StgValue>
</operation>

<operation id="888" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:69 %shl_ln949_1 = shl i64 1, i64 %zext_ln949_1

]]></Node>
<StgValue><ssdm name="shl_ln949_1"/></StgValue>
</operation>

<operation id="889" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:70 %or_ln949 = or i64 %lshr_ln947_1, i64 %shl_ln949_1

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="890" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:71 %and_ln949_3 = and i64 %tmp_V_25, i64 %or_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_3"/></StgValue>
</operation>

<operation id="891" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:72 %icmp_ln949_1 = icmp_ne  i64 %and_ln949_3, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_1"/></StgValue>
</operation>

<operation id="892" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:73 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="893" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:74 %xor_ln949_1 = xor i1 %tmp_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_1"/></StgValue>
</operation>

<operation id="894" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:75 %p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_V_25, i32 %lsb_index_4

]]></Node>
<StgValue><ssdm name="p_Result_153"/></StgValue>
</operation>

<operation id="895" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:76 %icmp_ln954_1 = icmp_sgt  i32 %lsb_index_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954_1"/></StgValue>
</operation>

<operation id="896" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:77 %and_ln949_4 = and i1 %p_Result_153, i1 %xor_ln949_1

]]></Node>
<StgValue><ssdm name="and_ln949_4"/></StgValue>
</operation>

<operation id="897" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:81 %select_ln946_1 = select i1 %icmp_ln946_1, i1 %icmp_ln949_1, i1 %p_Result_153

]]></Node>
<StgValue><ssdm name="select_ln946_1"/></StgValue>
</operation>

<operation id="898" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:85 %select_ln954_3 = select i1 %icmp_ln954_1, i1 %select_ln946_1, i1 %and_ln949_4

]]></Node>
<StgValue><ssdm name="select_ln954_3"/></StgValue>
</operation>

<operation id="899" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:93 %trunc_ln943_1 = trunc i64 %tmp_s

]]></Node>
<StgValue><ssdm name="trunc_ln943_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="900" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27 %sub_ln955 = sub i32 25, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln955"/></StgValue>
</operation>

<operation id="901" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:28 %zext_ln955 = zext i32 %sub_ln955

]]></Node>
<StgValue><ssdm name="zext_ln955"/></StgValue>
</operation>

<operation id="902" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:29 %shl_ln955 = shl i64 %tmp_V_24, i64 %zext_ln955

]]></Node>
<StgValue><ssdm name="shl_ln955"/></StgValue>
</operation>

<operation id="903" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31 %add_ln954 = add i32 %sub_ln944, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954"/></StgValue>
</operation>

<operation id="904" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:32 %zext_ln954 = zext i32 %add_ln954

]]></Node>
<StgValue><ssdm name="zext_ln954"/></StgValue>
</operation>

<operation id="905" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33 %lshr_ln954 = lshr i64 %tmp_V_24, i64 %zext_ln954

]]></Node>
<StgValue><ssdm name="lshr_ln954"/></StgValue>
</operation>

<operation id="906" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:35 %m = select i1 %icmp_ln954, i64 %lshr_ln954, i64 %shl_ln955

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="907" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:36 %zext_ln961 = zext i1 %select_ln954

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="908" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:37 %m_26 = add i64 %m, i64 %zext_ln961

]]></Node>
<StgValue><ssdm name="m_26"/></StgValue>
</operation>

<operation id="909" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:38 %m_36 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_26, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_36"/></StgValue>
</operation>

<operation id="910" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:39 %zext_ln962 = zext i63 %m_36

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="911" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:40 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_26, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="912" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:41 %select_ln943 = select i1 %p_Result_s, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943"/></StgValue>
</operation>

<operation id="913" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:43 %sub_ln964 = sub i8 21, i8 %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="914" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:44 %add_ln964 = add i8 %sub_ln964, i8 %select_ln943

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="915" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:45 %tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_147, i8 %add_ln964

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="916" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:46 %p_Result_150 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_4, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_150"/></StgValue>
</operation>

<operation id="917" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:47 %LD = trunc i64 %p_Result_150

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="918" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:48 %bitcast_ln744 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln744"/></StgValue>
</operation>

<operation id="919" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:49 %select_ln935 = select i1 %icmp_ln935, i32 0, i32 %bitcast_ln744

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>

<operation id="920" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:50 %this_offsets_addr = getelementptr i32 %this_offsets_s, i64 0, i64 %zext_ln298

]]></Node>
<StgValue><ssdm name="this_offsets_addr"/></StgValue>
</operation>

<operation id="921" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ifconv:51 %store_ln330 = store i32 %select_ln935, i4 %this_offsets_addr

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="922" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_1" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78 %sub_ln955_1 = sub i32 25, i32 %sub_ln944_1

]]></Node>
<StgValue><ssdm name="sub_ln955_1"/></StgValue>
</operation>

<operation id="923" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_1" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:79 %zext_ln955_1 = zext i32 %sub_ln955_1

]]></Node>
<StgValue><ssdm name="zext_ln955_1"/></StgValue>
</operation>

<operation id="924" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_1" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:80 %shl_ln955_1 = shl i64 %tmp_V_25, i64 %zext_ln955_1

]]></Node>
<StgValue><ssdm name="shl_ln955_1"/></StgValue>
</operation>

<operation id="925" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_1" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:82 %add_ln954_1 = add i32 %sub_ln944_1, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954_1"/></StgValue>
</operation>

<operation id="926" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_1" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:83 %zext_ln954_1 = zext i32 %add_ln954_1

]]></Node>
<StgValue><ssdm name="zext_ln954_1"/></StgValue>
</operation>

<operation id="927" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954_1" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:84 %lshr_ln954_1 = lshr i64 %tmp_V_25, i64 %zext_ln954_1

]]></Node>
<StgValue><ssdm name="lshr_ln954_1"/></StgValue>
</operation>

<operation id="928" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:86 %m_29 = select i1 %icmp_ln954_1, i64 %lshr_ln954_1, i64 %shl_ln955_1

]]></Node>
<StgValue><ssdm name="m_29"/></StgValue>
</operation>

<operation id="929" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:87 %zext_ln961_1 = zext i1 %select_ln954_3

]]></Node>
<StgValue><ssdm name="zext_ln961_1"/></StgValue>
</operation>

<operation id="930" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88 %m_30 = add i64 %m_29, i64 %zext_ln961_1

]]></Node>
<StgValue><ssdm name="m_30"/></StgValue>
</operation>

<operation id="931" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:89 %m_37 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_30, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_37"/></StgValue>
</operation>

<operation id="932" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:90 %zext_ln962_1 = zext i63 %m_37

]]></Node>
<StgValue><ssdm name="zext_ln962_1"/></StgValue>
</operation>

<operation id="933" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:91 %p_Result_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_30, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_123"/></StgValue>
</operation>

<operation id="934" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:92 %select_ln943_1 = select i1 %p_Result_123, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_1"/></StgValue>
</operation>

<operation id="935" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:94 %sub_ln964_1 = sub i8 21, i8 %trunc_ln943_1

]]></Node>
<StgValue><ssdm name="sub_ln964_1"/></StgValue>
</operation>

<operation id="936" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:95 %add_ln964_1 = add i8 %sub_ln964_1, i8 %select_ln943_1

]]></Node>
<StgValue><ssdm name="add_ln964_1"/></StgValue>
</operation>

<operation id="937" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:96 %tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_151, i8 %add_ln964_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="938" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:97 %p_Result_154 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_1, i9 %tmp_5, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_154"/></StgValue>
</operation>

<operation id="939" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:98 %LD_7 = trunc i64 %p_Result_154

]]></Node>
<StgValue><ssdm name="LD_7"/></StgValue>
</operation>

<operation id="940" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:99 %bitcast_ln744_1 = bitcast i32 %LD_7

]]></Node>
<StgValue><ssdm name="bitcast_ln744_1"/></StgValue>
</operation>

<operation id="941" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:100 %select_ln935_1 = select i1 %icmp_ln935_1, i32 0, i32 %bitcast_ln744_1

]]></Node>
<StgValue><ssdm name="select_ln935_1"/></StgValue>
</operation>

<operation id="942" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:101 %this_amplitudes_addr = getelementptr i32 %this_amplitudes_s, i64 0, i64 %zext_ln298

]]></Node>
<StgValue><ssdm name="this_amplitudes_addr"/></StgValue>
</operation>

<operation id="943" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ifconv:102 %store_ln331 = store i32 %select_ln935_1, i4 %this_amplitudes_addr

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="944" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:103 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
