Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Aug 24 18:19:38 2023
| Host         : jvaldivieso running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file steel_spx_control_sets_placed.rpt
| Design       : steel_spx
| Device       : xc7s50
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    81 |
|    Minimum number of control sets                        |    81 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    81 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    72 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             333 |          147 |
| Yes          | No                    | No                     |            2024 |         1218 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             239 |           97 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                      Enable Signal                                     |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG |                                                                                        |                                                                |                1 |              1 |         1.00 |
|  clk50mhz_BUFG   | uart_instance/tx_register_0                                                            | reset_IBUF                                                     |                1 |              1 |         1.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mcause[31]_i_1_n_0                         | reset_IBUF                                                     |                3 |              5 |         1.67 |
|  clk50mhz_BUFG   |                                                                                        | uart_instance/uart_rdata[7]_i_1_n_0                            |                4 |              8 |         2.00 |
|  clk50mhz_BUFG   | uart_instance/p_0_in                                                                   | uart_instance/rx_register[7]_i_1_n_0                           |                1 |              8 |         8.00 |
|  clk50mhz_BUFG   | uart_instance/rx_data_1                                                                | reset_IBUF                                                     |                2 |              8 |         4.00 |
|  clk50mhz_BUFG   | uart_instance/tx_register_0                                                            |                                                                |                3 |              8 |         2.67 |
|  clk50mhz_BUFG   |                                                                                        | uart_instance/tx_register_0                                    |                4 |             13 |         3.25 |
|  clk50mhz_BUFG   |                                                                                        | uart_instance/rx_cycle_counter[0]_i_1_n_0                      |                4 |             14 |         3.50 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mcause[31]_i_1_n_0                         | riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0 |               15 |             27 |         1.80 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mepc[31]_i_1_n_0                           | reset_IBUF                                                     |               11 |             31 |         2.82 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mtvec1                                     | reset_IBUF                                                     |               11 |             31 |         2.82 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_9[0]  |                                                                |               18 |             32 |         1.78 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mtval[31]_i_1_n_0                          | reset_IBUF                                                     |               18 |             32 |         1.78 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/E[0]                                       |                                                                |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_7[0]  |                                                                |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_0[0]  |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_7[0]  |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[0]_3[0]  |                                                                |               18 |             32 |         1.78 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[0]_0[0]  |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_1[0]  |                                                                |               21 |             32 |         1.52 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_1[0]  |                                                                |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[0]_1[0]  |                                                                |               32 |             32 |         1.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2][0]    |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_2[0]  |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_5[0]  |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_9[0]  |                                                                |               21 |             32 |         1.52 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[4]_0[0]  |                                                                |               13 |             32 |         2.46 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[4]_1[0]  |                                                                |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[4]_2[0]  |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_4[0]  |                                                                |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1][0]    |                                                                |               18 |             32 |         1.78 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_10[0] |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_10[0] |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_4[0]  |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_5[0]  |                                                                |               18 |             32 |         1.78 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[0][0]    |                                                                |               21 |             32 |         1.52 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_6[0]  |                                                                |               23 |             32 |         1.39 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_8[0]  |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[4][0]    |                                                                |               16 |             32 |         2.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_3[0]  |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_2[0]  |                                                                |               17 |             32 |         1.88 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_11[0] |                                                                |               18 |             32 |         1.78 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_0[0]  |                                                                |               17 |             32 |         1.88 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_11[0] |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_12[0] |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_3[0]  |                                                                |               16 |             32 |         2.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[0]_2[0]  |                                                                |               16 |             32 |         2.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_1[0]  |                                                                |               17 |             32 |         1.88 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_6[0]  |                                                                |               24 |             32 |         1.33 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_13[0] |                                                                |               11 |             32 |         2.91 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_8[0]  |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3][0]    |                                                                |               17 |             32 |         1.88 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[4]_3[0]  |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[4]_4[0]  |                                                                |               32 |             32 |         1.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_4[0]  |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_5[0]  |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_2[0]  |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_0[0]  |                                                                |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_14[0] |                                                                |               25 |             32 |         1.28 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/integer_file_write_enable_stage3_reg_0[0]  |                                                                |               15 |             32 |         2.13 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/integer_file_write_enable_stage3_reg_1[0]  |                                                                |               12 |             32 |         2.67 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/integer_file_write_enable_stage3_reg_2[0]  |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_8[0]  |                                                                |               10 |             32 |         3.20 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_7[0]  |                                                                |               10 |             32 |         3.20 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_6[0]  |                                                                |               21 |             32 |         1.52 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_3[0]  |                                                                |               13 |             32 |         2.46 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/register_file_instance/genblk2[31].Q_fp[31][31]_i_1_n_0      |                                                                |               21 |             32 |         1.52 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/register_file_instance/genblk2[7].Q_fp[7][31]_i_1_n_0        |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/integer_file_write_enable_stage3_reg[0]    |                                                                |               15 |             32 |         2.13 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/register_file_instance/genblk2[0].Q_fp[0][31]_i_1_n_0        |                                                                |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/register_file_instance/genblk2[13].Q_fp[13][31]_i_1_n_0      |                                                                |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/register_file_instance/genblk2[15].Q_fp[15][31]_i_1_n_0      |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/register_file_instance/genblk2[1].Q_fp[1][31]_i_1_n_0        |                                                                |               21 |             32 |         1.52 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/register_file_instance/genblk2[2].Q_fp[2][31]_i_1_n_0        |                                                                |               15 |             32 |         2.13 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mscratch0                                  | reset_IBUF                                                     |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/minstret[31]_i_1_n_0                       | reset_IBUF                                                     |                8 |             32 |         4.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/minstret[63]_i_1_n_0                       | reset_IBUF                                                     |                8 |             32 |         4.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/register_file_instance/genblk2[3].Q_fp[3][31]_i_1_n_0        |                                                                |               23 |             32 |         1.39 |
|  clk50mhz_BUFG   |                                                                                        |                                                                |               18 |             55 |         3.06 |
|  clk50mhz_BUFG   |                                                                                        | reset_IBUF                                                     |              135 |            298 |         2.21 |
+------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


