Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct  5 19:00:54 2018
| Host         : Aspire running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_bd_wrapper_timing_summary_routed.rpt -pb pong_bd_wrapper_timing_summary_routed.pb -rpx pong_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_bd_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.843        0.000                      0                 2758        0.026        0.000                      0                 2758       11.520        0.000                       0                  1270  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          6.843        0.000                      0                 2471        0.026        0.000                      0                 2471       11.520        0.000                       0                  1270  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              18.136        0.000                      0                  287        0.774        0.000                      0                  287  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.630ns  (logic 3.949ns (22.399%)  route 13.681ns (77.601%))
  Logic Levels:           19  (CARRY4=8 LUT1=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 27.746 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.673     2.981    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X29Y41         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     3.437 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/Q
                         net (fo=50, routed)          2.511     5.948    pong_bd_i/image_source_0/X_BALL[1]
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.124     6.072 r  pong_bd_i/image_source_0/red[4]_i_2688/O
                         net (fo=1, routed)           0.000     6.072    pong_bd_i/image_source_0/red[4]_i_2688_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.604 r  pong_bd_i/image_source_0/red_reg[4]_i_2396/CO[3]
                         net (fo=1, routed)           0.000     6.604    pong_bd_i/image_source_0/red_reg[4]_i_2396_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.718 r  pong_bd_i/image_source_0/red_reg[4]_i_1984/CO[3]
                         net (fo=1, routed)           0.000     6.718    pong_bd_i/image_source_0/red_reg[4]_i_1984_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.031 f  pong_bd_i/image_source_0/red_reg[4]_i_1983/O[3]
                         net (fo=2, routed)           0.808     7.839    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[12]_0[3]
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.306     8.145 r  pong_bd_i/image_source_0/U0/red[4]_i_2349/O
                         net (fo=1, routed)           0.000     8.145    pong_bd_i/image_source_0/U0/red[4]_i_2349_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.677 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1867/CO[3]
                         net (fo=1, routed)           0.000     8.677    pong_bd_i/image_source_0/U0/red_reg[4]_i_1867_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.791 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.791    pong_bd_i/image_source_0/U0/red_reg[4]_i_1339_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.905 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_848/CO[3]
                         net (fo=1, routed)           0.000     8.905    pong_bd_i/image_source_0/U0/red_reg[4]_i_848_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.019 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_379/CO[3]
                         net (fo=1, routed)           0.000     9.019    pong_bd_i/image_source_0/U0/red_reg[4]_i_379_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.133 f  pong_bd_i/image_source_0/U0/red_reg[4]_i_155/CO[3]
                         net (fo=16, routed)          2.058    11.191    pong_bd_i/image_source_0/U0/red_reg[4]_i_155_n_0
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.315 r  pong_bd_i/image_source_0/U0/red[4]_i_170/O
                         net (fo=8, routed)           1.871    13.186    pong_bd_i/image_source_0/U0/red[4]_i_170_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.310 r  pong_bd_i/image_source_0/U0/red[4]_i_2268/O
                         net (fo=1, routed)           0.433    13.742    pong_bd_i/image_source_0/U0/red[4]_i_2268_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.866 r  pong_bd_i/image_source_0/U0/red[4]_i_1731/O
                         net (fo=1, routed)           0.775    14.641    pong_bd_i/image_source_0/U0/red[4]_i_1731_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I3_O)        0.124    14.765 r  pong_bd_i/image_source_0/U0/red[4]_i_1206/O
                         net (fo=1, routed)           0.492    15.257    pong_bd_i/image_source_0/U0/red[4]_i_1206_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I3_O)        0.124    15.381 r  pong_bd_i/image_source_0/U0/red[4]_i_704/O
                         net (fo=1, routed)           0.544    15.925    pong_bd_i/image_source_0/U0/red[4]_i_704_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.049 r  pong_bd_i/image_source_0/U0/red[4]_i_268/O
                         net (fo=1, routed)           0.444    16.493    pong_bd_i/image_source_0/U0/red[4]_i_268_n_0
    SLICE_X18Y59         LUT6 (Prop_lut6_I3_O)        0.124    16.617 r  pong_bd_i/image_source_0/U0/red[4]_i_88/O
                         net (fo=1, routed)           0.781    17.398    pong_bd_i/image_source_0/U0/red[4]_i_88_n_0
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.522 r  pong_bd_i/image_source_0/U0/red[4]_i_16/O
                         net (fo=1, routed)           0.431    17.953    pong_bd_i/image_source_0/U0/red[4]_i_16_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I1_O)        0.124    18.077 r  pong_bd_i/image_source_0/U0/red[4]_i_3/O
                         net (fo=16, routed)          2.534    20.611    pong_bd_i/image_source_0/U0/red[4]_i_3_n_0
    SLICE_X42Y78         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.554    27.746    pong_bd_i/image_source_0/U0/clk
    SLICE_X42Y78         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_2/C
                         clock pessimism              0.116    27.862    
                         clock uncertainty           -0.377    27.485    
    SLICE_X42Y78         FDSE (Setup_fdse_C_D)       -0.031    27.454    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         27.454    
                         arrival time                         -20.611    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_13/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.452ns  (logic 3.949ns (22.628%)  route 13.503ns (77.372%))
  Logic Levels:           19  (CARRY4=8 LUT1=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 27.746 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.673     2.981    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X29Y41         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     3.437 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/Q
                         net (fo=50, routed)          2.511     5.948    pong_bd_i/image_source_0/X_BALL[1]
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.124     6.072 r  pong_bd_i/image_source_0/red[4]_i_2688/O
                         net (fo=1, routed)           0.000     6.072    pong_bd_i/image_source_0/red[4]_i_2688_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.604 r  pong_bd_i/image_source_0/red_reg[4]_i_2396/CO[3]
                         net (fo=1, routed)           0.000     6.604    pong_bd_i/image_source_0/red_reg[4]_i_2396_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.718 r  pong_bd_i/image_source_0/red_reg[4]_i_1984/CO[3]
                         net (fo=1, routed)           0.000     6.718    pong_bd_i/image_source_0/red_reg[4]_i_1984_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.031 f  pong_bd_i/image_source_0/red_reg[4]_i_1983/O[3]
                         net (fo=2, routed)           0.808     7.839    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[12]_0[3]
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.306     8.145 r  pong_bd_i/image_source_0/U0/red[4]_i_2349/O
                         net (fo=1, routed)           0.000     8.145    pong_bd_i/image_source_0/U0/red[4]_i_2349_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.677 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1867/CO[3]
                         net (fo=1, routed)           0.000     8.677    pong_bd_i/image_source_0/U0/red_reg[4]_i_1867_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.791 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.791    pong_bd_i/image_source_0/U0/red_reg[4]_i_1339_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.905 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_848/CO[3]
                         net (fo=1, routed)           0.000     8.905    pong_bd_i/image_source_0/U0/red_reg[4]_i_848_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.019 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_379/CO[3]
                         net (fo=1, routed)           0.000     9.019    pong_bd_i/image_source_0/U0/red_reg[4]_i_379_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.133 f  pong_bd_i/image_source_0/U0/red_reg[4]_i_155/CO[3]
                         net (fo=16, routed)          2.058    11.191    pong_bd_i/image_source_0/U0/red_reg[4]_i_155_n_0
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.315 r  pong_bd_i/image_source_0/U0/red[4]_i_170/O
                         net (fo=8, routed)           1.871    13.186    pong_bd_i/image_source_0/U0/red[4]_i_170_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.310 r  pong_bd_i/image_source_0/U0/red[4]_i_2268/O
                         net (fo=1, routed)           0.433    13.742    pong_bd_i/image_source_0/U0/red[4]_i_2268_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.866 r  pong_bd_i/image_source_0/U0/red[4]_i_1731/O
                         net (fo=1, routed)           0.775    14.641    pong_bd_i/image_source_0/U0/red[4]_i_1731_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I3_O)        0.124    14.765 r  pong_bd_i/image_source_0/U0/red[4]_i_1206/O
                         net (fo=1, routed)           0.492    15.257    pong_bd_i/image_source_0/U0/red[4]_i_1206_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I3_O)        0.124    15.381 r  pong_bd_i/image_source_0/U0/red[4]_i_704/O
                         net (fo=1, routed)           0.544    15.925    pong_bd_i/image_source_0/U0/red[4]_i_704_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.049 r  pong_bd_i/image_source_0/U0/red[4]_i_268/O
                         net (fo=1, routed)           0.444    16.493    pong_bd_i/image_source_0/U0/red[4]_i_268_n_0
    SLICE_X18Y59         LUT6 (Prop_lut6_I3_O)        0.124    16.617 r  pong_bd_i/image_source_0/U0/red[4]_i_88/O
                         net (fo=1, routed)           0.781    17.398    pong_bd_i/image_source_0/U0/red[4]_i_88_n_0
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.522 r  pong_bd_i/image_source_0/U0/red[4]_i_16/O
                         net (fo=1, routed)           0.431    17.953    pong_bd_i/image_source_0/U0/red[4]_i_16_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I1_O)        0.124    18.077 r  pong_bd_i/image_source_0/U0/red[4]_i_3/O
                         net (fo=16, routed)          2.356    20.433    pong_bd_i/image_source_0/U0/red[4]_i_3_n_0
    SLICE_X43Y78         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.554    27.746    pong_bd_i/image_source_0/U0/clk
    SLICE_X43Y78         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_13/C
                         clock pessimism              0.116    27.862    
                         clock uncertainty           -0.377    27.485    
    SLICE_X43Y78         FDSE (Setup_fdse_C_D)       -0.081    27.404    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_13
  -------------------------------------------------------------------
                         required time                         27.404    
                         arrival time                         -20.433    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_12/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.441ns  (logic 3.949ns (22.642%)  route 13.492ns (77.358%))
  Logic Levels:           19  (CARRY4=8 LUT1=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 27.746 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.673     2.981    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X29Y41         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     3.437 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/Q
                         net (fo=50, routed)          2.511     5.948    pong_bd_i/image_source_0/X_BALL[1]
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.124     6.072 r  pong_bd_i/image_source_0/red[4]_i_2688/O
                         net (fo=1, routed)           0.000     6.072    pong_bd_i/image_source_0/red[4]_i_2688_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.604 r  pong_bd_i/image_source_0/red_reg[4]_i_2396/CO[3]
                         net (fo=1, routed)           0.000     6.604    pong_bd_i/image_source_0/red_reg[4]_i_2396_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.718 r  pong_bd_i/image_source_0/red_reg[4]_i_1984/CO[3]
                         net (fo=1, routed)           0.000     6.718    pong_bd_i/image_source_0/red_reg[4]_i_1984_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.031 f  pong_bd_i/image_source_0/red_reg[4]_i_1983/O[3]
                         net (fo=2, routed)           0.808     7.839    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[12]_0[3]
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.306     8.145 r  pong_bd_i/image_source_0/U0/red[4]_i_2349/O
                         net (fo=1, routed)           0.000     8.145    pong_bd_i/image_source_0/U0/red[4]_i_2349_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.677 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1867/CO[3]
                         net (fo=1, routed)           0.000     8.677    pong_bd_i/image_source_0/U0/red_reg[4]_i_1867_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.791 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.791    pong_bd_i/image_source_0/U0/red_reg[4]_i_1339_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.905 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_848/CO[3]
                         net (fo=1, routed)           0.000     8.905    pong_bd_i/image_source_0/U0/red_reg[4]_i_848_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.019 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_379/CO[3]
                         net (fo=1, routed)           0.000     9.019    pong_bd_i/image_source_0/U0/red_reg[4]_i_379_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.133 f  pong_bd_i/image_source_0/U0/red_reg[4]_i_155/CO[3]
                         net (fo=16, routed)          2.058    11.191    pong_bd_i/image_source_0/U0/red_reg[4]_i_155_n_0
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.315 r  pong_bd_i/image_source_0/U0/red[4]_i_170/O
                         net (fo=8, routed)           1.871    13.186    pong_bd_i/image_source_0/U0/red[4]_i_170_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.310 r  pong_bd_i/image_source_0/U0/red[4]_i_2268/O
                         net (fo=1, routed)           0.433    13.742    pong_bd_i/image_source_0/U0/red[4]_i_2268_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.866 r  pong_bd_i/image_source_0/U0/red[4]_i_1731/O
                         net (fo=1, routed)           0.775    14.641    pong_bd_i/image_source_0/U0/red[4]_i_1731_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I3_O)        0.124    14.765 r  pong_bd_i/image_source_0/U0/red[4]_i_1206/O
                         net (fo=1, routed)           0.492    15.257    pong_bd_i/image_source_0/U0/red[4]_i_1206_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I3_O)        0.124    15.381 r  pong_bd_i/image_source_0/U0/red[4]_i_704/O
                         net (fo=1, routed)           0.544    15.925    pong_bd_i/image_source_0/U0/red[4]_i_704_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.049 r  pong_bd_i/image_source_0/U0/red[4]_i_268/O
                         net (fo=1, routed)           0.444    16.493    pong_bd_i/image_source_0/U0/red[4]_i_268_n_0
    SLICE_X18Y59         LUT6 (Prop_lut6_I3_O)        0.124    16.617 r  pong_bd_i/image_source_0/U0/red[4]_i_88/O
                         net (fo=1, routed)           0.781    17.398    pong_bd_i/image_source_0/U0/red[4]_i_88_n_0
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.522 r  pong_bd_i/image_source_0/U0/red[4]_i_16/O
                         net (fo=1, routed)           0.431    17.953    pong_bd_i/image_source_0/U0/red[4]_i_16_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I1_O)        0.124    18.077 r  pong_bd_i/image_source_0/U0/red[4]_i_3/O
                         net (fo=16, routed)          2.345    20.422    pong_bd_i/image_source_0/U0/red[4]_i_3_n_0
    SLICE_X43Y78         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.554    27.746    pong_bd_i/image_source_0/U0/clk
    SLICE_X43Y78         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_12/C
                         clock pessimism              0.116    27.862    
                         clock uncertainty           -0.377    27.485    
    SLICE_X43Y78         FDSE (Setup_fdse_C_D)       -0.067    27.418    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_12
  -------------------------------------------------------------------
                         required time                         27.418    
                         arrival time                         -20.422    
  -------------------------------------------------------------------
                         slack                                  6.996    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_3/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.452ns  (logic 3.949ns (22.628%)  route 13.503ns (77.372%))
  Logic Levels:           19  (CARRY4=8 LUT1=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 27.746 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.673     2.981    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X29Y41         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     3.437 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/Q
                         net (fo=50, routed)          2.511     5.948    pong_bd_i/image_source_0/X_BALL[1]
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.124     6.072 r  pong_bd_i/image_source_0/red[4]_i_2688/O
                         net (fo=1, routed)           0.000     6.072    pong_bd_i/image_source_0/red[4]_i_2688_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.604 r  pong_bd_i/image_source_0/red_reg[4]_i_2396/CO[3]
                         net (fo=1, routed)           0.000     6.604    pong_bd_i/image_source_0/red_reg[4]_i_2396_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.718 r  pong_bd_i/image_source_0/red_reg[4]_i_1984/CO[3]
                         net (fo=1, routed)           0.000     6.718    pong_bd_i/image_source_0/red_reg[4]_i_1984_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.031 f  pong_bd_i/image_source_0/red_reg[4]_i_1983/O[3]
                         net (fo=2, routed)           0.808     7.839    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[12]_0[3]
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.306     8.145 r  pong_bd_i/image_source_0/U0/red[4]_i_2349/O
                         net (fo=1, routed)           0.000     8.145    pong_bd_i/image_source_0/U0/red[4]_i_2349_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.677 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1867/CO[3]
                         net (fo=1, routed)           0.000     8.677    pong_bd_i/image_source_0/U0/red_reg[4]_i_1867_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.791 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.791    pong_bd_i/image_source_0/U0/red_reg[4]_i_1339_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.905 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_848/CO[3]
                         net (fo=1, routed)           0.000     8.905    pong_bd_i/image_source_0/U0/red_reg[4]_i_848_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.019 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_379/CO[3]
                         net (fo=1, routed)           0.000     9.019    pong_bd_i/image_source_0/U0/red_reg[4]_i_379_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.133 f  pong_bd_i/image_source_0/U0/red_reg[4]_i_155/CO[3]
                         net (fo=16, routed)          2.058    11.191    pong_bd_i/image_source_0/U0/red_reg[4]_i_155_n_0
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.315 r  pong_bd_i/image_source_0/U0/red[4]_i_170/O
                         net (fo=8, routed)           1.871    13.186    pong_bd_i/image_source_0/U0/red[4]_i_170_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.310 r  pong_bd_i/image_source_0/U0/red[4]_i_2268/O
                         net (fo=1, routed)           0.433    13.742    pong_bd_i/image_source_0/U0/red[4]_i_2268_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.866 r  pong_bd_i/image_source_0/U0/red[4]_i_1731/O
                         net (fo=1, routed)           0.775    14.641    pong_bd_i/image_source_0/U0/red[4]_i_1731_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I3_O)        0.124    14.765 r  pong_bd_i/image_source_0/U0/red[4]_i_1206/O
                         net (fo=1, routed)           0.492    15.257    pong_bd_i/image_source_0/U0/red[4]_i_1206_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I3_O)        0.124    15.381 r  pong_bd_i/image_source_0/U0/red[4]_i_704/O
                         net (fo=1, routed)           0.544    15.925    pong_bd_i/image_source_0/U0/red[4]_i_704_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.049 r  pong_bd_i/image_source_0/U0/red[4]_i_268/O
                         net (fo=1, routed)           0.444    16.493    pong_bd_i/image_source_0/U0/red[4]_i_268_n_0
    SLICE_X18Y59         LUT6 (Prop_lut6_I3_O)        0.124    16.617 r  pong_bd_i/image_source_0/U0/red[4]_i_88/O
                         net (fo=1, routed)           0.781    17.398    pong_bd_i/image_source_0/U0/red[4]_i_88_n_0
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.522 r  pong_bd_i/image_source_0/U0/red[4]_i_16/O
                         net (fo=1, routed)           0.431    17.953    pong_bd_i/image_source_0/U0/red[4]_i_16_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I1_O)        0.124    18.077 r  pong_bd_i/image_source_0/U0/red[4]_i_3/O
                         net (fo=16, routed)          2.356    20.433    pong_bd_i/image_source_0/U0/red[4]_i_3_n_0
    SLICE_X42Y78         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.554    27.746    pong_bd_i/image_source_0/U0/clk
    SLICE_X42Y78         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_3/C
                         clock pessimism              0.116    27.862    
                         clock uncertainty           -0.377    27.485    
    SLICE_X42Y78         FDSE (Setup_fdse_C_D)       -0.045    27.440    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         27.440    
                         arrival time                         -20.433    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.129ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_8/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.347ns  (logic 3.949ns (22.765%)  route 13.398ns (77.235%))
  Logic Levels:           19  (CARRY4=8 LUT1=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 27.746 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.673     2.981    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X29Y41         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     3.437 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/Q
                         net (fo=50, routed)          2.511     5.948    pong_bd_i/image_source_0/X_BALL[1]
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.124     6.072 r  pong_bd_i/image_source_0/red[4]_i_2688/O
                         net (fo=1, routed)           0.000     6.072    pong_bd_i/image_source_0/red[4]_i_2688_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.604 r  pong_bd_i/image_source_0/red_reg[4]_i_2396/CO[3]
                         net (fo=1, routed)           0.000     6.604    pong_bd_i/image_source_0/red_reg[4]_i_2396_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.718 r  pong_bd_i/image_source_0/red_reg[4]_i_1984/CO[3]
                         net (fo=1, routed)           0.000     6.718    pong_bd_i/image_source_0/red_reg[4]_i_1984_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.031 f  pong_bd_i/image_source_0/red_reg[4]_i_1983/O[3]
                         net (fo=2, routed)           0.808     7.839    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[12]_0[3]
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.306     8.145 r  pong_bd_i/image_source_0/U0/red[4]_i_2349/O
                         net (fo=1, routed)           0.000     8.145    pong_bd_i/image_source_0/U0/red[4]_i_2349_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.677 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1867/CO[3]
                         net (fo=1, routed)           0.000     8.677    pong_bd_i/image_source_0/U0/red_reg[4]_i_1867_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.791 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.791    pong_bd_i/image_source_0/U0/red_reg[4]_i_1339_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.905 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_848/CO[3]
                         net (fo=1, routed)           0.000     8.905    pong_bd_i/image_source_0/U0/red_reg[4]_i_848_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.019 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_379/CO[3]
                         net (fo=1, routed)           0.000     9.019    pong_bd_i/image_source_0/U0/red_reg[4]_i_379_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.133 f  pong_bd_i/image_source_0/U0/red_reg[4]_i_155/CO[3]
                         net (fo=16, routed)          2.058    11.191    pong_bd_i/image_source_0/U0/red_reg[4]_i_155_n_0
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.315 r  pong_bd_i/image_source_0/U0/red[4]_i_170/O
                         net (fo=8, routed)           1.871    13.186    pong_bd_i/image_source_0/U0/red[4]_i_170_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.310 r  pong_bd_i/image_source_0/U0/red[4]_i_2268/O
                         net (fo=1, routed)           0.433    13.742    pong_bd_i/image_source_0/U0/red[4]_i_2268_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.866 r  pong_bd_i/image_source_0/U0/red[4]_i_1731/O
                         net (fo=1, routed)           0.775    14.641    pong_bd_i/image_source_0/U0/red[4]_i_1731_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I3_O)        0.124    14.765 r  pong_bd_i/image_source_0/U0/red[4]_i_1206/O
                         net (fo=1, routed)           0.492    15.257    pong_bd_i/image_source_0/U0/red[4]_i_1206_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I3_O)        0.124    15.381 r  pong_bd_i/image_source_0/U0/red[4]_i_704/O
                         net (fo=1, routed)           0.544    15.925    pong_bd_i/image_source_0/U0/red[4]_i_704_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.049 r  pong_bd_i/image_source_0/U0/red[4]_i_268/O
                         net (fo=1, routed)           0.444    16.493    pong_bd_i/image_source_0/U0/red[4]_i_268_n_0
    SLICE_X18Y59         LUT6 (Prop_lut6_I3_O)        0.124    16.617 r  pong_bd_i/image_source_0/U0/red[4]_i_88/O
                         net (fo=1, routed)           0.781    17.398    pong_bd_i/image_source_0/U0/red[4]_i_88_n_0
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.522 r  pong_bd_i/image_source_0/U0/red[4]_i_16/O
                         net (fo=1, routed)           0.431    17.953    pong_bd_i/image_source_0/U0/red[4]_i_16_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I1_O)        0.124    18.077 r  pong_bd_i/image_source_0/U0/red[4]_i_3/O
                         net (fo=16, routed)          2.251    20.328    pong_bd_i/image_source_0/U0/red[4]_i_3_n_0
    SLICE_X42Y78         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.554    27.746    pong_bd_i/image_source_0/U0/clk
    SLICE_X42Y78         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_8/C
                         clock pessimism              0.116    27.862    
                         clock uncertainty           -0.377    27.485    
    SLICE_X42Y78         FDSE (Setup_fdse_C_D)       -0.028    27.457    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         27.457    
                         arrival time                         -20.328    
  -------------------------------------------------------------------
                         slack                                  7.129    

Slack (MET) :             7.129ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_9/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.347ns  (logic 3.949ns (22.765%)  route 13.398ns (77.235%))
  Logic Levels:           19  (CARRY4=8 LUT1=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 27.746 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.673     2.981    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X29Y41         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     3.437 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/Q
                         net (fo=50, routed)          2.511     5.948    pong_bd_i/image_source_0/X_BALL[1]
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.124     6.072 r  pong_bd_i/image_source_0/red[4]_i_2688/O
                         net (fo=1, routed)           0.000     6.072    pong_bd_i/image_source_0/red[4]_i_2688_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.604 r  pong_bd_i/image_source_0/red_reg[4]_i_2396/CO[3]
                         net (fo=1, routed)           0.000     6.604    pong_bd_i/image_source_0/red_reg[4]_i_2396_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.718 r  pong_bd_i/image_source_0/red_reg[4]_i_1984/CO[3]
                         net (fo=1, routed)           0.000     6.718    pong_bd_i/image_source_0/red_reg[4]_i_1984_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.031 f  pong_bd_i/image_source_0/red_reg[4]_i_1983/O[3]
                         net (fo=2, routed)           0.808     7.839    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[12]_0[3]
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.306     8.145 r  pong_bd_i/image_source_0/U0/red[4]_i_2349/O
                         net (fo=1, routed)           0.000     8.145    pong_bd_i/image_source_0/U0/red[4]_i_2349_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.677 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1867/CO[3]
                         net (fo=1, routed)           0.000     8.677    pong_bd_i/image_source_0/U0/red_reg[4]_i_1867_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.791 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.791    pong_bd_i/image_source_0/U0/red_reg[4]_i_1339_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.905 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_848/CO[3]
                         net (fo=1, routed)           0.000     8.905    pong_bd_i/image_source_0/U0/red_reg[4]_i_848_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.019 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_379/CO[3]
                         net (fo=1, routed)           0.000     9.019    pong_bd_i/image_source_0/U0/red_reg[4]_i_379_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.133 f  pong_bd_i/image_source_0/U0/red_reg[4]_i_155/CO[3]
                         net (fo=16, routed)          2.058    11.191    pong_bd_i/image_source_0/U0/red_reg[4]_i_155_n_0
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.315 r  pong_bd_i/image_source_0/U0/red[4]_i_170/O
                         net (fo=8, routed)           1.871    13.186    pong_bd_i/image_source_0/U0/red[4]_i_170_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.310 r  pong_bd_i/image_source_0/U0/red[4]_i_2268/O
                         net (fo=1, routed)           0.433    13.742    pong_bd_i/image_source_0/U0/red[4]_i_2268_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.866 r  pong_bd_i/image_source_0/U0/red[4]_i_1731/O
                         net (fo=1, routed)           0.775    14.641    pong_bd_i/image_source_0/U0/red[4]_i_1731_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I3_O)        0.124    14.765 r  pong_bd_i/image_source_0/U0/red[4]_i_1206/O
                         net (fo=1, routed)           0.492    15.257    pong_bd_i/image_source_0/U0/red[4]_i_1206_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I3_O)        0.124    15.381 r  pong_bd_i/image_source_0/U0/red[4]_i_704/O
                         net (fo=1, routed)           0.544    15.925    pong_bd_i/image_source_0/U0/red[4]_i_704_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.049 r  pong_bd_i/image_source_0/U0/red[4]_i_268/O
                         net (fo=1, routed)           0.444    16.493    pong_bd_i/image_source_0/U0/red[4]_i_268_n_0
    SLICE_X18Y59         LUT6 (Prop_lut6_I3_O)        0.124    16.617 r  pong_bd_i/image_source_0/U0/red[4]_i_88/O
                         net (fo=1, routed)           0.781    17.398    pong_bd_i/image_source_0/U0/red[4]_i_88_n_0
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.522 r  pong_bd_i/image_source_0/U0/red[4]_i_16/O
                         net (fo=1, routed)           0.431    17.953    pong_bd_i/image_source_0/U0/red[4]_i_16_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I1_O)        0.124    18.077 r  pong_bd_i/image_source_0/U0/red[4]_i_3/O
                         net (fo=16, routed)          2.251    20.328    pong_bd_i/image_source_0/U0/red[4]_i_3_n_0
    SLICE_X42Y78         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.554    27.746    pong_bd_i/image_source_0/U0/clk
    SLICE_X42Y78         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_9/C
                         clock pessimism              0.116    27.862    
                         clock uncertainty           -0.377    27.485    
    SLICE_X42Y78         FDSE (Setup_fdse_C_D)       -0.028    27.457    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         27.457    
                         arrival time                         -20.328    
  -------------------------------------------------------------------
                         slack                                  7.129    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_14/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.200ns  (logic 3.949ns (22.960%)  route 13.251ns (77.040%))
  Logic Levels:           19  (CARRY4=8 LUT1=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 27.752 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.673     2.981    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X29Y41         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     3.437 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/Q
                         net (fo=50, routed)          2.511     5.948    pong_bd_i/image_source_0/X_BALL[1]
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.124     6.072 r  pong_bd_i/image_source_0/red[4]_i_2688/O
                         net (fo=1, routed)           0.000     6.072    pong_bd_i/image_source_0/red[4]_i_2688_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.604 r  pong_bd_i/image_source_0/red_reg[4]_i_2396/CO[3]
                         net (fo=1, routed)           0.000     6.604    pong_bd_i/image_source_0/red_reg[4]_i_2396_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.718 r  pong_bd_i/image_source_0/red_reg[4]_i_1984/CO[3]
                         net (fo=1, routed)           0.000     6.718    pong_bd_i/image_source_0/red_reg[4]_i_1984_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.031 f  pong_bd_i/image_source_0/red_reg[4]_i_1983/O[3]
                         net (fo=2, routed)           0.808     7.839    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[12]_0[3]
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.306     8.145 r  pong_bd_i/image_source_0/U0/red[4]_i_2349/O
                         net (fo=1, routed)           0.000     8.145    pong_bd_i/image_source_0/U0/red[4]_i_2349_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.677 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1867/CO[3]
                         net (fo=1, routed)           0.000     8.677    pong_bd_i/image_source_0/U0/red_reg[4]_i_1867_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.791 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.791    pong_bd_i/image_source_0/U0/red_reg[4]_i_1339_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.905 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_848/CO[3]
                         net (fo=1, routed)           0.000     8.905    pong_bd_i/image_source_0/U0/red_reg[4]_i_848_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.019 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_379/CO[3]
                         net (fo=1, routed)           0.000     9.019    pong_bd_i/image_source_0/U0/red_reg[4]_i_379_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.133 f  pong_bd_i/image_source_0/U0/red_reg[4]_i_155/CO[3]
                         net (fo=16, routed)          2.058    11.191    pong_bd_i/image_source_0/U0/red_reg[4]_i_155_n_0
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.315 r  pong_bd_i/image_source_0/U0/red[4]_i_170/O
                         net (fo=8, routed)           1.871    13.186    pong_bd_i/image_source_0/U0/red[4]_i_170_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.310 r  pong_bd_i/image_source_0/U0/red[4]_i_2268/O
                         net (fo=1, routed)           0.433    13.742    pong_bd_i/image_source_0/U0/red[4]_i_2268_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.866 r  pong_bd_i/image_source_0/U0/red[4]_i_1731/O
                         net (fo=1, routed)           0.775    14.641    pong_bd_i/image_source_0/U0/red[4]_i_1731_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I3_O)        0.124    14.765 r  pong_bd_i/image_source_0/U0/red[4]_i_1206/O
                         net (fo=1, routed)           0.492    15.257    pong_bd_i/image_source_0/U0/red[4]_i_1206_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I3_O)        0.124    15.381 r  pong_bd_i/image_source_0/U0/red[4]_i_704/O
                         net (fo=1, routed)           0.544    15.925    pong_bd_i/image_source_0/U0/red[4]_i_704_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.049 r  pong_bd_i/image_source_0/U0/red[4]_i_268/O
                         net (fo=1, routed)           0.444    16.493    pong_bd_i/image_source_0/U0/red[4]_i_268_n_0
    SLICE_X18Y59         LUT6 (Prop_lut6_I3_O)        0.124    16.617 r  pong_bd_i/image_source_0/U0/red[4]_i_88/O
                         net (fo=1, routed)           0.781    17.398    pong_bd_i/image_source_0/U0/red[4]_i_88_n_0
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.522 r  pong_bd_i/image_source_0/U0/red[4]_i_16/O
                         net (fo=1, routed)           0.431    17.953    pong_bd_i/image_source_0/U0/red[4]_i_16_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I1_O)        0.124    18.077 r  pong_bd_i/image_source_0/U0/red[4]_i_3/O
                         net (fo=16, routed)          2.104    20.181    pong_bd_i/image_source_0/U0/red[4]_i_3_n_0
    SLICE_X42Y65         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.560    27.752    pong_bd_i/image_source_0/U0/clk
    SLICE_X42Y65         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_14/C
                         clock pessimism              0.116    27.868    
                         clock uncertainty           -0.377    27.491    
    SLICE_X42Y65         FDSE (Setup_fdse_C_D)       -0.045    27.446    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_14
  -------------------------------------------------------------------
                         required time                         27.446    
                         arrival time                         -20.181    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_10/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.200ns  (logic 3.949ns (22.960%)  route 13.251ns (77.040%))
  Logic Levels:           19  (CARRY4=8 LUT1=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 27.752 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.673     2.981    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X29Y41         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     3.437 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/Q
                         net (fo=50, routed)          2.511     5.948    pong_bd_i/image_source_0/X_BALL[1]
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.124     6.072 r  pong_bd_i/image_source_0/red[4]_i_2688/O
                         net (fo=1, routed)           0.000     6.072    pong_bd_i/image_source_0/red[4]_i_2688_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.604 r  pong_bd_i/image_source_0/red_reg[4]_i_2396/CO[3]
                         net (fo=1, routed)           0.000     6.604    pong_bd_i/image_source_0/red_reg[4]_i_2396_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.718 r  pong_bd_i/image_source_0/red_reg[4]_i_1984/CO[3]
                         net (fo=1, routed)           0.000     6.718    pong_bd_i/image_source_0/red_reg[4]_i_1984_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.031 f  pong_bd_i/image_source_0/red_reg[4]_i_1983/O[3]
                         net (fo=2, routed)           0.808     7.839    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[12]_0[3]
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.306     8.145 r  pong_bd_i/image_source_0/U0/red[4]_i_2349/O
                         net (fo=1, routed)           0.000     8.145    pong_bd_i/image_source_0/U0/red[4]_i_2349_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.677 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1867/CO[3]
                         net (fo=1, routed)           0.000     8.677    pong_bd_i/image_source_0/U0/red_reg[4]_i_1867_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.791 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.791    pong_bd_i/image_source_0/U0/red_reg[4]_i_1339_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.905 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_848/CO[3]
                         net (fo=1, routed)           0.000     8.905    pong_bd_i/image_source_0/U0/red_reg[4]_i_848_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.019 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_379/CO[3]
                         net (fo=1, routed)           0.000     9.019    pong_bd_i/image_source_0/U0/red_reg[4]_i_379_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.133 f  pong_bd_i/image_source_0/U0/red_reg[4]_i_155/CO[3]
                         net (fo=16, routed)          2.058    11.191    pong_bd_i/image_source_0/U0/red_reg[4]_i_155_n_0
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.315 r  pong_bd_i/image_source_0/U0/red[4]_i_170/O
                         net (fo=8, routed)           1.871    13.186    pong_bd_i/image_source_0/U0/red[4]_i_170_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.310 r  pong_bd_i/image_source_0/U0/red[4]_i_2268/O
                         net (fo=1, routed)           0.433    13.742    pong_bd_i/image_source_0/U0/red[4]_i_2268_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.866 r  pong_bd_i/image_source_0/U0/red[4]_i_1731/O
                         net (fo=1, routed)           0.775    14.641    pong_bd_i/image_source_0/U0/red[4]_i_1731_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I3_O)        0.124    14.765 r  pong_bd_i/image_source_0/U0/red[4]_i_1206/O
                         net (fo=1, routed)           0.492    15.257    pong_bd_i/image_source_0/U0/red[4]_i_1206_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I3_O)        0.124    15.381 r  pong_bd_i/image_source_0/U0/red[4]_i_704/O
                         net (fo=1, routed)           0.544    15.925    pong_bd_i/image_source_0/U0/red[4]_i_704_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.049 r  pong_bd_i/image_source_0/U0/red[4]_i_268/O
                         net (fo=1, routed)           0.444    16.493    pong_bd_i/image_source_0/U0/red[4]_i_268_n_0
    SLICE_X18Y59         LUT6 (Prop_lut6_I3_O)        0.124    16.617 r  pong_bd_i/image_source_0/U0/red[4]_i_88/O
                         net (fo=1, routed)           0.781    17.398    pong_bd_i/image_source_0/U0/red[4]_i_88_n_0
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.522 r  pong_bd_i/image_source_0/U0/red[4]_i_16/O
                         net (fo=1, routed)           0.431    17.953    pong_bd_i/image_source_0/U0/red[4]_i_16_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I1_O)        0.124    18.077 r  pong_bd_i/image_source_0/U0/red[4]_i_3/O
                         net (fo=16, routed)          2.104    20.181    pong_bd_i/image_source_0/U0/red[4]_i_3_n_0
    SLICE_X42Y65         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.560    27.752    pong_bd_i/image_source_0/U0/clk
    SLICE_X42Y65         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_10/C
                         clock pessimism              0.116    27.868    
                         clock uncertainty           -0.377    27.491    
    SLICE_X42Y65         FDSE (Setup_fdse_C_D)       -0.031    27.460    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         27.460    
                         arrival time                         -20.181    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_6/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.066ns  (logic 3.949ns (23.140%)  route 13.117ns (76.860%))
  Logic Levels:           19  (CARRY4=8 LUT1=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 27.746 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.673     2.981    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X29Y41         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     3.437 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/Q
                         net (fo=50, routed)          2.511     5.948    pong_bd_i/image_source_0/X_BALL[1]
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.124     6.072 r  pong_bd_i/image_source_0/red[4]_i_2688/O
                         net (fo=1, routed)           0.000     6.072    pong_bd_i/image_source_0/red[4]_i_2688_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.604 r  pong_bd_i/image_source_0/red_reg[4]_i_2396/CO[3]
                         net (fo=1, routed)           0.000     6.604    pong_bd_i/image_source_0/red_reg[4]_i_2396_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.718 r  pong_bd_i/image_source_0/red_reg[4]_i_1984/CO[3]
                         net (fo=1, routed)           0.000     6.718    pong_bd_i/image_source_0/red_reg[4]_i_1984_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.031 f  pong_bd_i/image_source_0/red_reg[4]_i_1983/O[3]
                         net (fo=2, routed)           0.808     7.839    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[12]_0[3]
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.306     8.145 r  pong_bd_i/image_source_0/U0/red[4]_i_2349/O
                         net (fo=1, routed)           0.000     8.145    pong_bd_i/image_source_0/U0/red[4]_i_2349_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.677 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1867/CO[3]
                         net (fo=1, routed)           0.000     8.677    pong_bd_i/image_source_0/U0/red_reg[4]_i_1867_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.791 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.791    pong_bd_i/image_source_0/U0/red_reg[4]_i_1339_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.905 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_848/CO[3]
                         net (fo=1, routed)           0.000     8.905    pong_bd_i/image_source_0/U0/red_reg[4]_i_848_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.019 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_379/CO[3]
                         net (fo=1, routed)           0.000     9.019    pong_bd_i/image_source_0/U0/red_reg[4]_i_379_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.133 f  pong_bd_i/image_source_0/U0/red_reg[4]_i_155/CO[3]
                         net (fo=16, routed)          2.058    11.191    pong_bd_i/image_source_0/U0/red_reg[4]_i_155_n_0
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.315 r  pong_bd_i/image_source_0/U0/red[4]_i_170/O
                         net (fo=8, routed)           1.871    13.186    pong_bd_i/image_source_0/U0/red[4]_i_170_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.310 r  pong_bd_i/image_source_0/U0/red[4]_i_2268/O
                         net (fo=1, routed)           0.433    13.742    pong_bd_i/image_source_0/U0/red[4]_i_2268_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.866 r  pong_bd_i/image_source_0/U0/red[4]_i_1731/O
                         net (fo=1, routed)           0.775    14.641    pong_bd_i/image_source_0/U0/red[4]_i_1731_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I3_O)        0.124    14.765 r  pong_bd_i/image_source_0/U0/red[4]_i_1206/O
                         net (fo=1, routed)           0.492    15.257    pong_bd_i/image_source_0/U0/red[4]_i_1206_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I3_O)        0.124    15.381 r  pong_bd_i/image_source_0/U0/red[4]_i_704/O
                         net (fo=1, routed)           0.544    15.925    pong_bd_i/image_source_0/U0/red[4]_i_704_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.049 r  pong_bd_i/image_source_0/U0/red[4]_i_268/O
                         net (fo=1, routed)           0.444    16.493    pong_bd_i/image_source_0/U0/red[4]_i_268_n_0
    SLICE_X18Y59         LUT6 (Prop_lut6_I3_O)        0.124    16.617 r  pong_bd_i/image_source_0/U0/red[4]_i_88/O
                         net (fo=1, routed)           0.781    17.398    pong_bd_i/image_source_0/U0/red[4]_i_88_n_0
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.522 r  pong_bd_i/image_source_0/U0/red[4]_i_16/O
                         net (fo=1, routed)           0.431    17.953    pong_bd_i/image_source_0/U0/red[4]_i_16_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I1_O)        0.124    18.077 r  pong_bd_i/image_source_0/U0/red[4]_i_3/O
                         net (fo=16, routed)          1.970    20.047    pong_bd_i/image_source_0/U0/red[4]_i_3_n_0
    SLICE_X42Y71         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.554    27.746    pong_bd_i/image_source_0/U0/clk
    SLICE_X42Y71         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_6/C
                         clock pessimism              0.116    27.862    
                         clock uncertainty           -0.377    27.485    
    SLICE_X42Y71         FDSE (Setup_fdse_C_D)       -0.045    27.440    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         27.440    
                         arrival time                         -20.047    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_4/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.066ns  (logic 3.949ns (23.140%)  route 13.117ns (76.860%))
  Logic Levels:           19  (CARRY4=8 LUT1=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 27.746 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.673     2.981    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X29Y41         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     3.437 f  pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r_reg[1]/Q
                         net (fo=50, routed)          2.511     5.948    pong_bd_i/image_source_0/X_BALL[1]
    SLICE_X5Y53          LUT1 (Prop_lut1_I0_O)        0.124     6.072 r  pong_bd_i/image_source_0/red[4]_i_2688/O
                         net (fo=1, routed)           0.000     6.072    pong_bd_i/image_source_0/red[4]_i_2688_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.604 r  pong_bd_i/image_source_0/red_reg[4]_i_2396/CO[3]
                         net (fo=1, routed)           0.000     6.604    pong_bd_i/image_source_0/red_reg[4]_i_2396_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.718 r  pong_bd_i/image_source_0/red_reg[4]_i_1984/CO[3]
                         net (fo=1, routed)           0.000     6.718    pong_bd_i/image_source_0/red_reg[4]_i_1984_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.031 f  pong_bd_i/image_source_0/red_reg[4]_i_1983/O[3]
                         net (fo=2, routed)           0.808     7.839    pong_bd_i/image_source_0/U0/s_reg_pos_ball_x_ball_r_reg[12]_0[3]
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.306     8.145 r  pong_bd_i/image_source_0/U0/red[4]_i_2349/O
                         net (fo=1, routed)           0.000     8.145    pong_bd_i/image_source_0/U0/red[4]_i_2349_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.677 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1867/CO[3]
                         net (fo=1, routed)           0.000     8.677    pong_bd_i/image_source_0/U0/red_reg[4]_i_1867_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.791 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.791    pong_bd_i/image_source_0/U0/red_reg[4]_i_1339_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.905 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_848/CO[3]
                         net (fo=1, routed)           0.000     8.905    pong_bd_i/image_source_0/U0/red_reg[4]_i_848_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.019 r  pong_bd_i/image_source_0/U0/red_reg[4]_i_379/CO[3]
                         net (fo=1, routed)           0.000     9.019    pong_bd_i/image_source_0/U0/red_reg[4]_i_379_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.133 f  pong_bd_i/image_source_0/U0/red_reg[4]_i_155/CO[3]
                         net (fo=16, routed)          2.058    11.191    pong_bd_i/image_source_0/U0/red_reg[4]_i_155_n_0
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.315 r  pong_bd_i/image_source_0/U0/red[4]_i_170/O
                         net (fo=8, routed)           1.871    13.186    pong_bd_i/image_source_0/U0/red[4]_i_170_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.310 r  pong_bd_i/image_source_0/U0/red[4]_i_2268/O
                         net (fo=1, routed)           0.433    13.742    pong_bd_i/image_source_0/U0/red[4]_i_2268_n_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.866 r  pong_bd_i/image_source_0/U0/red[4]_i_1731/O
                         net (fo=1, routed)           0.775    14.641    pong_bd_i/image_source_0/U0/red[4]_i_1731_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I3_O)        0.124    14.765 r  pong_bd_i/image_source_0/U0/red[4]_i_1206/O
                         net (fo=1, routed)           0.492    15.257    pong_bd_i/image_source_0/U0/red[4]_i_1206_n_0
    SLICE_X19Y62         LUT6 (Prop_lut6_I3_O)        0.124    15.381 r  pong_bd_i/image_source_0/U0/red[4]_i_704/O
                         net (fo=1, routed)           0.544    15.925    pong_bd_i/image_source_0/U0/red[4]_i_704_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I2_O)        0.124    16.049 r  pong_bd_i/image_source_0/U0/red[4]_i_268/O
                         net (fo=1, routed)           0.444    16.493    pong_bd_i/image_source_0/U0/red[4]_i_268_n_0
    SLICE_X18Y59         LUT6 (Prop_lut6_I3_O)        0.124    16.617 r  pong_bd_i/image_source_0/U0/red[4]_i_88/O
                         net (fo=1, routed)           0.781    17.398    pong_bd_i/image_source_0/U0/red[4]_i_88_n_0
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.522 r  pong_bd_i/image_source_0/U0/red[4]_i_16/O
                         net (fo=1, routed)           0.431    17.953    pong_bd_i/image_source_0/U0/red[4]_i_16_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I1_O)        0.124    18.077 r  pong_bd_i/image_source_0/U0/red[4]_i_3/O
                         net (fo=16, routed)          1.970    20.047    pong_bd_i/image_source_0/U0/red[4]_i_3_n_0
    SLICE_X42Y71         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.554    27.746    pong_bd_i/image_source_0/U0/clk
    SLICE_X42Y71         FDSE                                         r  pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_4/C
                         clock pessimism              0.116    27.862    
                         clock uncertainty           -0.377    27.485    
    SLICE_X42Y71         FDSE (Setup_fdse_C_D)       -0.031    27.454    pong_bd_i/image_source_0/U0/red_reg[4]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         27.454    
                         arrival time                         -20.047    
  -------------------------------------------------------------------
                         slack                                  7.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.462%)  route 0.223ns (63.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.555     0.896    pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y33         FDRE                                         r  pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.223     1.247    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X16Y32         SRLC32E                                      r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.823     1.193    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y32         SRLC32E                                      r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.034     1.159    
    SLICE_X16Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.221    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.913%)  route 0.228ns (64.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.555     0.896    pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y33         FDRE                                         r  pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.228     1.252    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X16Y35         SRLC32E                                      r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.826     1.196    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y35         SRLC32E                                      r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.034     1.162    
    SLICE_X16Y35         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.226    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_right_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.486%)  route 0.205ns (49.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.559     0.900    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X20Y41         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_right_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDCE (Prop_fdce_C_Q)         0.164     1.064 r  pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_right_r_reg[5]/Q
                         net (fo=3, routed)           0.205     1.268    pong_bd_i/pong_vga_regs_0/U0/y_paddle_y_paddle_right[5]
    SLICE_X22Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.313 r  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r[21]_i_1/O
                         net (fo=1, routed)           0.000     1.313    pong_bd_i/pong_vga_regs_0/U0/v_rdata_r0_in[21]
    SLICE_X22Y39         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.826     1.196    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X22Y39         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[21]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y39         FDCE (Hold_fdce_C_D)         0.092     1.254    pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.583     0.924    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X4Y38          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.110     1.198    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X4Y37          SRLC32E                                      r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.849     1.219    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y37          SRLC32E                                      r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.938    
    SLICE_X4Y37          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.121    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.636%)  route 0.277ns (68.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.556     0.897    pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X23Y36         FDRE                                         r  pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.277     1.301    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X16Y31         SRLC32E                                      r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.822     1.192    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y31         SRLC32E                                      r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.034     1.158    
    SLICE_X16Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     1.219    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.396%)  route 0.255ns (66.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.582     0.923    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.255     1.306    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][25]
    SLICE_X1Y48          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.852     1.222    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y48          FDRE                                         r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.016     1.209    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pong_bd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.753%)  route 0.270ns (59.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.564     0.905    pong_bd_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  pong_bd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  pong_bd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.270     1.316    pong_bd_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[1]
    SLICE_X14Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.361 r  pong_bd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg1[30]_i_1/O
                         net (fo=1, routed)           0.000     1.361    pong_bd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg1[30]_i_1_n_0
    SLICE_X14Y50         FDRE                                         r  pong_bd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.831     1.201    pong_bd_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  pong_bd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg1_reg[30]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.092     1.264    pong_bd_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.185ns (39.664%)  route 0.281ns (60.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.556     0.897    pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y36         FDRE                                         r  pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/Q
                         net (fo=1, routed)           0.281     1.319    pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[4]
    SLICE_X23Y36         LUT3 (Prop_lut3_I2_O)        0.044     1.363 r  pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=1, routed)           0.000     1.363    pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X23Y36         FDRE                                         r  pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.823     1.193    pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X23Y36         FDRE                                         r  pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.107     1.266    pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pong_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.560     0.901    pong_bd_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X29Y37         FDRE                                         r  pong_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  pong_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.056     1.098    pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][0]
    SLICE_X28Y37         FDRE                                         r  pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.827     1.197    pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y37         FDRE                                         r  pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.283     0.914    
    SLICE_X28Y37         FDRE (Hold_fdre_C_D)         0.075     0.989    pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.396%)  route 0.143ns (46.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.560     0.901    pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X16Y37         FDRE                                         r  pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.143     1.208    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X16Y35         SRLC32E                                      r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.826     1.196    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y35         SRLC32E                                      r  pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.281     0.915    
    SLICE_X16Y35         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.098    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         25.000      24.000     SLICE_X28Y34   pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X28Y33   pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X28Y35   pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X28Y35   pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000     SLICE_X19Y39   pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[27]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000     SLICE_X24Y38   pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[28]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000     SLICE_X24Y39   pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[29]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000     SLICE_X26Y37   pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000     SLICE_X22Y38   pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X8Y41    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X8Y41    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X6Y46    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X6Y46    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X6Y47    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X6Y47    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X6Y47    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X6Y47    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X6Y47    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X6Y47    pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X12Y32   pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X12Y32   pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X12Y33   pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X12Y33   pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X12Y32   pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X12Y33   pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X16Y35   pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X16Y35   pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X16Y35   pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         12.500      11.520     SLICE_X16Y35   pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       18.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.774ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.136ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.580ns (9.608%)  route 5.456ns (90.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.660     2.968    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.481     4.905    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.029 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2/O
                         net (fo=103, routed)         3.975     9.004    pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.499    27.691    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X13Y32         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[11]/C
                         clock pessimism              0.230    27.922    
                         clock uncertainty           -0.377    27.545    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.405    27.140    pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[11]
  -------------------------------------------------------------------
                         required time                         27.140    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                 18.136    

Slack (MET) :             18.136ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.580ns (9.608%)  route 5.456ns (90.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.660     2.968    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.481     4.905    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.029 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2/O
                         net (fo=103, routed)         3.975     9.004    pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.499    27.691    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X13Y32         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[1]/C
                         clock pessimism              0.230    27.922    
                         clock uncertainty           -0.377    27.545    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.405    27.140    pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         27.140    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                 18.136    

Slack (MET) :             18.136ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.580ns (9.608%)  route 5.456ns (90.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.660     2.968    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.481     4.905    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.029 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2/O
                         net (fo=103, routed)         3.975     9.004    pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.499    27.691    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X13Y32         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[3]/C
                         clock pessimism              0.230    27.922    
                         clock uncertainty           -0.377    27.545    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.405    27.140    pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         27.140    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                 18.136    

Slack (MET) :             18.136ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.580ns (9.608%)  route 5.456ns (90.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.660     2.968    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.481     4.905    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.029 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2/O
                         net (fo=103, routed)         3.975     9.004    pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.499    27.691    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X13Y32         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[4]/C
                         clock pessimism              0.230    27.922    
                         clock uncertainty           -0.377    27.545    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.405    27.140    pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[4]
  -------------------------------------------------------------------
                         required time                         27.140    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                 18.136    

Slack (MET) :             18.136ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.580ns (9.608%)  route 5.456ns (90.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.660     2.968    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.481     4.905    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.029 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2/O
                         net (fo=103, routed)         3.975     9.004    pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2_n_0
    SLICE_X13Y32         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.499    27.691    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X13Y32         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[5]/C
                         clock pessimism              0.230    27.922    
                         clock uncertainty           -0.377    27.545    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.405    27.140    pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[5]
  -------------------------------------------------------------------
                         required time                         27.140    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                 18.136    

Slack (MET) :             18.542ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.580ns (10.147%)  route 5.136ns (89.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.660     2.968    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.481     4.905    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.029 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2/O
                         net (fo=103, routed)         3.655     8.684    pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2_n_0
    SLICE_X10Y32         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.499    27.691    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X10Y32         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[10]/C
                         clock pessimism              0.230    27.922    
                         clock uncertainty           -0.377    27.545    
    SLICE_X10Y32         FDCE (Recov_fdce_C_CLR)     -0.319    27.226    pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[10]
  -------------------------------------------------------------------
                         required time                         27.226    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                 18.542    

Slack (MET) :             18.542ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.580ns (10.147%)  route 5.136ns (89.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.660     2.968    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.481     4.905    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.029 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2/O
                         net (fo=103, routed)         3.655     8.684    pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2_n_0
    SLICE_X10Y32         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.499    27.691    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X10Y32         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[14]/C
                         clock pessimism              0.230    27.922    
                         clock uncertainty           -0.377    27.545    
    SLICE_X10Y32         FDCE (Recov_fdce_C_CLR)     -0.319    27.226    pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[14]
  -------------------------------------------------------------------
                         required time                         27.226    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                 18.542    

Slack (MET) :             18.542ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.580ns (10.147%)  route 5.136ns (89.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.660     2.968    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.481     4.905    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.029 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2/O
                         net (fo=103, routed)         3.655     8.684    pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2_n_0
    SLICE_X10Y32         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.499    27.691    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X10Y32         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[9]/C
                         clock pessimism              0.230    27.922    
                         clock uncertainty           -0.377    27.545    
    SLICE_X10Y32         FDCE (Recov_fdce_C_CLR)     -0.319    27.226    pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[9]
  -------------------------------------------------------------------
                         required time                         27.226    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                 18.542    

Slack (MET) :             18.645ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 0.580ns (10.331%)  route 5.034ns (89.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 27.693 - 25.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.660     2.968    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.481     4.905    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.029 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2/O
                         net (fo=103, routed)         3.553     8.582    pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2_n_0
    SLICE_X10Y33         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.500    27.693    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X10Y33         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[13]/C
                         clock pessimism              0.230    27.923    
                         clock uncertainty           -0.377    27.546    
    SLICE_X10Y33         FDCE (Recov_fdce_C_CLR)     -0.319    27.227    pong_bd_i/pong_vga_regs_0/U0/s_axi_araddr_reg_r_reg[13]
  -------------------------------------------------------------------
                         required time                         27.227    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 18.645    

Slack (MET) :             18.695ns  (required time - arrival time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 0.580ns (10.422%)  route 4.985ns (89.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 27.694 - 25.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.660     2.968    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.481     4.905    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.029 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2/O
                         net (fo=103, routed)         3.504     8.533    pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2_n_0
    SLICE_X10Y34         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.501    27.694    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X10Y34         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[10]/C
                         clock pessimism              0.230    27.924    
                         clock uncertainty           -0.377    27.547    
    SLICE_X10Y34         FDCE (Recov_fdce_C_CLR)     -0.319    27.228    pong_bd_i/pong_vga_regs_0/U0/s_axi_awaddr_reg_r_reg[10]
  -------------------------------------------------------------------
                         required time                         27.228    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                 18.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.516%)  route 0.767ns (80.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.553     0.894    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.569     1.603    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2/O
                         net (fo=35, routed)          0.198     1.847    pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2_n_0
    SLICE_X26Y38         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.829     1.199    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X26Y38         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[11]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X26Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.516%)  route 0.767ns (80.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.553     0.894    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.569     1.603    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2/O
                         net (fo=35, routed)          0.198     1.847    pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2_n_0
    SLICE_X26Y38         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.829     1.199    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X26Y38         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[12]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X26Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.186ns (19.365%)  route 0.774ns (80.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.553     0.894    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.569     1.603    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2/O
                         net (fo=35, routed)          0.206     1.854    pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2_n_0
    SLICE_X26Y37         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.827     1.197    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X26Y37         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[2]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X26Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.071    pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.186ns (19.365%)  route 0.774ns (80.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.553     0.894    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.569     1.603    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2/O
                         net (fo=35, routed)          0.206     1.854    pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2_n_0
    SLICE_X26Y37         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.827     1.197    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X26Y37         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[3]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X26Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.071    pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.186ns (18.982%)  route 0.794ns (81.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.553     0.894    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.638     1.673    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.718 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2/O
                         net (fo=103, routed)         0.155     1.873    pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2_n_0
    SLICE_X27Y39         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.829     1.199    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X27Y39         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X27Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.898%)  route 0.798ns (81.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.553     0.894    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.638     1.673    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.718 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2/O
                         net (fo=103, routed)         0.160     1.878    pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2_n_0
    SLICE_X26Y39         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.829     1.199    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X26Y39         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[11]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X26Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.898%)  route 0.798ns (81.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.553     0.894    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.638     1.673    pong_bd_i/pong_vga_regs_0/U0/axi_aresetn
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.718 f  pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2/O
                         net (fo=103, routed)         0.160     1.878    pong_bd_i/pong_vga_regs_0/U0/s_axi_bvalid_r_i_2_n_0
    SLICE_X26Y39         FDCE                                         f  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.829     1.199    pong_bd_i/pong_vga_regs_0/U0/axi_aclk
    SLICE_X26Y39         FDCE                                         r  pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X26Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    pong_bd_i/pong_vga_regs_0/U0/v_rdata_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/vga_controller_0/U0/disp_en_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.186ns (18.082%)  route 0.843ns (81.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.553     0.894    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.668     1.703    pong_bd_i/vga_controller_0/U0/reset
    SLICE_X30Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.748 f  pong_bd_i/vga_controller_0/U0/X[10]_i_3/O
                         net (fo=46, routed)          0.175     1.922    pong_bd_i/vga_controller_0/U0/X[10]_i_3_n_0
    SLICE_X29Y33         FDCE                                         f  pong_bd_i/vga_controller_0/U0/disp_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.824     1.194    pong_bd_i/vga_controller_0/U0/clk
    SLICE_X29Y33         FDCE                                         r  pong_bd_i/vga_controller_0/U0/disp_en_reg/C
                         clock pessimism             -0.034     1.160    
    SLICE_X29Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    pong_bd_i/vga_controller_0/U0/disp_en_reg
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/vga_controller_0/U0/v_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.186ns (18.082%)  route 0.843ns (81.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.553     0.894    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.668     1.703    pong_bd_i/vga_controller_0/U0/reset
    SLICE_X30Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.748 f  pong_bd_i/vga_controller_0/U0/X[10]_i_3/O
                         net (fo=46, routed)          0.175     1.922    pong_bd_i/vga_controller_0/U0/X[10]_i_3_n_0
    SLICE_X29Y33         FDCE                                         f  pong_bd_i/vga_controller_0/U0/v_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.824     1.194    pong_bd_i/vga_controller_0/U0/clk
    SLICE_X29Y33         FDCE                                         r  pong_bd_i/vga_controller_0/U0/v_count_reg[4]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X29Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    pong_bd_i/vga_controller_0/U0/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pong_bd_i/vga_controller_0/U0/vsync_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.186ns (18.082%)  route 0.843ns (81.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.553     0.894    pong_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y28         FDRE                                         r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  pong_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.668     1.703    pong_bd_i/vga_controller_0/U0/reset
    SLICE_X30Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.748 f  pong_bd_i/vga_controller_0/U0/X[10]_i_3/O
                         net (fo=46, routed)          0.175     1.922    pong_bd_i/vga_controller_0/U0/X[10]_i_3_n_0
    SLICE_X29Y33         FDPE                                         f  pong_bd_i/vga_controller_0/U0/vsync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pong_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pong_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  pong_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.824     1.194    pong_bd_i/vga_controller_0/U0/clk
    SLICE_X29Y33         FDPE                                         r  pong_bd_i/vga_controller_0/U0/vsync_reg/C
                         clock pessimism             -0.034     1.160    
    SLICE_X29Y33         FDPE (Remov_fdpe_C_PRE)     -0.095     1.065    pong_bd_i/vga_controller_0/U0/vsync_reg
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.857    





