 ****** HSPICE -- N-2017.12 linux64 (Nov 21 2017) ******                        
  Copyright (c) 1986 - 2024 by Synopsys, Inc. All Rights Reserved.              
  This software and the associated documentation are proprietary
  to Synopsys, Inc. This software may only be used in accordance
  with the terms and conditions of a written license agreement with
  Synopsys, Inc. All other use, reproduction, or distribution of
  this software is strictly prohibited.
  Input File: inv.sp                                                            
  Command line options: /eda/synopsys/hspice/2017.12/hspice/linux64/hspice -i inv.sp -o inv
 lic:  
 lic: FLEXlm: SDK_11.6.8.3 
 lic: USER:   user                 HOSTNAME: centos 
 lic: HOSTID: 00505631ddcc         PID:      478 
 lic: Using FLEXlm license file: 
 lic: 27000@centos 
 lic: Checkout 1 hspice 
 lic: License/Maintenance for hspice will expire on 30-dec-2101/2100.2100 
 lic: 1(in_use)/99(total) FLOATING license(s) on SERVER 27000@centos 
 lic:   
  **warning** (inv.sp:8) Global net name, "vdd", in subckt pin list. The pin will be connected to the local net. Recommend to not use global net names in subckt pin lists.
1****** HSPICE -- N-2017.12 linux64 (Nov 21 2017) ******                        
 ******  
 lab4-2 n=8 inv (loading inverter)

 ****** circuit name directory
 circuit number to circuit name directory
   number circuitname                     definition         multiplier
        0 main circuit
        1 xinv1.                          inv                1.00 
        2 xinv2.                          inv                1.00 
        3 xinv3.                          inv                1.00 
        4 xinv4.                          inv                1.00 
        5 xinv5.                          inv                1.00 
        6 xinv6.                          inv                1.00 
        7 xinv7.                          inv                1.00 
        8 xinv8.                          inv                1.00 
        9 xload.                          load               1.00 
  **warning** (inv.sp:31) Both nodes of element vgnd are connected together; Line ignored.
  **info** (inv.sp:34) DC voltage reset to initial transient source value in source 0:vin. new dc=0.1800D+01
 

  
      
 **info** set option symb=1 internally to help for convergence.
 *****************************************************************
 ******  option summary
 ******
 runlvl  = 3         bypass  = 2.0000    
  Opening plot unit= 15
 file=inv.pa0

 **info** dc convergence successful at Newton-Raphson method 
 ******  
 lab4-2 n=8 inv (loading inverter)

 ****** operating point information tnom=  25.000 temp=  25.000 ******
 ****** operating point status is voltage   simulation time is     0.     
    node    =voltage      node    =voltage      node    =voltage

 +0:in      =   1.8000  0:net1    =  20.0614n 0:net2    =   1.8000 
 +0:net3    =  20.0615n 0:net4    =   1.8000  0:net5    =  20.0615n
 +0:net6    =   1.8000  0:net7    =  20.0615n 0:out     =   1.8000 
 +0:vdd     =   1.8000 

 ******
 lab4-2 n=8 inv (loading inverter)

 ****** transient analysis tnom=  25.000 temp=  25.000 ******
 delayn8f= 423.5827p  targ=  10.5736n   trig=  10.1500n
 delayn8r= 417.7547p  targ=  15.5678n   trig=  15.1500n
 pw= 272.3639m  from=   0.             to=  50.0000n

          ***** job concluded
 ******  
 lab4-2 n=8 inv (loading inverter)

 ****** job statistics summary tnom=  25.000 temp=  25.000 ******
  
  
 ******  Machine Information  ******
 CPU:
 model name	: Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
 cpu MHz	: 2207.328
  
 OS:
 Linux version 3.10.0-693.el7.x86_64 (builder@kbuilder.dev.centos.org) (gcc version 4.8.5 20150623 (Red Hat 4.8.5-16) (GCC) ) #1 SMP Tue Aug 22 21:09:27 UTC 2017


  ******  HSPICE Threads Information  ******

  Command Line Threads Count :     1
  Available CPU Count        :     2
  Actual Threads Count       :     1


  ****** Statistics of Ignored Elements ******
  Voltage Sources :       1

  ******  Circuit Statistics  ******
  # nodes       =      47 # elements   =      20
  # resistors   =       0 # capacitors =       0 # inductors   =       0
  # mutual_inds =       0 # vccs       =       0 # vcvs        =       0
  # cccs        =       0 # ccvs       =       0 # volt_srcs   =       2
  # curr_srcs   =       0 # diodes     =       0 # bjts        =       0
  # jfets       =       0 # mosfets    =      18 # U elements  =       0
  # T elements  =       0 # W elements =       0 # B elements  =       0
  # S elements  =       0 # P elements =       0 # va device   =       0
  # vector_srcs =       0 # N elements =       0


  ******  Runtime Statistics (seconds)  ******

  analysis           time    # points   tot. iter  conv.iter
  op point           0.00           1           4
  transient          0.04         501        1052         361 rev=         8
  readin             0.01
  errchk             0.00
  setup              0.01
  output             0.00


           peak memory used        310.34 megabytes
           total cpu time            0.06 seconds
           total elapsed time        0.06 seconds
           job started at     02:16:42 03/31/2024
           job ended   at     02:16:42 03/31/2024


 lic: Release hspice token(s) 
 lic: total license checkout elapse time:        0.03(s)
