#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed May 24 08:54:48 2017
# Process ID: 7460
# Current directory: C:/Users/Adrianne/Desktop/TUDO PC MORREU/CURSO_VHDL/seg7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4996 C:\Users\Adrianne\Desktop\TUDO PC MORREU\CURSO_VHDL\seg7\seg7.xpr
# Log file: C:/Users/Adrianne/Desktop/TUDO PC MORREU/CURSO_VHDL/seg7/vivado.log
# Journal file: C:/Users/Adrianne/Desktop/TUDO PC MORREU/CURSO_VHDL/seg7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Adrianne/Desktop/TUDO PC MORREU/CURSO_VHDL/seg7/seg7.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 784.953 ; gain = 133.484
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
open_project C:/Users/Adrianne/Desktop/mux-7seg/mux-7seg.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Adrianne/Desktop/mux-ted/mux-ted.srcs/sources_1/new/clock.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.4/data/ip'.
close_hw
current_project seg7
current_project mux-7seg
current_project seg7
current_project mux-7seg
close [ open C:/Users/Adrianne/Desktop/mux-7seg/mux-7seg.srcs/sources_1/new/clock.vhd w ]
add_files C:/Users/Adrianne/Desktop/mux-7seg/mux-7seg.srcs/sources_1/new/clock.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed May 24 09:04:49 2017] Launched synth_1...
Run output will be captured here: C:/Users/Adrianne/Desktop/mux-7seg/mux-7seg.runs/synth_1/runme.log
[Wed May 24 09:04:49 2017] Launched impl_1...
Run output will be captured here: C:/Users/Adrianne/Desktop/mux-7seg/mux-7seg.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed May 24 09:05:38 2017] Launched synth_1...
Run output will be captured here: C:/Users/Adrianne/Desktop/mux-7seg/mux-7seg.runs/synth_1/runme.log
[Wed May 24 09:05:38 2017] Launched impl_1...
Run output will be captured here: C:/Users/Adrianne/Desktop/mux-7seg/mux-7seg.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28464A
set_property PROGRAM.FILE {C:/Users/Adrianne/Desktop/TUDO PC MORREU/CURSO_VHDL/seg7/seg7.runs/impl_1/main.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
current_project seg7
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/Adrianne/Desktop/TUDO PC MORREU/CURSO_VHDL/seg7/seg7.runs/impl_1/main.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183A28464A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A28464A
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed May 24 09:16:49 2017] Launched synth_1...
Run output will be captured here: C:/Users/Adrianne/Desktop/TUDO PC MORREU/CURSO_VHDL/seg7/seg7.runs/synth_1/runme.log
[Wed May 24 09:16:49 2017] Launched impl_1...
Run output will be captured here: C:/Users/Adrianne/Desktop/TUDO PC MORREU/CURSO_VHDL/seg7/seg7.runs/impl_1/runme.log
open_hw
current_project mux-7seg
update_files -from_files C:/Users/Adrianne/Desktop/mux-7seg/mux-7seg.srcs/sources_1/new/clock.vhd -to_files C:/Users/Adrianne/Desktop/mux-7seg/mux-7seg.srcs/sources_1/new/clock.vhd -filesets [get_filesets *]
ERROR: [Vivado 12-3481] Cannot replace a file with itself: 'C:/Users/Adrianne/Desktop/mux-7seg/mux-7seg.srcs/sources_1/new/clock.vhd'
current_project seg7
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed May 24 09:25:20 2017] Launched synth_1...
Run output will be captured here: C:/Users/Adrianne/Desktop/TUDO PC MORREU/CURSO_VHDL/seg7/seg7.runs/synth_1/runme.log
[Wed May 24 09:25:20 2017] Launched impl_1...
Run output will be captured here: C:/Users/Adrianne/Desktop/TUDO PC MORREU/CURSO_VHDL/seg7/seg7.runs/impl_1/runme.log
current_project mux-7seg
remove_files  C:/Users/Adrianne/Desktop/mux-ted/mux-ted.srcs/sources_1/new/clock.vhd
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Adrianne/Desktop/mux-7seg/mux-7seg.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed May 24 09:25:46 2017] Launched synth_1...
Run output will be captured here: C:/Users/Adrianne/Desktop/mux-7seg/mux-7seg.runs/synth_1/runme.log
[Wed May 24 09:25:46 2017] Launched impl_1...
Run output will be captured here: C:/Users/Adrianne/Desktop/mux-7seg/mux-7seg.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_project
****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adrianne/Desktop/mux-7seg/mux-7seg.hw/webtalk/labtool_webtalk.tcl -notrace
Acesso negado.
INFO: [Common 17-206] Exiting Webtalk at Wed May 24 09:41:05 2017...
