// Seed: 3534890193
module module_0 (
    input wand id_0,
    output wor id_1,
    input supply1 id_2,
    input wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    input tri0 id_7,
    input wor id_8,
    output uwire id_9,
    input supply1 id_10,
    input tri1 id_11,
    output wor id_12,
    input tri0 id_13,
    output uwire id_14,
    output tri id_15
    , id_24, id_25,
    output wor id_16,
    input wire id_17,
    output wire id_18,
    input wire id_19,
    input wire id_20,
    input tri0 id_21,
    input supply0 id_22
);
  tri1 id_26 = 1'b0;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    inout wand id_0,
    input uwire id_1,
    output wire id_2,
    input tri1 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wand id_8,
    output wand id_9,
    input tri0 id_10,
    output wand id_11,
    output tri1 id_12,
    input tri1 id_13,
    output tri0 id_14,
    output wand id_15,
    input uwire id_16,
    input supply1 id_17
);
  wire  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ;
  wire id_54;
  and primCall (
      id_0,
      id_48,
      id_28,
      id_4,
      id_32,
      id_25,
      id_10,
      id_45,
      id_52,
      id_29,
      id_43,
      id_30,
      id_42,
      id_51,
      id_38,
      id_8,
      id_49,
      id_54,
      id_24,
      id_6,
      id_21,
      id_47,
      id_27,
      id_26,
      id_40,
      id_34,
      id_33,
      id_19,
      id_13,
      id_3,
      id_31,
      id_17,
      id_20,
      id_46,
      id_23,
      id_5,
      id_53,
      id_37,
      id_50,
      id_35,
      id_16,
      id_7,
      id_1,
      id_22,
      id_44,
      id_41
  );
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_0,
      id_12,
      id_8,
      id_2,
      id_0,
      id_0,
      id_12,
      id_0,
      id_0,
      id_12,
      id_17,
      id_14,
      id_14,
      id_9,
      id_7,
      id_14,
      id_17,
      id_3,
      id_16,
      id_0
  );
endmodule
