// Lab 2 Part 2
// Design a 4-to-1 multiplexer

// Module 4-to-1 multiplexer
module mux4_to_1 (out, i0, i1, i2, i3, s1, s0);
	
	// Port declaration
	input i0, i1, i2, i3;
	input s0, s1;
	output out;
	
	// Internal wire
	wire s0n, s1n;
	wire y0, y1, y2, y3;
	
	// Not gate (output, input)
	not (s0n, s0);
	not (s1n, s1);
	
	// 3 input and gate (output, input, input, input)
	and (y0, i0, s1n, s0n);
	and (y1, i1, s1n, s0);
	and (y2, i2, s1, s0n);
	and (y3, i3, s1, s0);
	
	// 4 input or gate (output, input, input, input, input)
	or (out, y0, y1, y2, y3);
endmodule
