Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Oct 24 19:36:53 2024
| Host         : LAPTOP-IUC6KUAA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DEMUX_1_4_timing_summary_routed.rpt -pb DEMUX_1_4_timing_summary_routed.pb -rpx DEMUX_1_4_timing_summary_routed.rpx -warn_on_violation
| Design       : DEMUX_1_4
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.266ns  (logic 3.919ns (53.938%)  route 3.347ns (46.062%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.621     2.570    a_IBUF[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.152     2.722 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.726     4.448    y_OBUF[3]
    T12                  OBUF (Prop_obuf_I_O)         2.818     7.266 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.266    y[3]
    T12                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.980ns  (logic 3.691ns (52.881%)  route 3.289ns (47.119%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.621     2.570    a_IBUF[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.124     2.694 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.362    y_OBUF[1]
    U11                  OBUF (Prop_obuf_I_O)         2.618     6.980 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.980    y[1]
    U11                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.851ns  (logic 3.959ns (57.783%)  route 2.892ns (42.217%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  u (IN)
                         net (fo=0)                   0.000     0.000    u
    U9                   IBUF (Prop_ibuf_I_O)         0.978     0.978 r  u_IBUF_inst/O
                         net (fo=4, routed)           1.213     2.191    u_IBUF
    SLICE_X0Y3           LUT3 (Prop_lut3_I1_O)        0.152     2.343 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.679     4.022    y_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         2.829     6.851 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.851    y[0]
    V11                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.603ns  (logic 3.718ns (56.311%)  route 2.885ns (43.689%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  u (IN)
                         net (fo=0)                   0.000     0.000    u
    U9                   IBUF (Prop_ibuf_I_O)         0.978     0.978 r  u_IBUF_inst/O
                         net (fo=4, routed)           1.213     2.191    u_IBUF
    SLICE_X0Y3           LUT3 (Prop_lut3_I1_O)        0.124     2.315 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.986    y_OBUF[2]
    U12                  OBUF (Prop_obuf_I_O)         2.617     6.603 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.603    y[2]
    U12                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.388ns (65.652%)  route 0.726ns (34.348%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.208     0.208 f  a_IBUF[1]_inst/O
                         net (fo=4, routed)           0.408     0.615    a_IBUF[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.045     0.660 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     0.979    y_OBUF[1]
    U11                  OBUF (Prop_obuf_I_O)         1.135     2.114 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.114    y[1]
    U11                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.386ns (64.865%)  route 0.751ns (35.135%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.208     0.208 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           0.409     0.616    a_IBUF[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.045     0.661 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.004    y_OBUF[2]
    U12                  OBUF (Prop_obuf_I_O)         1.133     2.137 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.137    y[2]
    U12                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.451ns (65.501%)  route 0.764ns (34.499%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.208     0.208 r  a_IBUF[1]_inst/O
                         net (fo=4, routed)           0.408     0.615    a_IBUF[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.048     0.663 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.020    y_OBUF[3]
    T12                  OBUF (Prop_obuf_I_O)         1.195     2.215 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.215    y[3]
    T12                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.462ns (65.928%)  route 0.756ns (34.072%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         0.208     0.208 f  a_IBUF[1]_inst/O
                         net (fo=4, routed)           0.409     0.616    a_IBUF[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.049     0.665 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.347     1.013    y_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         1.205     2.218 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.218    y[0]
    V11                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------





