# This is a maptable for nelsis <--> seadif conversion, generated/maintained by 'nelsea'
# Written on: Mon Jan 19 17:09:58 2015
# You can edit this file to control the mapping process
# Each line contains the name of a nelsis cell and its corresponding seadif cell
# The status field may contain the following values:
#    'written'       the cell was successfully written into seadif resp. nelsis
#    'primitive'     the cell is a primitive which should not be read or converted
#    [anything else] the cell will be written if necessary
# To check the consistency of this table: use 'nelsea -C'
#    N E L S I S     |                   S E A D I F                     | nelsis->sdf sdf->nelsis
# view    cellname   | library      function     circuit      layout     |   status      status
#--------------------+---------------------------------------------------+------------------------
 layout   Error_Marker_ test         Error_Marker_ Error_Marker_ Error_Marker_ not_written not_written
 layout   reg_2        test         reg_2        reg_2        reg_2        not_written not_written
 layout   reg_o        test         reg_o        reg_o        reg_o        not_written not_written
 layout   buf_2        test         buf_2        buf_2        buf_2        not_written not_written
 layout   buf_6        test         buf_6        buf_6        buf_6        not_written not_written
 layout   buf_10       test         buf_10       buf_10       buf_10       not_written not_written
 layout   reg_10       test         reg_10       reg_10       reg_10       not_written not_written
 layout   reg_6        test         reg_6        reg_6        reg_6        not_written not_written
 layout   buf_5        test         buf_5        buf_5        buf_5        not_written not_written
 layout   buf_3        test         buf_3        buf_3        buf_3        not_written not_written
 layout   reg_5        test         reg_5        reg_5        reg_5        not_written not_written
 layout   reg_3        test         reg_3        reg_3        reg_3        not_written not_written
 layout   buf_i        test         buf_i        buf_i        buf_i        not_written not_written
 layout   buf_8        test         buf_8        buf_8        buf_8        not_written not_written
 layout   buf_7        test         buf_7        buf_7        buf_7        not_written not_written
 layout   reg_8        test         reg_8        reg_8        reg_8        not_written not_written
 layout   reg_7        test         reg_7        reg_7        reg_7        not_written not_written
 layout   buf_4        test         buf_4        buf_4        buf_4        not_written not_written
 layout   buf_9        test         buf_9        buf_9        buf_9        not_written not_written
 layout   reg_4        test         reg_4        reg_4        reg_4        not_written not_written
 layout   reg_9        test         reg_9        reg_9        reg_9        not_written not_written
 layout   Tmpreg_cluster14180 test         reg_cluster  reg_cluster  Tmp_Cell_    not_written written
 circuit  cap          primitives   cap          cap          $dummy       primitive   primitive
 circuit  res          primitives   res          res          $dummy       primitive   primitive
 circuit  penh         primitives   penh         penh         $dummy       primitive   primitive
 circuit  nenh         primitives   nenh         nenh         $dummy       primitive   primitive
 layout   Error_Marker tmplib       Error_Marker Error_Marker Error_Marker primitive   primitive
