module Data_Path ( 
	
	// register inputs

	input wire clk, mclk, // clock signals
	input wire wen, en, // memory signals 
	input wire clr_A, ld_A,
	input wire clr_B, ld_B, 
	input wire clr_C, ld_C, // used for carry detection
	input wire clr_Z, ld_Z, // used for zero detection
	input wire clr_PC, ld_PC, // used during instruction execution to specify 
	input wire clr_IR, ld_IR, // used to hold instructions and for instruction decoding
	input wire inc_PC,
	
	// MUX controls
	
	input wire [1:0] data_mux, 
	input wire [1:0] im_mux2, 
	input wire im_mux1, a_mux, b_mux, reg_mux,
	
	// ALU operations
	
	input wire [2:0] alu_op, 
	
	// register outputs
	
	output wire [31:0] out_A, 
	output wire [31:0] out_B,
	output wire out_C,
	output wire out_Z,
	output wire [31:0] out_PC,
	output wire [31:0] out_IR,
	
	// address and data bus signals 
	
	output wire [31:0] addr_out, data_out, mem_out, mem_in, 
	output wire [31:0] mem_addr,
	input wire [31:0] data_in 
	);
	 
	
	