vcs \
-R \
-sverilog \
tb_term.sv \
../src/SME.v \
+access+r \
+vcs+fsdbon 
#+define+SDF \
#+maxdelays
#-v /cad/CBDK/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v \
