<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - core/pipeline/scr1_pipe_idu.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">core/pipeline</a> - scr1_pipe_idu.sv<span style="font-size: 80%;"> (source / <a href="scr1_pipe_idu.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryHi">95.4&nbsp;%</td>
            <td class="headerCovTableEntry">474</td>
            <td class="headerCovTableEntry">452</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_pipe_idu.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      Instruction Decoder Unit (IDU)</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : //------------------------------------------------------------------------------</span>
<span id="L7"><span class="lineNum">       7</span>              :  //</span>
<span id="L8"><span class="lineNum">       8</span>              :  // Functionality:</span>
<span id="L9"><span class="lineNum">       9</span>              :  // - Decodes the instruction and creates the appropriate control signals for EXU</span>
<span id="L10"><span class="lineNum">      10</span>              :  //</span>
<span id="L11"><span class="lineNum">      11</span>              :  // Structure:</span>
<span id="L12"><span class="lineNum">      12</span>              :  // - Instruction decoder</span>
<span id="L13"><span class="lineNum">      13</span>              :  // - IDU &lt;-&gt; IFU i/f</span>
<span id="L14"><span class="lineNum">      14</span>              :  // - IDU &lt;-&gt; EXU i/f</span>
<span id="L15"><span class="lineNum">      15</span>              :  //</span>
<span id="L16"><span class="lineNum">      16</span>              : //------------------------------------------------------------------------------</span>
<span id="L17"><span class="lineNum">      17</span>              : </span>
<span id="L18"><span class="lineNum">      18</span>              : `include &quot;scr1_memif.svh&quot;</span>
<span id="L19"><span class="lineNum">      19</span>              : `include &quot;scr1_arch_types.svh&quot;</span>
<span id="L20"><span class="lineNum">      20</span>              : `include &quot;scr1_riscv_isa_decoding.svh&quot;</span>
<span id="L21"><span class="lineNum">      21</span>              : `include &quot;scr1_arch_description.svh&quot;</span>
<span id="L22"><span class="lineNum">      22</span>              : </span>
<span id="L23"><span class="lineNum">      23</span>              : module scr1_pipe_idu</span>
<span id="L24"><span class="lineNum">      24</span>              : (</span>
<span id="L25"><span class="lineNum">      25</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L26"><span class="lineNum">      26</span>              :     input   logic                           rst_n,                  // IDU reset</span>
<span id="L27"><span class="lineNum">      27</span>              :     input   logic                           clk,                    // IDU clock</span>
<span id="L28"><span class="lineNum">      28</span>              : `endif // SCR1_TRGT_SIMULATION</span>
<span id="L29"><span class="lineNum">      29</span>              : </span>
<span id="L30"><span class="lineNum">      30</span>              :     // IFU &lt;-&gt; IDU interface</span>
<span id="L31"><span class="lineNum">      31</span>              :     output  logic                           idu2ifu_rdy_o,          // IDU ready for new data</span>
<span id="L32"><span class="lineNum">      32</span>              :     input   logic [`SCR1_IMEM_DWIDTH-1:0]   ifu2idu_instr_i,        // IFU instruction</span>
<span id="L33"><span class="lineNum">      33</span>              :     input   logic                           ifu2idu_imem_err_i,     // Instruction access fault exception</span>
<span id="L34"><span class="lineNum">      34</span>              :     input   logic                           ifu2idu_err_rvi_hi_i,   // 1 - imem fault when trying to fetch second half of an unaligned RVI instruction</span>
<span id="L35"><span class="lineNum">      35</span>              :     input   logic                           ifu2idu_vd_i,           // IFU request</span>
<span id="L36"><span class="lineNum">      36</span>              : </span>
<span id="L37"><span class="lineNum">      37</span>              :     // IDU &lt;-&gt; EXU interface</span>
<span id="L38"><span class="lineNum">      38</span>              :     output  logic                           idu2exu_req_o,          // IDU request</span>
<span id="L39"><span class="lineNum">      39</span>              :     output  type_scr1_exu_cmd_s             idu2exu_cmd_o,          // IDU command</span>
<span id="L40"><span class="lineNum">      40</span>              :     output  logic                           idu2exu_use_rs1_o,      // Instruction uses rs1</span>
<span id="L41"><span class="lineNum">      41</span>              :     output  logic                           idu2exu_use_rs2_o,      // Instruction uses rs2</span>
<span id="L42"><span class="lineNum">      42</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L43"><span class="lineNum">      43</span>              :     output  logic                           idu2exu_use_rd_o,       // Instruction uses rd</span>
<span id="L44"><span class="lineNum">      44</span>              :     output  logic                           idu2exu_use_imm_o,      // Instruction uses immediate</span>
<span id="L45"><span class="lineNum">      45</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L46"><span class="lineNum">      46</span>              :     input   logic                           exu2idu_rdy_i           // EXU ready for new data</span>
<span id="L47"><span class="lineNum">      47</span>              : );</span>
<span id="L48"><span class="lineNum">      48</span>              : </span>
<span id="L49"><span class="lineNum">      49</span>              : //-------------------------------------------------------------------------------</span>
<span id="L50"><span class="lineNum">      50</span>              : // Local parameters declaration</span>
<span id="L51"><span class="lineNum">      51</span>              : //-------------------------------------------------------------------------------</span>
<span id="L52"><span class="lineNum">      52</span>              : </span>
<span id="L53"><span class="lineNum">      53</span>              : localparam [SCR1_GPR_FIELD_WIDTH-1:0] SCR1_MPRF_ZERO_ADDR   = 5'd0;</span>
<span id="L54"><span class="lineNum">      54</span>              : localparam [SCR1_GPR_FIELD_WIDTH-1:0] SCR1_MPRF_RA_ADDR     = 5'd1;</span>
<span id="L55"><span class="lineNum">      55</span>              : localparam [SCR1_GPR_FIELD_WIDTH-1:0] SCR1_MPRF_SP_ADDR     = 5'd2;</span>
<span id="L56"><span class="lineNum">      56</span>              : </span>
<span id="L57"><span class="lineNum">      57</span>              : //-------------------------------------------------------------------------------</span>
<span id="L58"><span class="lineNum">      58</span>              : // Local signals declaration</span>
<span id="L59"><span class="lineNum">      59</span>              : //-------------------------------------------------------------------------------</span>
<span id="L60"><span class="lineNum">      60</span>              : </span>
<span id="L61"><span class="lineNum">      61</span>              : logic [`SCR1_IMEM_DWIDTH-1:0]       instr;</span>
<span id="L62"><span class="lineNum">      62</span>              : type_scr1_instr_type_e              instr_type;</span>
<span id="L63"><span class="lineNum">      63</span>              : type_scr1_rvi_opcode_e              rvi_opcode;</span>
<span id="L64"><span class="lineNum">      64</span>              : logic                               rvi_illegal;</span>
<span id="L65"><span class="lineNum">      65</span>              : logic [2:0]                         funct3;</span>
<span id="L66"><span class="lineNum">      66</span>              : logic [6:0]                         funct7;</span>
<span id="L67"><span class="lineNum">      67</span>              : logic [11:0]                        funct12;</span>
<span id="L68"><span class="lineNum">      68</span>              : logic [4:0]                         shamt;</span>
<span id="L69"><span class="lineNum">      69</span>              : `ifdef SCR1_RVC_EXT</span>
<span id="L70"><span class="lineNum">      70</span>              : logic                               rvc_illegal;</span>
<span id="L71"><span class="lineNum">      71</span>              : `endif  // SCR1_RVC_EXT</span>
<span id="L72"><span class="lineNum">      72</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L73"><span class="lineNum">      73</span>              : logic                               rve_illegal;</span>
<span id="L74"><span class="lineNum">      74</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L75"><span class="lineNum">      75</span>              : </span>
<span id="L76"><span class="lineNum">      76</span>              : //-------------------------------------------------------------------------------</span>
<span id="L77"><span class="lineNum">      77</span>              : // Instruction decoding</span>
<span id="L78"><span class="lineNum">      78</span>              : //-------------------------------------------------------------------------------</span>
<span id="L79"><span class="lineNum">      79</span>              : </span>
<span id="L80"><span class="lineNum">      80</span>              : assign idu2ifu_rdy_o  = exu2idu_rdy_i;</span>
<span id="L81"><span class="lineNum">      81</span>              : assign idu2exu_req_o  = ifu2idu_vd_i;</span>
<span id="L82"><span class="lineNum">      82</span>              : assign instr          = ifu2idu_instr_i;</span>
<span id="L83"><span class="lineNum">      83</span>              : </span>
<span id="L84"><span class="lineNum">      84</span>              : // RVI / RVC</span>
<span id="L85"><span class="lineNum">      85</span>              : assign instr_type   = type_scr1_instr_type_e'(instr[1:0]);</span>
<span id="L86"><span class="lineNum">      86</span>              : </span>
<span id="L87"><span class="lineNum">      87</span>              : // RVI / RVC fields</span>
<span id="L88"><span class="lineNum">      88</span>              : assign rvi_opcode   = type_scr1_rvi_opcode_e'(instr[6:2]);                          // RVI</span>
<span id="L89"><span class="lineNum">      89</span>              : assign funct3       = (instr_type == SCR1_INSTR_RVI) ? instr[14:12] : instr[15:13]; // RVI / RVC</span>
<span id="L90"><span class="lineNum">      90</span>              : assign funct7       = instr[31:25];                                                 // RVI</span>
<span id="L91"><span class="lineNum">      91</span>              : assign funct12      = instr[31:20];                                                 // RVI (SYSTEM)</span>
<span id="L92"><span class="lineNum">      92</span>              : assign shamt        = instr[24:20];                                                 // RVI</span>
<span id="L93"><span class="lineNum">      93</span>              : </span>
<span id="L94"><span class="lineNum">      94</span>              : // RV32I(MC) decode</span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L96"><span class="lineNum">      96</span>              :     // Defaults</span>
<span id="L97"><span class="lineNum">      97</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.instr_rvc   = 1'b0;</span></span>
<span id="L98"><span class="lineNum">      98</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_REG;</span></span>
<span id="L99"><span class="lineNum">      99</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_NONE;</span></span>
<span id="L100"><span class="lineNum">     100</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_PC_IMM;</span></span>
<span id="L101"><span class="lineNum">     101</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.lsu_cmd     = SCR1_LSU_CMD_NONE;</span></span>
<span id="L102"><span class="lineNum">     102</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.csr_op      = SCR1_CSR_OP_REG;</span></span>
<span id="L103"><span class="lineNum">     103</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.csr_cmd     = SCR1_CSR_CMD_NONE;</span></span>
<span id="L104"><span class="lineNum">     104</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_NONE;</span></span>
<span id="L105"><span class="lineNum">     105</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.jump_req    = 1'b0;</span></span>
<span id="L106"><span class="lineNum">     106</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.branch_req  = 1'b0;</span></span>
<span id="L107"><span class="lineNum">     107</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.mret_req    = 1'b0;</span></span>
<span id="L108"><span class="lineNum">     108</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.fencei_req  = 1'b0;</span></span>
<span id="L109"><span class="lineNum">     109</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.wfi_req     = 1'b0;</span></span>
<span id="L110"><span class="lineNum">     110</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.rs1_addr    = '0;</span></span>
<span id="L111"><span class="lineNum">     111</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.rs2_addr    = '0;</span></span>
<span id="L112"><span class="lineNum">     112</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.rd_addr     = '0;</span></span>
<span id="L113"><span class="lineNum">     113</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.imm         = '0;</span></span>
<span id="L114"><span class="lineNum">     114</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.exc_req     = 1'b0;</span></span>
<span id="L115"><span class="lineNum">     115</span> <span class="tlaGNC">           1 :     idu2exu_cmd_o.exc_code    = SCR1_EXC_CODE_INSTR_MISALIGN;</span></span>
<span id="L116"><span class="lineNum">     116</span>              : </span>
<span id="L117"><span class="lineNum">     117</span>              :     // Clock gating</span>
<span id="L118"><span class="lineNum">     118</span> <span class="tlaGNC">           1 :     idu2exu_use_rs1_o         = 1'b0;</span></span>
<span id="L119"><span class="lineNum">     119</span> <span class="tlaGNC">           1 :     idu2exu_use_rs2_o         = 1'b0;</span></span>
<span id="L120"><span class="lineNum">     120</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L121"><span class="lineNum">     121</span> <span class="tlaGNC">           1 :     idu2exu_use_rd_o          = 1'b0;</span></span>
<span id="L122"><span class="lineNum">     122</span> <span class="tlaGNC">           1 :     idu2exu_use_imm_o         = 1'b0;</span></span>
<span id="L123"><span class="lineNum">     123</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L124"><span class="lineNum">     124</span>              : </span>
<span id="L125"><span class="lineNum">     125</span> <span class="tlaGNC">           1 :     rvi_illegal             = 1'b0;</span></span>
<span id="L126"><span class="lineNum">     126</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L127"><span class="lineNum">     127</span>              :     rve_illegal             = 1'b0;</span>
<span id="L128"><span class="lineNum">     128</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L129"><span class="lineNum">     129</span>              : `ifdef SCR1_RVC_EXT</span>
<span id="L130"><span class="lineNum">     130</span> <span class="tlaGNC">           1 :     rvc_illegal             = 1'b0;</span></span>
<span id="L131"><span class="lineNum">     131</span>              : `endif  // SCR1_RVC_EXT</span>
<span id="L132"><span class="lineNum">     132</span>              : </span>
<span id="L133"><span class="lineNum">     133</span>              :     // Check for IMEM access fault</span>
<span id="L134"><span class="lineNum">     134</span> <span class="tlaUNC tlaBgUNC">           0 :     if (ifu2idu_imem_err_i) begin</span></span>
<span id="L135"><span class="lineNum">     135</span> <span class="tlaUNC">           0 :         idu2exu_cmd_o.exc_req     = 1'b1;</span></span>
<span id="L136"><span class="lineNum">     136</span> <span class="tlaUNC">           0 :         idu2exu_cmd_o.exc_code    = SCR1_EXC_CODE_INSTR_ACCESS_FAULT;</span></span>
<span id="L137"><span class="lineNum">     137</span> <span class="tlaUNC">           0 :         idu2exu_cmd_o.instr_rvc   = ifu2idu_err_rvi_hi_i;</span></span>
<span id="L138"><span class="lineNum">     138</span> <span class="tlaGNC tlaBgGNC">     1284497 :     end else begin  // no imem fault</span></span>
<span id="L139"><span class="lineNum">     139</span> <span class="tlaGNC">     1284497 :         case (instr_type)</span></span>
<span id="L140"><span class="lineNum">     140</span> <span class="tlaGNC">     1880280 :             SCR1_INSTR_RVI  : begin</span></span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaGNC">      940140 :                 idu2exu_cmd_o.rs1_addr    = instr[19:15];</span></span>
<span id="L142"><span class="lineNum">     142</span> <span class="tlaGNC">      940140 :                 idu2exu_cmd_o.rs2_addr    = instr[24:20];</span></span>
<span id="L143"><span class="lineNum">     143</span> <span class="tlaGNC">      940140 :                 idu2exu_cmd_o.rd_addr     = instr[11:7];</span></span>
<span id="L144"><span class="lineNum">     144</span> <span class="tlaGNC">      940140 :                 case (rvi_opcode)</span></span>
<span id="L145"><span class="lineNum">     145</span> <span class="tlaGNC">       65456 :                     SCR1_OPCODE_AUIPC           : begin</span></span>
<span id="L146"><span class="lineNum">     146</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L147"><span class="lineNum">     147</span> <span class="tlaGNC">       32728 :                         idu2exu_use_rd_o          = 1'b1;</span></span>
<span id="L148"><span class="lineNum">     148</span> <span class="tlaGNC">       32728 :                         idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L149"><span class="lineNum">     149</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L150"><span class="lineNum">     150</span> <span class="tlaGNC">       32728 :                         idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_PC_IMM;</span></span>
<span id="L151"><span class="lineNum">     151</span> <span class="tlaGNC">       32728 :                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_SUM2;</span></span>
<span id="L152"><span class="lineNum">     152</span> <span class="tlaGNC">       32728 :                         idu2exu_cmd_o.imm         = {instr[31:12], 12'b0};</span></span>
<span id="L153"><span class="lineNum">     153</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L154"><span class="lineNum">     154</span>              :                         if (instr[11])          rve_illegal = 1'b1;</span>
<span id="L155"><span class="lineNum">     155</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L156"><span class="lineNum">     156</span>              :                     end // SCR1_OPCODE_AUIPC</span>
<span id="L157"><span class="lineNum">     157</span>              : </span>
<span id="L158"><span class="lineNum">     158</span> <span class="tlaGNC">       88742 :                     SCR1_OPCODE_LUI             : begin</span></span>
<span id="L159"><span class="lineNum">     159</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L160"><span class="lineNum">     160</span> <span class="tlaGNC">       44371 :                         idu2exu_use_rd_o          = 1'b1;</span></span>
<span id="L161"><span class="lineNum">     161</span> <span class="tlaGNC">       44371 :                         idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L162"><span class="lineNum">     162</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L163"><span class="lineNum">     163</span> <span class="tlaGNC">       44371 :                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IMM;</span></span>
<span id="L164"><span class="lineNum">     164</span> <span class="tlaGNC">       44371 :                         idu2exu_cmd_o.imm         = {instr[31:12], 12'b0};</span></span>
<span id="L165"><span class="lineNum">     165</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L166"><span class="lineNum">     166</span>              :                         if (instr[11])          rve_illegal = 1'b1;</span>
<span id="L167"><span class="lineNum">     167</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L168"><span class="lineNum">     168</span>              :                     end // SCR1_OPCODE_LUI</span>
<span id="L169"><span class="lineNum">     169</span>              : </span>
<span id="L170"><span class="lineNum">     170</span> <span class="tlaGNC">       49658 :                     SCR1_OPCODE_JAL             : begin</span></span>
<span id="L171"><span class="lineNum">     171</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaGNC">       24829 :                         idu2exu_use_rd_o          = 1'b1;</span></span>
<span id="L173"><span class="lineNum">     173</span> <span class="tlaGNC">       24829 :                         idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L174"><span class="lineNum">     174</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L175"><span class="lineNum">     175</span> <span class="tlaGNC">       24829 :                         idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_PC_IMM;</span></span>
<span id="L176"><span class="lineNum">     176</span> <span class="tlaGNC">       24829 :                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_INC_PC;</span></span>
<span id="L177"><span class="lineNum">     177</span> <span class="tlaGNC">       24829 :                         idu2exu_cmd_o.jump_req    = 1'b1;</span></span>
<span id="L178"><span class="lineNum">     178</span> <span class="tlaGNC">       24829 :                         idu2exu_cmd_o.imm         = {{12{instr[31]}}, instr[19:12], instr[20], instr[30:21], 1'b0};</span></span>
<span id="L179"><span class="lineNum">     179</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L180"><span class="lineNum">     180</span>              :                         if (instr[11])          rve_illegal = 1'b1;</span>
<span id="L181"><span class="lineNum">     181</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L182"><span class="lineNum">     182</span>              :                     end // SCR1_OPCODE_JAL</span>
<span id="L183"><span class="lineNum">     183</span>              : </span>
<span id="L184"><span class="lineNum">     184</span> <span class="tlaGNC">      230562 :                     SCR1_OPCODE_LOAD            : begin</span></span>
<span id="L185"><span class="lineNum">     185</span> <span class="tlaGNC">      115281 :                         idu2exu_use_rs1_o         = 1'b1;</span></span>
<span id="L186"><span class="lineNum">     186</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L187"><span class="lineNum">     187</span> <span class="tlaGNC">      115281 :                         idu2exu_use_rd_o          = 1'b1;</span></span>
<span id="L188"><span class="lineNum">     188</span> <span class="tlaGNC">      115281 :                         idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L189"><span class="lineNum">     189</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L190"><span class="lineNum">     190</span> <span class="tlaGNC">      115281 :                         idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_REG_IMM;</span></span>
<span id="L191"><span class="lineNum">     191</span> <span class="tlaGNC">      115281 :                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_LSU;</span></span>
<span id="L192"><span class="lineNum">     192</span> <span class="tlaGNC">      115281 :                         idu2exu_cmd_o.imm         = {{21{instr[31]}}, instr[30:20]};</span></span>
<span id="L193"><span class="lineNum">     193</span> <span class="tlaGNC">      115281 :                         case (funct3)</span></span>
<span id="L194"><span class="lineNum">     194</span> <span class="tlaGNC">       38178 :                             3'b000  : idu2exu_cmd_o.lsu_cmd = SCR1_LSU_CMD_LB;</span></span>
<span id="L195"><span class="lineNum">     195</span> <span class="tlaGNC">       63692 :                             3'b001  : idu2exu_cmd_o.lsu_cmd = SCR1_LSU_CMD_LH;</span></span>
<span id="L196"><span class="lineNum">     196</span> <span class="tlaGNC">       74950 :                             3'b010  : idu2exu_cmd_o.lsu_cmd = SCR1_LSU_CMD_LW;</span></span>
<span id="L197"><span class="lineNum">     197</span> <span class="tlaGNC">       49880 :                             3'b100  : idu2exu_cmd_o.lsu_cmd = SCR1_LSU_CMD_LBU;</span></span>
<span id="L198"><span class="lineNum">     198</span> <span class="tlaGNC">        2846 :                             3'b101  : idu2exu_cmd_o.lsu_cmd = SCR1_LSU_CMD_LHU;</span></span>
<span id="L199"><span class="lineNum">     199</span> <span class="tlaGNC">        1016 :                             default : rvi_illegal = 1'b1;</span></span>
<span id="L200"><span class="lineNum">     200</span>              :                         endcase // funct3</span>
<span id="L201"><span class="lineNum">     201</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L202"><span class="lineNum">     202</span>              :                         if (instr[11] | instr[19])  rve_illegal = 1'b1;</span>
<span id="L203"><span class="lineNum">     203</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L204"><span class="lineNum">     204</span>              :                     end // SCR1_OPCODE_LOAD</span>
<span id="L205"><span class="lineNum">     205</span>              : </span>
<span id="L206"><span class="lineNum">     206</span> <span class="tlaGNC">      417558 :                     SCR1_OPCODE_STORE           : begin</span></span>
<span id="L207"><span class="lineNum">     207</span> <span class="tlaGNC">      208779 :                         idu2exu_use_rs1_o         = 1'b1;</span></span>
<span id="L208"><span class="lineNum">     208</span> <span class="tlaGNC">      208779 :                         idu2exu_use_rs2_o         = 1'b1;</span></span>
<span id="L209"><span class="lineNum">     209</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L210"><span class="lineNum">     210</span> <span class="tlaGNC">      208779 :                         idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L211"><span class="lineNum">     211</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L212"><span class="lineNum">     212</span> <span class="tlaGNC">      208779 :                         idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_REG_IMM;</span></span>
<span id="L213"><span class="lineNum">     213</span> <span class="tlaGNC">      208779 :                         idu2exu_cmd_o.imm         = {{21{instr[31]}}, instr[30:25], instr[11:7]};</span></span>
<span id="L214"><span class="lineNum">     214</span> <span class="tlaGNC">      208779 :                         case (funct3)</span></span>
<span id="L215"><span class="lineNum">     215</span> <span class="tlaGNC">       94632 :                             3'b000  : idu2exu_cmd_o.lsu_cmd = SCR1_LSU_CMD_SB;</span></span>
<span id="L216"><span class="lineNum">     216</span> <span class="tlaGNC">        7172 :                             3'b001  : idu2exu_cmd_o.lsu_cmd = SCR1_LSU_CMD_SH;</span></span>
<span id="L217"><span class="lineNum">     217</span> <span class="tlaGNC">      315754 :                             3'b010  : idu2exu_cmd_o.lsu_cmd = SCR1_LSU_CMD_SW;</span></span>
<span id="L218"><span class="lineNum">     218</span> <span class="tlaUNC tlaBgUNC">           0 :                             default : rvi_illegal = 1'b1;</span></span>
<span id="L219"><span class="lineNum">     219</span>              :                         endcase // funct3</span>
<span id="L220"><span class="lineNum">     220</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L221"><span class="lineNum">     221</span>              :                         if (instr[19] | instr[24])  rve_illegal = 1'b1;</span>
<span id="L222"><span class="lineNum">     222</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L223"><span class="lineNum">     223</span>              :                     end // SCR1_OPCODE_STORE</span>
<span id="L224"><span class="lineNum">     224</span>              : </span>
<span id="L225"><span class="lineNum">     225</span> <span class="tlaGNC tlaBgGNC">      185706 :                     SCR1_OPCODE_OP              : begin</span></span>
<span id="L226"><span class="lineNum">     226</span> <span class="tlaGNC">       92853 :                         idu2exu_use_rs1_o         = 1'b1;</span></span>
<span id="L227"><span class="lineNum">     227</span> <span class="tlaGNC">       92853 :                         idu2exu_use_rs2_o         = 1'b1;</span></span>
<span id="L228"><span class="lineNum">     228</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L229"><span class="lineNum">     229</span> <span class="tlaGNC">       92853 :                         idu2exu_use_rd_o          = 1'b1;</span></span>
<span id="L230"><span class="lineNum">     230</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L231"><span class="lineNum">     231</span> <span class="tlaGNC">       92853 :                         idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_REG;</span></span>
<span id="L232"><span class="lineNum">     232</span> <span class="tlaGNC">       92853 :                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IALU;</span></span>
<span id="L233"><span class="lineNum">     233</span> <span class="tlaGNC">       92853 :                         case (funct7)</span></span>
<span id="L234"><span class="lineNum">     234</span> <span class="tlaGNC">       98900 :                             7'b0000000 : begin</span></span>
<span id="L235"><span class="lineNum">     235</span> <span class="tlaGNC">       49450 :                                 case (funct3)</span></span>
<span id="L236"><span class="lineNum">     236</span> <span class="tlaGNC">       46678 :                                     3'b000  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_ADD;</span></span>
<span id="L237"><span class="lineNum">     237</span> <span class="tlaGNC">        1702 :                                     3'b001  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_SLL;</span></span>
<span id="L238"><span class="lineNum">     238</span> <span class="tlaGNC">        4088 :                                     3'b010  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_SUB_LT;</span></span>
<span id="L239"><span class="lineNum">     239</span> <span class="tlaGNC">        1636 :                                     3'b011  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_SUB_LTU;</span></span>
<span id="L240"><span class="lineNum">     240</span> <span class="tlaGNC">       17250 :                                     3'b100  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_XOR;</span></span>
<span id="L241"><span class="lineNum">     241</span> <span class="tlaGNC">        1744 :                                     3'b101  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_SRL;</span></span>
<span id="L242"><span class="lineNum">     242</span> <span class="tlaGNC">       14176 :                                     3'b110  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_OR;</span></span>
<span id="L243"><span class="lineNum">     243</span> <span class="tlaGNC">       11626 :                                     3'b111  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_AND;</span></span>
<span id="L244"><span class="lineNum">     244</span>              :                                 endcase // funct3</span>
<span id="L245"><span class="lineNum">     245</span>              :                             end // 7'b0000000</span>
<span id="L246"><span class="lineNum">     246</span>              : </span>
<span id="L247"><span class="lineNum">     247</span> <span class="tlaGNC">       11070 :                             7'b0100000 : begin</span></span>
<span id="L248"><span class="lineNum">     248</span> <span class="tlaGNC">        5535 :                                 case (funct3)</span></span>
<span id="L249"><span class="lineNum">     249</span> <span class="tlaGNC">        9434 :                                     3'b000  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_SUB;</span></span>
<span id="L250"><span class="lineNum">     250</span> <span class="tlaGNC">         366 :                                     3'b101  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_SRA;</span></span>
<span id="L251"><span class="lineNum">     251</span> <span class="tlaGNC">        1270 :                                     default : rvi_illegal = 1'b1;</span></span>
<span id="L252"><span class="lineNum">     252</span>              :                                 endcase // funct3</span>
<span id="L253"><span class="lineNum">     253</span>              :                             end // 7'b0100000</span>
<span id="L254"><span class="lineNum">     254</span>              : `ifdef SCR1_RVM_EXT</span>
<span id="L255"><span class="lineNum">     255</span> <span class="tlaGNC">       61080 :                             7'b0000001 : begin</span></span>
<span id="L256"><span class="lineNum">     256</span> <span class="tlaGNC">       30540 :                                 case (funct3)</span></span>
<span id="L257"><span class="lineNum">     257</span> <span class="tlaGNC">       42744 :                                     3'b000  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_MUL;</span></span>
<span id="L258"><span class="lineNum">     258</span> <span class="tlaGNC">        1318 :                                     3'b001  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_MULH;</span></span>
<span id="L259"><span class="lineNum">     259</span> <span class="tlaGNC">        1446 :                                     3'b010  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_MULHSU;</span></span>
<span id="L260"><span class="lineNum">     260</span> <span class="tlaGNC">        1598 :                                     3'b011  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_MULHU;</span></span>
<span id="L261"><span class="lineNum">     261</span> <span class="tlaGNC">        1360 :                                     3'b100  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_DIV;</span></span>
<span id="L262"><span class="lineNum">     262</span> <span class="tlaGNC">        2284 :                                     3'b101  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_DIVU;</span></span>
<span id="L263"><span class="lineNum">     263</span> <span class="tlaGNC">        1242 :                                     3'b110  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_REM;</span></span>
<span id="L264"><span class="lineNum">     264</span> <span class="tlaGNC">        9088 :                                     3'b111  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_REMU;</span></span>
<span id="L265"><span class="lineNum">     265</span>              :                                 endcase // funct3</span>
<span id="L266"><span class="lineNum">     266</span>              :                             end // 7'b0000001</span>
<span id="L267"><span class="lineNum">     267</span>              : `endif  // SCR1_RVM_EXT</span>
<span id="L268"><span class="lineNum">     268</span> <span class="tlaGNC">       14656 :                             default : rvi_illegal = 1'b1;</span></span>
<span id="L269"><span class="lineNum">     269</span>              :                         endcase // funct7</span>
<span id="L270"><span class="lineNum">     270</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L271"><span class="lineNum">     271</span>              :                         if (instr[11] | instr[19] | instr[24])  rve_illegal = 1'b1;</span>
<span id="L272"><span class="lineNum">     272</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L273"><span class="lineNum">     273</span>              :                     end // SCR1_OPCODE_OP</span>
<span id="L274"><span class="lineNum">     274</span>              : </span>
<span id="L275"><span class="lineNum">     275</span> <span class="tlaGNC">      462794 :                     SCR1_OPCODE_OP_IMM          : begin</span></span>
<span id="L276"><span class="lineNum">     276</span> <span class="tlaGNC">      231397 :                         idu2exu_use_rs1_o         = 1'b1;</span></span>
<span id="L277"><span class="lineNum">     277</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L278"><span class="lineNum">     278</span> <span class="tlaGNC">      231397 :                         idu2exu_use_rd_o          = 1'b1;</span></span>
<span id="L279"><span class="lineNum">     279</span> <span class="tlaGNC">      231397 :                         idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L280"><span class="lineNum">     280</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L281"><span class="lineNum">     281</span> <span class="tlaGNC">      231397 :                         idu2exu_cmd_o.imm         = {{21{instr[31]}}, instr[30:20]};</span></span>
<span id="L282"><span class="lineNum">     282</span> <span class="tlaGNC">      231397 :                         idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_IMM;</span></span>
<span id="L283"><span class="lineNum">     283</span> <span class="tlaGNC">      231397 :                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IALU;</span></span>
<span id="L284"><span class="lineNum">     284</span> <span class="tlaGNC">      231397 :                         case (funct3)</span></span>
<span id="L285"><span class="lineNum">     285</span> <span class="tlaGNC">      285982 :                             3'b000  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_ADD;        // ADDI</span></span>
<span id="L286"><span class="lineNum">     286</span> <span class="tlaGNC">        3252 :                             3'b010  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_SUB_LT;     // SLTI</span></span>
<span id="L287"><span class="lineNum">     287</span> <span class="tlaGNC">        2144 :                             3'b011  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_SUB_LTU;    // SLTIU</span></span>
<span id="L288"><span class="lineNum">     288</span> <span class="tlaGNC">        2816 :                             3'b100  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_XOR;        // XORI</span></span>
<span id="L289"><span class="lineNum">     289</span> <span class="tlaGNC">        1348 :                             3'b110  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_OR;         // ORI</span></span>
<span id="L290"><span class="lineNum">     290</span> <span class="tlaGNC">       62170 :                             3'b111  : idu2exu_cmd_o.ialu_cmd  = SCR1_IALU_CMD_AND;        // ANDI</span></span>
<span id="L291"><span class="lineNum">     291</span> <span class="tlaGNC">       37150 :                             3'b001  : begin</span></span>
<span id="L292"><span class="lineNum">     292</span> <span class="tlaGNC">       18575 :                                 case (funct7)</span></span>
<span id="L293"><span class="lineNum">     293</span> <span class="tlaGNC">       36248 :                                     7'b0000000  : begin</span></span>
<span id="L294"><span class="lineNum">     294</span>              :                                         // SLLI</span>
<span id="L295"><span class="lineNum">     295</span> <span class="tlaGNC">       18124 :                                         idu2exu_cmd_o.imm         = `SCR1_XLEN'(shamt);   // zero-extend</span></span>
<span id="L296"><span class="lineNum">     296</span> <span class="tlaGNC">       18124 :                                         idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_SLL;</span></span>
<span id="L297"><span class="lineNum">     297</span>              :                                     end</span>
<span id="L298"><span class="lineNum">     298</span> <span class="tlaGNC">         902 :                                     default     : rvi_illegal   = 1'b1;</span></span>
<span id="L299"><span class="lineNum">     299</span>              :                                 endcase // funct7</span>
<span id="L300"><span class="lineNum">     300</span>              :                             end</span>
<span id="L301"><span class="lineNum">     301</span> <span class="tlaGNC">       67932 :                             3'b101  : begin</span></span>
<span id="L302"><span class="lineNum">     302</span> <span class="tlaGNC">       33966 :                                 case (funct7)</span></span>
<span id="L303"><span class="lineNum">     303</span> <span class="tlaGNC">       48994 :                                     7'b0000000  : begin</span></span>
<span id="L304"><span class="lineNum">     304</span>              :                                         // SRLI</span>
<span id="L305"><span class="lineNum">     305</span> <span class="tlaGNC">       24497 :                                         idu2exu_cmd_o.imm         = `SCR1_XLEN'(shamt);   // zero-extend</span></span>
<span id="L306"><span class="lineNum">     306</span> <span class="tlaGNC">       24497 :                                         idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_SRL;</span></span>
<span id="L307"><span class="lineNum">     307</span>              :                                     end</span>
<span id="L308"><span class="lineNum">     308</span> <span class="tlaGNC">       13602 :                                     7'b0100000  : begin</span></span>
<span id="L309"><span class="lineNum">     309</span>              :                                         // SRAI</span>
<span id="L310"><span class="lineNum">     310</span> <span class="tlaGNC">        6801 :                                         idu2exu_cmd_o.imm         = `SCR1_XLEN'(shamt);   // zero-extend</span></span>
<span id="L311"><span class="lineNum">     311</span> <span class="tlaGNC">        6801 :                                         idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_SRA;</span></span>
<span id="L312"><span class="lineNum">     312</span>              :                                     end</span>
<span id="L313"><span class="lineNum">     313</span> <span class="tlaGNC">        5336 :                                     default     : rvi_illegal   = 1'b1;</span></span>
<span id="L314"><span class="lineNum">     314</span>              :                                 endcase // funct7</span>
<span id="L315"><span class="lineNum">     315</span>              :                             end</span>
<span id="L316"><span class="lineNum">     316</span>              :                         endcase // funct3</span>
<span id="L317"><span class="lineNum">     317</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L318"><span class="lineNum">     318</span>              :                         if (instr[11] | instr[19])  rve_illegal = 1'b1;</span>
<span id="L319"><span class="lineNum">     319</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L320"><span class="lineNum">     320</span>              :                     end // SCR1_OPCODE_OP_IMM</span>
<span id="L321"><span class="lineNum">     321</span>              : </span>
<span id="L322"><span class="lineNum">     322</span> <span class="tlaGNC">         898 :                     SCR1_OPCODE_MISC_MEM    : begin</span></span>
<span id="L323"><span class="lineNum">     323</span> <span class="tlaGNC">         449 :                         case (funct3)</span></span>
<span id="L324"><span class="lineNum">     324</span> <span class="tlaGNC">         870 :                             3'b000  : begin</span></span>
<span id="L325"><span class="lineNum">     325</span> <span class="tlaGNC">          92 :                                 if (~|{instr[31:28], instr[19:15], instr[11:7]}) begin</span></span>
<span id="L326"><span class="lineNum">     326</span>              :                                     // FENCE = NOP</span>
<span id="L327"><span class="lineNum">     327</span>              :                                 end</span>
<span id="L328"><span class="lineNum">     328</span> <span class="tlaGNC">          92 :                                 else rvi_illegal = 1'b1;</span></span>
<span id="L329"><span class="lineNum">     329</span>              :                             end</span>
<span id="L330"><span class="lineNum">     330</span> <span class="tlaGNC">          22 :                             3'b001  : begin</span></span>
<span id="L331"><span class="lineNum">     331</span> <span class="tlaUNC tlaBgUNC">           0 :                                 if (~|{instr[31:15], instr[11:7]}) begin</span></span>
<span id="L332"><span class="lineNum">     332</span>              :                                     // FENCE.I</span>
<span id="L333"><span class="lineNum">     333</span> <span class="tlaGNC tlaBgGNC">          11 :                                     idu2exu_cmd_o.fencei_req    = 1'b1;</span></span>
<span id="L334"><span class="lineNum">     334</span>              :                                 end</span>
<span id="L335"><span class="lineNum">     335</span> <span class="tlaUNC tlaBgUNC">           0 :                                 else rvi_illegal = 1'b1;</span></span>
<span id="L336"><span class="lineNum">     336</span>              :                             end</span>
<span id="L337"><span class="lineNum">     337</span> <span class="tlaGNC tlaBgGNC">           6 :                             default : rvi_illegal = 1'b1;</span></span>
<span id="L338"><span class="lineNum">     338</span>              :                         endcase // funct3</span>
<span id="L339"><span class="lineNum">     339</span>              :                     end // SCR1_OPCODE_MISC_MEM</span>
<span id="L340"><span class="lineNum">     340</span>              : </span>
<span id="L341"><span class="lineNum">     341</span> <span class="tlaGNC">      357022 :                     SCR1_OPCODE_BRANCH          : begin</span></span>
<span id="L342"><span class="lineNum">     342</span> <span class="tlaGNC">      178511 :                         idu2exu_use_rs1_o         = 1'b1;</span></span>
<span id="L343"><span class="lineNum">     343</span> <span class="tlaGNC">      178511 :                         idu2exu_use_rs2_o         = 1'b1;</span></span>
<span id="L344"><span class="lineNum">     344</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L345"><span class="lineNum">     345</span> <span class="tlaGNC">      178511 :                         idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L346"><span class="lineNum">     346</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L347"><span class="lineNum">     347</span> <span class="tlaGNC">      178511 :                         idu2exu_cmd_o.imm         = {{20{instr[31]}}, instr[7], instr[30:25], instr[11:8], 1'b0};</span></span>
<span id="L348"><span class="lineNum">     348</span> <span class="tlaGNC">      178511 :                         idu2exu_cmd_o.branch_req  = 1'b1;</span></span>
<span id="L349"><span class="lineNum">     349</span> <span class="tlaGNC">      178511 :                         idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_PC_IMM;</span></span>
<span id="L350"><span class="lineNum">     350</span> <span class="tlaGNC">      178511 :                         idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_REG;</span></span>
<span id="L351"><span class="lineNum">     351</span> <span class="tlaGNC">      178511 :                         case (funct3)</span></span>
<span id="L352"><span class="lineNum">     352</span> <span class="tlaGNC">      207198 :                             3'b000  : idu2exu_cmd_o.ialu_cmd = SCR1_IALU_CMD_SUB_EQ;</span></span>
<span id="L353"><span class="lineNum">     353</span> <span class="tlaGNC">      116726 :                             3'b001  : idu2exu_cmd_o.ialu_cmd = SCR1_IALU_CMD_SUB_NE;</span></span>
<span id="L354"><span class="lineNum">     354</span> <span class="tlaGNC">        6940 :                             3'b100  : idu2exu_cmd_o.ialu_cmd = SCR1_IALU_CMD_SUB_LT;</span></span>
<span id="L355"><span class="lineNum">     355</span> <span class="tlaGNC">        9128 :                             3'b101  : idu2exu_cmd_o.ialu_cmd = SCR1_IALU_CMD_SUB_GE;</span></span>
<span id="L356"><span class="lineNum">     356</span> <span class="tlaGNC">        6376 :                             3'b110  : idu2exu_cmd_o.ialu_cmd = SCR1_IALU_CMD_SUB_LTU;</span></span>
<span id="L357"><span class="lineNum">     357</span> <span class="tlaGNC">       10654 :                             3'b111  : idu2exu_cmd_o.ialu_cmd = SCR1_IALU_CMD_SUB_GEU;</span></span>
<span id="L358"><span class="lineNum">     358</span> <span class="tlaUNC tlaBgUNC">           0 :                             default : rvi_illegal = 1'b1;</span></span>
<span id="L359"><span class="lineNum">     359</span>              :                         endcase // funct3</span>
<span id="L360"><span class="lineNum">     360</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L361"><span class="lineNum">     361</span>              :                         if (instr[19] | instr[24])  rve_illegal = 1'b1;</span>
<span id="L362"><span class="lineNum">     362</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L363"><span class="lineNum">     363</span>              :                     end // SCR1_OPCODE_BRANCH</span>
<span id="L364"><span class="lineNum">     364</span>              : </span>
<span id="L365"><span class="lineNum">     365</span> <span class="tlaGNC tlaBgGNC">        1012 :                     SCR1_OPCODE_JALR        : begin</span></span>
<span id="L366"><span class="lineNum">     366</span> <span class="tlaGNC">         506 :                         idu2exu_use_rs1_o     = 1'b1;</span></span>
<span id="L367"><span class="lineNum">     367</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L368"><span class="lineNum">     368</span> <span class="tlaGNC">         506 :                         idu2exu_use_rd_o      = 1'b1;</span></span>
<span id="L369"><span class="lineNum">     369</span> <span class="tlaGNC">         506 :                         idu2exu_use_imm_o     = 1'b1;</span></span>
<span id="L370"><span class="lineNum">     370</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L371"><span class="lineNum">     371</span> <span class="tlaGNC">         506 :                         case (funct3)</span></span>
<span id="L372"><span class="lineNum">     372</span> <span class="tlaGNC">        1012 :                             3'b000  : begin</span></span>
<span id="L373"><span class="lineNum">     373</span>              :                                 // JALR</span>
<span id="L374"><span class="lineNum">     374</span> <span class="tlaGNC">         506 :                                 idu2exu_cmd_o.sum2_op   = SCR1_SUM2_OP_REG_IMM;</span></span>
<span id="L375"><span class="lineNum">     375</span> <span class="tlaGNC">         506 :                                 idu2exu_cmd_o.rd_wb_sel = SCR1_RD_WB_INC_PC;</span></span>
<span id="L376"><span class="lineNum">     376</span> <span class="tlaGNC">         506 :                                 idu2exu_cmd_o.jump_req  = 1'b1;</span></span>
<span id="L377"><span class="lineNum">     377</span> <span class="tlaGNC">         506 :                                 idu2exu_cmd_o.imm       = {{21{instr[31]}}, instr[30:20]};</span></span>
<span id="L378"><span class="lineNum">     378</span>              :                             end</span>
<span id="L379"><span class="lineNum">     379</span> <span class="tlaUNC tlaBgUNC">           0 :                             default : rvi_illegal = 1'b1;</span></span>
<span id="L380"><span class="lineNum">     380</span>              :                         endcase</span>
<span id="L381"><span class="lineNum">     381</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L382"><span class="lineNum">     382</span>              :                         if (instr[11] | instr[19])  rve_illegal = 1'b1;</span>
<span id="L383"><span class="lineNum">     383</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L384"><span class="lineNum">     384</span>              :                     end // SCR1_OPCODE_JALR</span>
<span id="L385"><span class="lineNum">     385</span>              : </span>
<span id="L386"><span class="lineNum">     386</span> <span class="tlaGNC tlaBgGNC">        7038 :                     SCR1_OPCODE_SYSTEM      : begin</span></span>
<span id="L387"><span class="lineNum">     387</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L388"><span class="lineNum">     388</span> <span class="tlaGNC">        3519 :                         idu2exu_use_rd_o      = 1'b1;</span></span>
<span id="L389"><span class="lineNum">     389</span> <span class="tlaGNC">        3519 :                         idu2exu_use_imm_o     = 1'b1;</span></span>
<span id="L390"><span class="lineNum">     390</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L391"><span class="lineNum">     391</span> <span class="tlaGNC">        3519 :                         idu2exu_cmd_o.imm     = `SCR1_XLEN'({funct3, instr[31:20]});      // {funct3, CSR address}</span></span>
<span id="L392"><span class="lineNum">     392</span> <span class="tlaGNC">        3519 :                         case (funct3)</span></span>
<span id="L393"><span class="lineNum">     393</span> <span class="tlaGNC">        1846 :                             3'b000  : begin</span></span>
<span id="L394"><span class="lineNum">     394</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L395"><span class="lineNum">     395</span> <span class="tlaGNC">         923 :                                 idu2exu_use_rd_o    = 1'b0;</span></span>
<span id="L396"><span class="lineNum">     396</span> <span class="tlaGNC">         923 :                                 idu2exu_use_imm_o   = 1'b0;</span></span>
<span id="L397"><span class="lineNum">     397</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L398"><span class="lineNum">     398</span> <span class="tlaGNC">         923 :                                 case ({instr[19:15], instr[11:7]})</span></span>
<span id="L399"><span class="lineNum">     399</span> <span class="tlaGNC">        1618 :                                     10'd0 : begin</span></span>
<span id="L400"><span class="lineNum">     400</span> <span class="tlaGNC">         809 :                                         case (funct12)</span></span>
<span id="L401"><span class="lineNum">     401</span> <span class="tlaGNC">         634 :                                             12'h000 : begin</span></span>
<span id="L402"><span class="lineNum">     402</span>              :                                                 // ECALL</span>
<span id="L403"><span class="lineNum">     403</span> <span class="tlaGNC">         317 :                                                 idu2exu_cmd_o.exc_req     = 1'b1;</span></span>
<span id="L404"><span class="lineNum">     404</span> <span class="tlaGNC">         317 :                                                 idu2exu_cmd_o.exc_code    = SCR1_EXC_CODE_ECALL_M;</span></span>
<span id="L405"><span class="lineNum">     405</span>              :                                             end</span>
<span id="L406"><span class="lineNum">     406</span> <span class="tlaUNC tlaBgUNC">           0 :                                             12'h001 : begin</span></span>
<span id="L407"><span class="lineNum">     407</span>              :                                                 // EBREAK</span>
<span id="L408"><span class="lineNum">     408</span> <span class="tlaUNC">           0 :                                                 idu2exu_cmd_o.exc_req     = 1'b1;</span></span>
<span id="L409"><span class="lineNum">     409</span> <span class="tlaUNC">           0 :                                                 idu2exu_cmd_o.exc_code    = SCR1_EXC_CODE_BREAKPOINT;</span></span>
<span id="L410"><span class="lineNum">     410</span>              :                                             end</span>
<span id="L411"><span class="lineNum">     411</span> <span class="tlaGNC tlaBgGNC">         488 :                                             12'h302 : begin</span></span>
<span id="L412"><span class="lineNum">     412</span>              :                                                 // MRET</span>
<span id="L413"><span class="lineNum">     413</span> <span class="tlaGNC">         244 :                                                 idu2exu_cmd_o.mret_req    = 1'b1;</span></span>
<span id="L414"><span class="lineNum">     414</span>              :                                             end</span>
<span id="L415"><span class="lineNum">     415</span> <span class="tlaGNC">         496 :                                             12'h105 : begin</span></span>
<span id="L416"><span class="lineNum">     416</span>              :                                                 // WFI</span>
<span id="L417"><span class="lineNum">     417</span> <span class="tlaGNC">         248 :                                                 idu2exu_cmd_o.wfi_req     = 1'b1;</span></span>
<span id="L418"><span class="lineNum">     418</span>              :                                             end</span>
<span id="L419"><span class="lineNum">     419</span> <span class="tlaUNC tlaBgUNC">           0 :                                             default : rvi_illegal = 1'b1;</span></span>
<span id="L420"><span class="lineNum">     420</span>              :                                         endcase // funct12</span>
<span id="L421"><span class="lineNum">     421</span>              :                                     end</span>
<span id="L422"><span class="lineNum">     422</span> <span class="tlaGNC tlaBgGNC">         228 :                                     default : rvi_illegal = 1'b1;</span></span>
<span id="L423"><span class="lineNum">     423</span>              :                                 endcase // {instr[19:15], instr[11:7]}</span>
<span id="L424"><span class="lineNum">     424</span>              :                             end</span>
<span id="L425"><span class="lineNum">     425</span> <span class="tlaGNC">        2108 :                             3'b001  : begin</span></span>
<span id="L426"><span class="lineNum">     426</span>              :                                 // CSRRW</span>
<span id="L427"><span class="lineNum">     427</span> <span class="tlaGNC">        1054 :                                 idu2exu_use_rs1_o             = 1'b1;</span></span>
<span id="L428"><span class="lineNum">     428</span> <span class="tlaGNC">        1054 :                                 idu2exu_cmd_o.rd_wb_sel       = SCR1_RD_WB_CSR;</span></span>
<span id="L429"><span class="lineNum">     429</span> <span class="tlaGNC">        1054 :                                 idu2exu_cmd_o.csr_cmd         = SCR1_CSR_CMD_WRITE;</span></span>
<span id="L430"><span class="lineNum">     430</span> <span class="tlaGNC">        1054 :                                 idu2exu_cmd_o.csr_op          = SCR1_CSR_OP_REG;</span></span>
<span id="L431"><span class="lineNum">     431</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L432"><span class="lineNum">     432</span>              :                                 if (instr[11] | instr[19])  rve_illegal = 1'b1;</span>
<span id="L433"><span class="lineNum">     433</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L434"><span class="lineNum">     434</span>              :                             end</span>
<span id="L435"><span class="lineNum">     435</span> <span class="tlaGNC">        2328 :                             3'b010  : begin</span></span>
<span id="L436"><span class="lineNum">     436</span>              :                                 // CSRRS</span>
<span id="L437"><span class="lineNum">     437</span> <span class="tlaGNC">        1164 :                                 idu2exu_use_rs1_o             = 1'b1;</span></span>
<span id="L438"><span class="lineNum">     438</span> <span class="tlaGNC">        1164 :                                 idu2exu_cmd_o.rd_wb_sel       = SCR1_RD_WB_CSR;</span></span>
<span id="L439"><span class="lineNum">     439</span> <span class="tlaGNC">        1164 :                                 idu2exu_cmd_o.csr_cmd         = SCR1_CSR_CMD_SET;</span></span>
<span id="L440"><span class="lineNum">     440</span> <span class="tlaGNC">        1164 :                                 idu2exu_cmd_o.csr_op          = SCR1_CSR_OP_REG;</span></span>
<span id="L441"><span class="lineNum">     441</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L442"><span class="lineNum">     442</span>              :                                 if (instr[11] | instr[19])  rve_illegal = 1'b1;</span>
<span id="L443"><span class="lineNum">     443</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L444"><span class="lineNum">     444</span>              :                             end</span>
<span id="L445"><span class="lineNum">     445</span> <span class="tlaGNC">          66 :                             3'b011  : begin</span></span>
<span id="L446"><span class="lineNum">     446</span>              :                                 // CSRRC</span>
<span id="L447"><span class="lineNum">     447</span> <span class="tlaGNC">          33 :                                 idu2exu_use_rs1_o             = 1'b1;</span></span>
<span id="L448"><span class="lineNum">     448</span> <span class="tlaGNC">          33 :                                 idu2exu_cmd_o.rd_wb_sel       = SCR1_RD_WB_CSR;</span></span>
<span id="L449"><span class="lineNum">     449</span> <span class="tlaGNC">          33 :                                 idu2exu_cmd_o.csr_cmd         = SCR1_CSR_CMD_CLEAR;</span></span>
<span id="L450"><span class="lineNum">     450</span> <span class="tlaGNC">          33 :                                 idu2exu_cmd_o.csr_op          = SCR1_CSR_OP_REG;</span></span>
<span id="L451"><span class="lineNum">     451</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L452"><span class="lineNum">     452</span>              :                                 if (instr[11] | instr[19])  rve_illegal = 1'b1;</span>
<span id="L453"><span class="lineNum">     453</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L454"><span class="lineNum">     454</span>              :                             end</span>
<span id="L455"><span class="lineNum">     455</span> <span class="tlaGNC">         628 :                             3'b101  : begin</span></span>
<span id="L456"><span class="lineNum">     456</span>              :                                 // CSRRWI</span>
<span id="L457"><span class="lineNum">     457</span> <span class="tlaGNC">         314 :                                 idu2exu_use_rs1_o             = 1'b1;             // zimm</span></span>
<span id="L458"><span class="lineNum">     458</span> <span class="tlaGNC">         314 :                                 idu2exu_cmd_o.rd_wb_sel       = SCR1_RD_WB_CSR;</span></span>
<span id="L459"><span class="lineNum">     459</span> <span class="tlaGNC">         314 :                                 idu2exu_cmd_o.csr_cmd         = SCR1_CSR_CMD_WRITE;</span></span>
<span id="L460"><span class="lineNum">     460</span> <span class="tlaGNC">         314 :                                 idu2exu_cmd_o.csr_op          = SCR1_CSR_OP_IMM;</span></span>
<span id="L461"><span class="lineNum">     461</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L462"><span class="lineNum">     462</span>              :                                 if (instr[11])              rve_illegal = 1'b1;</span>
<span id="L463"><span class="lineNum">     463</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L464"><span class="lineNum">     464</span>              :                             end</span>
<span id="L465"><span class="lineNum">     465</span> <span class="tlaGNC">          32 :                             3'b110  : begin</span></span>
<span id="L466"><span class="lineNum">     466</span>              :                                 // CSRRSI</span>
<span id="L467"><span class="lineNum">     467</span> <span class="tlaGNC">          16 :                                 idu2exu_use_rs1_o             = 1'b1;             // zimm</span></span>
<span id="L468"><span class="lineNum">     468</span> <span class="tlaGNC">          16 :                                 idu2exu_cmd_o.rd_wb_sel       = SCR1_RD_WB_CSR;</span></span>
<span id="L469"><span class="lineNum">     469</span> <span class="tlaGNC">          16 :                                 idu2exu_cmd_o.csr_cmd         = SCR1_CSR_CMD_SET;</span></span>
<span id="L470"><span class="lineNum">     470</span> <span class="tlaGNC">          16 :                                 idu2exu_cmd_o.csr_op          = SCR1_CSR_OP_IMM;</span></span>
<span id="L471"><span class="lineNum">     471</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L472"><span class="lineNum">     472</span>              :                                 if (instr[11])              rve_illegal = 1'b1;</span>
<span id="L473"><span class="lineNum">     473</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L474"><span class="lineNum">     474</span>              :                             end</span>
<span id="L475"><span class="lineNum">     475</span> <span class="tlaGNC">          30 :                             3'b111  : begin</span></span>
<span id="L476"><span class="lineNum">     476</span>              :                                 // CSRRCI</span>
<span id="L477"><span class="lineNum">     477</span> <span class="tlaGNC">          15 :                                 idu2exu_use_rs1_o             = 1'b1;             // zimm</span></span>
<span id="L478"><span class="lineNum">     478</span> <span class="tlaGNC">          15 :                                 idu2exu_cmd_o.rd_wb_sel       = SCR1_RD_WB_CSR;</span></span>
<span id="L479"><span class="lineNum">     479</span> <span class="tlaGNC">          15 :                                 idu2exu_cmd_o.csr_cmd         = SCR1_CSR_CMD_CLEAR;</span></span>
<span id="L480"><span class="lineNum">     480</span> <span class="tlaGNC">          15 :                                 idu2exu_cmd_o.csr_op          = SCR1_CSR_OP_IMM;</span></span>
<span id="L481"><span class="lineNum">     481</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L482"><span class="lineNum">     482</span>              :                                 if (instr[11])              rve_illegal = 1'b1;</span>
<span id="L483"><span class="lineNum">     483</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L484"><span class="lineNum">     484</span>              :                             end</span>
<span id="L485"><span class="lineNum">     485</span> <span class="tlaUNC tlaBgUNC">           0 :                             default : rvi_illegal = 1'b1;</span></span>
<span id="L486"><span class="lineNum">     486</span>              :                         endcase // funct3</span>
<span id="L487"><span class="lineNum">     487</span>              :                     end // SCR1_OPCODE_SYSTEM</span>
<span id="L488"><span class="lineNum">     488</span>              : </span>
<span id="L489"><span class="lineNum">     489</span> <span class="tlaGNC tlaBgGNC">       13834 :                     default : begin</span></span>
<span id="L490"><span class="lineNum">     490</span> <span class="tlaGNC">        6917 :                         rvi_illegal = 1'b1;</span></span>
<span id="L491"><span class="lineNum">     491</span>              :                     end</span>
<span id="L492"><span class="lineNum">     492</span>              :                 endcase // rvi_opcode</span>
<span id="L493"><span class="lineNum">     493</span>              :             end // SCR1_INSTR_RVI</span>
<span id="L494"><span class="lineNum">     494</span>              : </span>
<span id="L495"><span class="lineNum">     495</span>              : `ifdef SCR1_RVC_EXT</span>
<span id="L496"><span class="lineNum">     496</span>              : </span>
<span id="L497"><span class="lineNum">     497</span>              :             // Quadrant 0</span>
<span id="L498"><span class="lineNum">     498</span> <span class="tlaGNC">      151416 :             SCR1_INSTR_RVC0 : begin</span></span>
<span id="L499"><span class="lineNum">     499</span> <span class="tlaGNC">       75708 :                 idu2exu_cmd_o.instr_rvc   = 1'b1;</span></span>
<span id="L500"><span class="lineNum">     500</span> <span class="tlaGNC">       75708 :                 idu2exu_use_rs1_o         = 1'b1;</span></span>
<span id="L501"><span class="lineNum">     501</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L502"><span class="lineNum">     502</span> <span class="tlaGNC">       75708 :                 idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L503"><span class="lineNum">     503</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L504"><span class="lineNum">     504</span> <span class="tlaGNC">       75708 :                 case (funct3)</span></span>
<span id="L505"><span class="lineNum">     505</span> <span class="tlaGNC">        9188 :                     3'b000  : begin</span></span>
<span id="L506"><span class="lineNum">     506</span> <span class="tlaGNC">        1012 :                         if (~|instr[12:5])      rvc_illegal = 1'b1;</span></span>
<span id="L507"><span class="lineNum">     507</span>              :                         // C.ADDI4SPN</span>
<span id="L508"><span class="lineNum">     508</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L509"><span class="lineNum">     509</span> <span class="tlaGNC">        4594 :                         idu2exu_use_rd_o          = 1'b1;</span></span>
<span id="L510"><span class="lineNum">     510</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L511"><span class="lineNum">     511</span> <span class="tlaGNC">        4594 :                         idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_ADD;</span></span>
<span id="L512"><span class="lineNum">     512</span> <span class="tlaGNC">        4594 :                         idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_IMM;</span></span>
<span id="L513"><span class="lineNum">     513</span> <span class="tlaGNC">        4594 :                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IALU;</span></span>
<span id="L514"><span class="lineNum">     514</span> <span class="tlaGNC">        4594 :                         idu2exu_cmd_o.rs1_addr    = SCR1_MPRF_SP_ADDR;</span></span>
<span id="L515"><span class="lineNum">     515</span> <span class="tlaGNC">        4594 :                         idu2exu_cmd_o.rd_addr     = {2'b01, instr[4:2]};</span></span>
<span id="L516"><span class="lineNum">     516</span> <span class="tlaGNC">        4594 :                         idu2exu_cmd_o.imm         = {22'd0, instr[10:7], instr[12:11], instr[5], instr[6], 2'b00};</span></span>
<span id="L517"><span class="lineNum">     517</span>              :                     end</span>
<span id="L518"><span class="lineNum">     518</span> <span class="tlaGNC">       89254 :                     3'b010  : begin</span></span>
<span id="L519"><span class="lineNum">     519</span>              :                         // C.LW</span>
<span id="L520"><span class="lineNum">     520</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L521"><span class="lineNum">     521</span> <span class="tlaGNC">       44627 :                         idu2exu_use_rd_o          = 1'b1;</span></span>
<span id="L522"><span class="lineNum">     522</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L523"><span class="lineNum">     523</span> <span class="tlaGNC">       44627 :                         idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_REG_IMM;</span></span>
<span id="L524"><span class="lineNum">     524</span> <span class="tlaGNC">       44627 :                         idu2exu_cmd_o.lsu_cmd     = SCR1_LSU_CMD_LW;</span></span>
<span id="L525"><span class="lineNum">     525</span> <span class="tlaGNC">       44627 :                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_LSU;</span></span>
<span id="L526"><span class="lineNum">     526</span> <span class="tlaGNC">       44627 :                         idu2exu_cmd_o.rs1_addr    = {2'b01, instr[9:7]};</span></span>
<span id="L527"><span class="lineNum">     527</span> <span class="tlaGNC">       44627 :                         idu2exu_cmd_o.rd_addr     = {2'b01, instr[4:2]};</span></span>
<span id="L528"><span class="lineNum">     528</span> <span class="tlaGNC">       44627 :                         idu2exu_cmd_o.imm         = {25'd0, instr[5], instr[12:10], instr[6], 2'b00};</span></span>
<span id="L529"><span class="lineNum">     529</span>              :                     end</span>
<span id="L530"><span class="lineNum">     530</span> <span class="tlaGNC">       50756 :                     3'b110  : begin</span></span>
<span id="L531"><span class="lineNum">     531</span>              :                         // C.SW</span>
<span id="L532"><span class="lineNum">     532</span> <span class="tlaGNC">       25378 :                         idu2exu_use_rs2_o         = 1'b1;</span></span>
<span id="L533"><span class="lineNum">     533</span> <span class="tlaGNC">       25378 :                         idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_REG_IMM;</span></span>
<span id="L534"><span class="lineNum">     534</span> <span class="tlaGNC">       25378 :                         idu2exu_cmd_o.lsu_cmd     = SCR1_LSU_CMD_SW;</span></span>
<span id="L535"><span class="lineNum">     535</span> <span class="tlaGNC">       25378 :                         idu2exu_cmd_o.rs1_addr    = {2'b01, instr[9:7]};</span></span>
<span id="L536"><span class="lineNum">     536</span> <span class="tlaGNC">       25378 :                         idu2exu_cmd_o.rs2_addr    = {2'b01, instr[4:2]};</span></span>
<span id="L537"><span class="lineNum">     537</span> <span class="tlaGNC">       25378 :                         idu2exu_cmd_o.imm         = {25'd0, instr[5], instr[12:10], instr[6], 2'b00};</span></span>
<span id="L538"><span class="lineNum">     538</span>              :                     end</span>
<span id="L539"><span class="lineNum">     539</span> <span class="tlaGNC">        2218 :                     default : begin</span></span>
<span id="L540"><span class="lineNum">     540</span> <span class="tlaGNC">        1109 :                         rvc_illegal = 1'b1;</span></span>
<span id="L541"><span class="lineNum">     541</span>              :                     end</span>
<span id="L542"><span class="lineNum">     542</span>              :                 endcase // funct3</span>
<span id="L543"><span class="lineNum">     543</span>              :             end // Quadrant 0</span>
<span id="L544"><span class="lineNum">     544</span>              : </span>
<span id="L545"><span class="lineNum">     545</span>              :             // Quadrant 1</span>
<span id="L546"><span class="lineNum">     546</span> <span class="tlaGNC">      349758 :             SCR1_INSTR_RVC1 : begin</span></span>
<span id="L547"><span class="lineNum">     547</span> <span class="tlaGNC">      174879 :                 idu2exu_cmd_o.instr_rvc   = 1'b1;</span></span>
<span id="L548"><span class="lineNum">     548</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L549"><span class="lineNum">     549</span> <span class="tlaGNC">      174879 :                 idu2exu_use_rd_o          = 1'b1;</span></span>
<span id="L550"><span class="lineNum">     550</span> <span class="tlaGNC">      174879 :                 idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L551"><span class="lineNum">     551</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L552"><span class="lineNum">     552</span> <span class="tlaGNC">      174879 :                 case (funct3)</span></span>
<span id="L553"><span class="lineNum">     553</span> <span class="tlaGNC">      148038 :                     3'b000  : begin</span></span>
<span id="L554"><span class="lineNum">     554</span>              :                         // C.ADDI / C.NOP</span>
<span id="L555"><span class="lineNum">     555</span> <span class="tlaGNC">       74019 :                         idu2exu_use_rs1_o         = 1'b1;</span></span>
<span id="L556"><span class="lineNum">     556</span> <span class="tlaGNC">       74019 :                         idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_ADD;</span></span>
<span id="L557"><span class="lineNum">     557</span> <span class="tlaGNC">       74019 :                         idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_IMM;</span></span>
<span id="L558"><span class="lineNum">     558</span> <span class="tlaGNC">       74019 :                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IALU;</span></span>
<span id="L559"><span class="lineNum">     559</span> <span class="tlaGNC">       74019 :                         idu2exu_cmd_o.rs1_addr    = instr[11:7];</span></span>
<span id="L560"><span class="lineNum">     560</span> <span class="tlaGNC">       74019 :                         idu2exu_cmd_o.rd_addr     = instr[11:7];</span></span>
<span id="L561"><span class="lineNum">     561</span> <span class="tlaGNC">       74019 :                         idu2exu_cmd_o.imm         = {{27{instr[12]}}, instr[6:2]};</span></span>
<span id="L562"><span class="lineNum">     562</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L563"><span class="lineNum">     563</span>              :                         if (instr[11])          rve_illegal = 1'b1;</span>
<span id="L564"><span class="lineNum">     564</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L565"><span class="lineNum">     565</span>              :                     end</span>
<span id="L566"><span class="lineNum">     566</span> <span class="tlaGNC">        6130 :                     3'b001  : begin</span></span>
<span id="L567"><span class="lineNum">     567</span>              :                         // C.JAL</span>
<span id="L568"><span class="lineNum">     568</span> <span class="tlaGNC">        3065 :                         idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_PC_IMM;</span></span>
<span id="L569"><span class="lineNum">     569</span> <span class="tlaGNC">        3065 :                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_INC_PC;</span></span>
<span id="L570"><span class="lineNum">     570</span> <span class="tlaGNC">        3065 :                         idu2exu_cmd_o.jump_req    = 1'b1;</span></span>
<span id="L571"><span class="lineNum">     571</span> <span class="tlaGNC">        3065 :                         idu2exu_cmd_o.rd_addr     = SCR1_MPRF_RA_ADDR;</span></span>
<span id="L572"><span class="lineNum">     572</span> <span class="tlaGNC">        3065 :                         idu2exu_cmd_o.imm         = {{21{instr[12]}}, instr[8], instr[10:9], instr[6], instr[7], instr[2], instr[11], instr[5:3], 1'b0};</span></span>
<span id="L573"><span class="lineNum">     573</span>              :                     end</span>
<span id="L574"><span class="lineNum">     574</span> <span class="tlaGNC">       72636 :                     3'b010  : begin</span></span>
<span id="L575"><span class="lineNum">     575</span>              :                         // C.LI</span>
<span id="L576"><span class="lineNum">     576</span> <span class="tlaGNC">       36318 :                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IMM;</span></span>
<span id="L577"><span class="lineNum">     577</span> <span class="tlaGNC">       36318 :                         idu2exu_cmd_o.rd_addr     = instr[11:7];</span></span>
<span id="L578"><span class="lineNum">     578</span> <span class="tlaGNC">       36318 :                         idu2exu_cmd_o.imm         = {{27{instr[12]}}, instr[6:2]};</span></span>
<span id="L579"><span class="lineNum">     579</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L580"><span class="lineNum">     580</span>              :                         if (instr[11])          rve_illegal = 1'b1;</span>
<span id="L581"><span class="lineNum">     581</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L582"><span class="lineNum">     582</span>              :                     end</span>
<span id="L583"><span class="lineNum">     583</span> <span class="tlaGNC">       15842 :                     3'b011  : begin</span></span>
<span id="L584"><span class="lineNum">     584</span> <span class="tlaUNC tlaBgUNC">           0 :                         if (~|{instr[12], instr[6:2]}) rvc_illegal = 1'b1;</span></span>
<span id="L585"><span class="lineNum">     585</span> <span class="tlaGNC tlaBgGNC">        2062 :                         if (instr[11:7] == SCR1_MPRF_SP_ADDR) begin</span></span>
<span id="L586"><span class="lineNum">     586</span>              :                             // C.ADDI16SP</span>
<span id="L587"><span class="lineNum">     587</span> <span class="tlaGNC">        1031 :                             idu2exu_use_rs1_o         = 1'b1;</span></span>
<span id="L588"><span class="lineNum">     588</span> <span class="tlaGNC">        1031 :                             idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_ADD;</span></span>
<span id="L589"><span class="lineNum">     589</span> <span class="tlaGNC">        1031 :                             idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_IMM;</span></span>
<span id="L590"><span class="lineNum">     590</span> <span class="tlaGNC">        1031 :                             idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IALU;</span></span>
<span id="L591"><span class="lineNum">     591</span> <span class="tlaGNC">        1031 :                             idu2exu_cmd_o.rs1_addr    = SCR1_MPRF_SP_ADDR;</span></span>
<span id="L592"><span class="lineNum">     592</span> <span class="tlaGNC">        1031 :                             idu2exu_cmd_o.rd_addr     = SCR1_MPRF_SP_ADDR;</span></span>
<span id="L593"><span class="lineNum">     593</span> <span class="tlaGNC">        1031 :                             idu2exu_cmd_o.imm         = {{23{instr[12]}}, instr[4:3], instr[5], instr[2], instr[6], 4'd0};</span></span>
<span id="L594"><span class="lineNum">     594</span> <span class="tlaGNC">        6890 :                         end else begin</span></span>
<span id="L595"><span class="lineNum">     595</span>              :                             // C.LUI</span>
<span id="L596"><span class="lineNum">     596</span> <span class="tlaGNC">        6890 :                             idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IMM;</span></span>
<span id="L597"><span class="lineNum">     597</span> <span class="tlaGNC">        6890 :                             idu2exu_cmd_o.rd_addr     = instr[11:7];</span></span>
<span id="L598"><span class="lineNum">     598</span> <span class="tlaGNC">        6890 :                             idu2exu_cmd_o.imm         = {{15{instr[12]}}, instr[6:2], 12'd0};</span></span>
<span id="L599"><span class="lineNum">     599</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L600"><span class="lineNum">     600</span>              :                             if (instr[11])          rve_illegal = 1'b1;</span>
<span id="L601"><span class="lineNum">     601</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L602"><span class="lineNum">     602</span>              :                         end</span>
<span id="L603"><span class="lineNum">     603</span>              :                     end</span>
<span id="L604"><span class="lineNum">     604</span> <span class="tlaGNC">       19564 :                     3'b100  : begin</span></span>
<span id="L605"><span class="lineNum">     605</span> <span class="tlaGNC">        9782 :                         idu2exu_cmd_o.rs1_addr    = {2'b01, instr[9:7]};</span></span>
<span id="L606"><span class="lineNum">     606</span> <span class="tlaGNC">        9782 :                         idu2exu_cmd_o.rd_addr     = {2'b01, instr[9:7]};</span></span>
<span id="L607"><span class="lineNum">     607</span> <span class="tlaGNC">        9782 :                         idu2exu_cmd_o.rs2_addr    = {2'b01, instr[4:2]};</span></span>
<span id="L608"><span class="lineNum">     608</span> <span class="tlaGNC">        9782 :                         idu2exu_use_rs1_o         = 1'b1;</span></span>
<span id="L609"><span class="lineNum">     609</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L610"><span class="lineNum">     610</span> <span class="tlaGNC">        9782 :                         idu2exu_use_rd_o          = 1'b1;</span></span>
<span id="L611"><span class="lineNum">     611</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L612"><span class="lineNum">     612</span> <span class="tlaGNC">        9782 :                         case (instr[11:10])</span></span>
<span id="L613"><span class="lineNum">     613</span> <span class="tlaGNC">        3688 :                             2'b00   : begin</span></span>
<span id="L614"><span class="lineNum">     614</span> <span class="tlaUNC tlaBgUNC">           0 :                                 if (instr[12])          rvc_illegal = 1'b1;</span></span>
<span id="L615"><span class="lineNum">     615</span>              :                                 // C.SRLI</span>
<span id="L616"><span class="lineNum">     616</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L617"><span class="lineNum">     617</span> <span class="tlaGNC tlaBgGNC">        1844 :                                 idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L618"><span class="lineNum">     618</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L619"><span class="lineNum">     619</span> <span class="tlaGNC">        1844 :                                 idu2exu_cmd_o.imm         = {27'd0, instr[6:2]};</span></span>
<span id="L620"><span class="lineNum">     620</span> <span class="tlaGNC">        1844 :                                 idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_SRL;</span></span>
<span id="L621"><span class="lineNum">     621</span> <span class="tlaGNC">        1844 :                                 idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_IMM;</span></span>
<span id="L622"><span class="lineNum">     622</span> <span class="tlaGNC">        1844 :                                 idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IALU;</span></span>
<span id="L623"><span class="lineNum">     623</span>              :                             end</span>
<span id="L624"><span class="lineNum">     624</span> <span class="tlaGNC">        4186 :                             2'b01   : begin</span></span>
<span id="L625"><span class="lineNum">     625</span> <span class="tlaUNC tlaBgUNC">           0 :                                 if (instr[12])          rvc_illegal = 1'b1;</span></span>
<span id="L626"><span class="lineNum">     626</span>              :                                 // C.SRAI</span>
<span id="L627"><span class="lineNum">     627</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L628"><span class="lineNum">     628</span> <span class="tlaGNC tlaBgGNC">        2093 :                                 idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L629"><span class="lineNum">     629</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L630"><span class="lineNum">     630</span> <span class="tlaGNC">        2093 :                                 idu2exu_cmd_o.imm         = {27'd0, instr[6:2]};</span></span>
<span id="L631"><span class="lineNum">     631</span> <span class="tlaGNC">        2093 :                                 idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_SRA;</span></span>
<span id="L632"><span class="lineNum">     632</span> <span class="tlaGNC">        2093 :                                 idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_IMM;</span></span>
<span id="L633"><span class="lineNum">     633</span> <span class="tlaGNC">        2093 :                                 idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IALU;</span></span>
<span id="L634"><span class="lineNum">     634</span>              :                             end</span>
<span id="L635"><span class="lineNum">     635</span> <span class="tlaGNC">        3156 :                             2'b10   : begin</span></span>
<span id="L636"><span class="lineNum">     636</span>              :                                 // C.ANDI</span>
<span id="L637"><span class="lineNum">     637</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L638"><span class="lineNum">     638</span> <span class="tlaGNC">        1578 :                                 idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L639"><span class="lineNum">     639</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L640"><span class="lineNum">     640</span> <span class="tlaGNC">        1578 :                                 idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_AND;</span></span>
<span id="L641"><span class="lineNum">     641</span> <span class="tlaGNC">        1578 :                                 idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_IMM;</span></span>
<span id="L642"><span class="lineNum">     642</span> <span class="tlaGNC">        1578 :                                 idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IALU;</span></span>
<span id="L643"><span class="lineNum">     643</span> <span class="tlaGNC">        1578 :                                 idu2exu_cmd_o.imm         = {{27{instr[12]}}, instr[6:2]};</span></span>
<span id="L644"><span class="lineNum">     644</span>              :                             end</span>
<span id="L645"><span class="lineNum">     645</span> <span class="tlaGNC">        8534 :                             2'b11   : begin</span></span>
<span id="L646"><span class="lineNum">     646</span> <span class="tlaGNC">        4267 :                                 idu2exu_use_rs2_o         = 1'b1;</span></span>
<span id="L647"><span class="lineNum">     647</span> <span class="tlaGNC">        4267 :                                 case ({instr[12], instr[6:5]})</span></span>
<span id="L648"><span class="lineNum">     648</span> <span class="tlaGNC">        3594 :                                     3'b000  : begin</span></span>
<span id="L649"><span class="lineNum">     649</span>              :                                         // C.SUB</span>
<span id="L650"><span class="lineNum">     650</span> <span class="tlaGNC">        1797 :                                         idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_SUB;</span></span>
<span id="L651"><span class="lineNum">     651</span> <span class="tlaGNC">        1797 :                                         idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_REG;</span></span>
<span id="L652"><span class="lineNum">     652</span> <span class="tlaGNC">        1797 :                                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IALU;</span></span>
<span id="L653"><span class="lineNum">     653</span>              :                                     end</span>
<span id="L654"><span class="lineNum">     654</span> <span class="tlaGNC">        1218 :                                     3'b001  : begin</span></span>
<span id="L655"><span class="lineNum">     655</span>              :                                         // C.XOR</span>
<span id="L656"><span class="lineNum">     656</span> <span class="tlaGNC">         609 :                                         idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_XOR;</span></span>
<span id="L657"><span class="lineNum">     657</span> <span class="tlaGNC">         609 :                                         idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_REG;</span></span>
<span id="L658"><span class="lineNum">     658</span> <span class="tlaGNC">         609 :                                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IALU;</span></span>
<span id="L659"><span class="lineNum">     659</span>              :                                     end</span>
<span id="L660"><span class="lineNum">     660</span> <span class="tlaGNC">        2498 :                                     3'b010  : begin</span></span>
<span id="L661"><span class="lineNum">     661</span>              :                                         // C.OR</span>
<span id="L662"><span class="lineNum">     662</span> <span class="tlaGNC">        1249 :                                         idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_OR;</span></span>
<span id="L663"><span class="lineNum">     663</span> <span class="tlaGNC">        1249 :                                         idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_REG;</span></span>
<span id="L664"><span class="lineNum">     664</span> <span class="tlaGNC">        1249 :                                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IALU;</span></span>
<span id="L665"><span class="lineNum">     665</span>              :                                     end</span>
<span id="L666"><span class="lineNum">     666</span> <span class="tlaGNC">        1224 :                                     3'b011  : begin</span></span>
<span id="L667"><span class="lineNum">     667</span>              :                                         // C.AND</span>
<span id="L668"><span class="lineNum">     668</span> <span class="tlaGNC">         612 :                                         idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_AND;</span></span>
<span id="L669"><span class="lineNum">     669</span> <span class="tlaGNC">         612 :                                         idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_REG;</span></span>
<span id="L670"><span class="lineNum">     670</span> <span class="tlaGNC">         612 :                                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IALU;</span></span>
<span id="L671"><span class="lineNum">     671</span>              :                                     end</span>
<span id="L672"><span class="lineNum">     672</span> <span class="tlaUNC tlaBgUNC">           0 :                                     default : begin</span></span>
<span id="L673"><span class="lineNum">     673</span> <span class="tlaUNC">           0 :                                         rvc_illegal = 1'b1;</span></span>
<span id="L674"><span class="lineNum">     674</span>              :                                     end</span>
<span id="L675"><span class="lineNum">     675</span>              :                                 endcase // {instr[12], instr[6:5]}</span>
<span id="L676"><span class="lineNum">     676</span>              :                             end</span>
<span id="L677"><span class="lineNum">     677</span>              :                         endcase // instr[11:10]</span>
<span id="L678"><span class="lineNum">     678</span>              :                     end // funct3 == 3'b100</span>
<span id="L679"><span class="lineNum">     679</span> <span class="tlaGNC tlaBgGNC">       45262 :                     3'b101  : begin</span></span>
<span id="L680"><span class="lineNum">     680</span>              :                         // C.J</span>
<span id="L681"><span class="lineNum">     681</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L682"><span class="lineNum">     682</span> <span class="tlaGNC">       22631 :                         idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L683"><span class="lineNum">     683</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L684"><span class="lineNum">     684</span> <span class="tlaGNC">       22631 :                         idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_PC_IMM;</span></span>
<span id="L685"><span class="lineNum">     685</span> <span class="tlaGNC">       22631 :                         idu2exu_cmd_o.jump_req    = 1'b1;</span></span>
<span id="L686"><span class="lineNum">     686</span> <span class="tlaGNC">       22631 :                         idu2exu_cmd_o.imm         = {{21{instr[12]}}, instr[8], instr[10:9], instr[6], instr[7], instr[2], instr[11], instr[5:3], 1'b0};</span></span>
<span id="L687"><span class="lineNum">     687</span>              :                     end</span>
<span id="L688"><span class="lineNum">     688</span> <span class="tlaGNC">       19394 :                     3'b110  : begin</span></span>
<span id="L689"><span class="lineNum">     689</span>              :                         // C.BEQZ</span>
<span id="L690"><span class="lineNum">     690</span> <span class="tlaGNC">        9697 :                         idu2exu_use_rs1_o         = 1'b1;</span></span>
<span id="L691"><span class="lineNum">     691</span> <span class="tlaGNC">        9697 :                         idu2exu_use_rs2_o         = 1'b1;</span></span>
<span id="L692"><span class="lineNum">     692</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L693"><span class="lineNum">     693</span> <span class="tlaGNC">        9697 :                         idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L694"><span class="lineNum">     694</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L695"><span class="lineNum">     695</span> <span class="tlaGNC">        9697 :                         idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_SUB_EQ;</span></span>
<span id="L696"><span class="lineNum">     696</span> <span class="tlaGNC">        9697 :                         idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_REG;</span></span>
<span id="L697"><span class="lineNum">     697</span> <span class="tlaGNC">        9697 :                         idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_PC_IMM;</span></span>
<span id="L698"><span class="lineNum">     698</span> <span class="tlaGNC">        9697 :                         idu2exu_cmd_o.branch_req  = 1'b1;</span></span>
<span id="L699"><span class="lineNum">     699</span> <span class="tlaGNC">        9697 :                         idu2exu_cmd_o.rs1_addr    = {2'b01, instr[9:7]};</span></span>
<span id="L700"><span class="lineNum">     700</span> <span class="tlaGNC">        9697 :                         idu2exu_cmd_o.rs2_addr    = SCR1_MPRF_ZERO_ADDR;</span></span>
<span id="L701"><span class="lineNum">     701</span> <span class="tlaGNC">        9697 :                         idu2exu_cmd_o.imm         = {{24{instr[12]}}, instr[6:5], instr[2], instr[11:10], instr[4:3], 1'b0};</span></span>
<span id="L702"><span class="lineNum">     702</span>              :                     end</span>
<span id="L703"><span class="lineNum">     703</span> <span class="tlaGNC">       22892 :                     3'b111  : begin</span></span>
<span id="L704"><span class="lineNum">     704</span>              :                         // C.BNEZ</span>
<span id="L705"><span class="lineNum">     705</span> <span class="tlaGNC">       11446 :                         idu2exu_use_rs1_o         = 1'b1;</span></span>
<span id="L706"><span class="lineNum">     706</span> <span class="tlaGNC">       11446 :                         idu2exu_use_rs2_o         = 1'b1;</span></span>
<span id="L707"><span class="lineNum">     707</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L708"><span class="lineNum">     708</span> <span class="tlaGNC">       11446 :                         idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L709"><span class="lineNum">     709</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L710"><span class="lineNum">     710</span> <span class="tlaGNC">       11446 :                         idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_SUB_NE;</span></span>
<span id="L711"><span class="lineNum">     711</span> <span class="tlaGNC">       11446 :                         idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_REG;</span></span>
<span id="L712"><span class="lineNum">     712</span> <span class="tlaGNC">       11446 :                         idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_PC_IMM;</span></span>
<span id="L713"><span class="lineNum">     713</span> <span class="tlaGNC">       11446 :                         idu2exu_cmd_o.branch_req  = 1'b1;</span></span>
<span id="L714"><span class="lineNum">     714</span> <span class="tlaGNC">       11446 :                         idu2exu_cmd_o.rs1_addr    = {2'b01, instr[9:7]};</span></span>
<span id="L715"><span class="lineNum">     715</span> <span class="tlaGNC">       11446 :                         idu2exu_cmd_o.rs2_addr    = SCR1_MPRF_ZERO_ADDR;</span></span>
<span id="L716"><span class="lineNum">     716</span> <span class="tlaGNC">       11446 :                         idu2exu_cmd_o.imm         = {{24{instr[12]}}, instr[6:5], instr[2], instr[11:10], instr[4:3], 1'b0};</span></span>
<span id="L717"><span class="lineNum">     717</span>              :                     end</span>
<span id="L718"><span class="lineNum">     718</span>              :                 endcase // funct3</span>
<span id="L719"><span class="lineNum">     719</span>              :             end // Quadrant 1</span>
<span id="L720"><span class="lineNum">     720</span>              : </span>
<span id="L721"><span class="lineNum">     721</span>              :             // Quadrant 2</span>
<span id="L722"><span class="lineNum">     722</span> <span class="tlaGNC">      187540 :             SCR1_INSTR_RVC2 : begin</span></span>
<span id="L723"><span class="lineNum">     723</span> <span class="tlaGNC">       93770 :                 idu2exu_cmd_o.instr_rvc   = 1'b1;</span></span>
<span id="L724"><span class="lineNum">     724</span> <span class="tlaGNC">       93770 :                 idu2exu_use_rs1_o         = 1'b1;</span></span>
<span id="L725"><span class="lineNum">     725</span> <span class="tlaGNC">       93770 :                 case (funct3)</span></span>
<span id="L726"><span class="lineNum">     726</span> <span class="tlaGNC">        8122 :                     3'b000  : begin</span></span>
<span id="L727"><span class="lineNum">     727</span> <span class="tlaGNC">          26 :                         if (instr[12])          rvc_illegal = 1'b1;</span></span>
<span id="L728"><span class="lineNum">     728</span>              :                         // C.SLLI</span>
<span id="L729"><span class="lineNum">     729</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L730"><span class="lineNum">     730</span> <span class="tlaGNC">        4061 :                         idu2exu_use_rd_o          = 1'b1;</span></span>
<span id="L731"><span class="lineNum">     731</span> <span class="tlaGNC">        4061 :                         idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L732"><span class="lineNum">     732</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L733"><span class="lineNum">     733</span> <span class="tlaGNC">        4061 :                         idu2exu_cmd_o.rs1_addr    = instr[11:7];</span></span>
<span id="L734"><span class="lineNum">     734</span> <span class="tlaGNC">        4061 :                         idu2exu_cmd_o.rd_addr     = instr[11:7];</span></span>
<span id="L735"><span class="lineNum">     735</span> <span class="tlaGNC">        4061 :                         idu2exu_cmd_o.imm         = {27'd0, instr[6:2]};</span></span>
<span id="L736"><span class="lineNum">     736</span> <span class="tlaGNC">        4061 :                         idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_SLL;</span></span>
<span id="L737"><span class="lineNum">     737</span> <span class="tlaGNC">        4061 :                         idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_IMM;</span></span>
<span id="L738"><span class="lineNum">     738</span> <span class="tlaGNC">        4061 :                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IALU;</span></span>
<span id="L739"><span class="lineNum">     739</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L740"><span class="lineNum">     740</span>              :                         if (instr[11])          rve_illegal = 1'b1;</span>
<span id="L741"><span class="lineNum">     741</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L742"><span class="lineNum">     742</span>              :                     end</span>
<span id="L743"><span class="lineNum">     743</span> <span class="tlaGNC">       31128 :                     3'b010  : begin</span></span>
<span id="L744"><span class="lineNum">     744</span> <span class="tlaUNC tlaBgUNC">           0 :                         if (~|instr[11:7])      rvc_illegal = 1'b1;</span></span>
<span id="L745"><span class="lineNum">     745</span>              :                         // C.LWSP</span>
<span id="L746"><span class="lineNum">     746</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L747"><span class="lineNum">     747</span> <span class="tlaGNC tlaBgGNC">       15564 :                         idu2exu_use_rd_o          = 1'b1;</span></span>
<span id="L748"><span class="lineNum">     748</span> <span class="tlaGNC">       15564 :                         idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L749"><span class="lineNum">     749</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L750"><span class="lineNum">     750</span> <span class="tlaGNC">       15564 :                         idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_REG_IMM;</span></span>
<span id="L751"><span class="lineNum">     751</span> <span class="tlaGNC">       15564 :                         idu2exu_cmd_o.lsu_cmd     = SCR1_LSU_CMD_LW;</span></span>
<span id="L752"><span class="lineNum">     752</span> <span class="tlaGNC">       15564 :                         idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_LSU;</span></span>
<span id="L753"><span class="lineNum">     753</span> <span class="tlaGNC">       15564 :                         idu2exu_cmd_o.rs1_addr    = SCR1_MPRF_SP_ADDR;</span></span>
<span id="L754"><span class="lineNum">     754</span> <span class="tlaGNC">       15564 :                         idu2exu_cmd_o.rd_addr     = instr[11:7];</span></span>
<span id="L755"><span class="lineNum">     755</span> <span class="tlaGNC">       15564 :                         idu2exu_cmd_o.imm         = {24'd0, instr[3:2], instr[12], instr[6:4], 2'b00};</span></span>
<span id="L756"><span class="lineNum">     756</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L757"><span class="lineNum">     757</span>              :                         if (instr[11])          rve_illegal = 1'b1;</span>
<span id="L758"><span class="lineNum">     758</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L759"><span class="lineNum">     759</span>              :                     end</span>
<span id="L760"><span class="lineNum">     760</span> <span class="tlaGNC">      120156 :                     3'b100  : begin</span></span>
<span id="L761"><span class="lineNum">     761</span> <span class="tlaGNC">        9638 :                         if (~instr[12]) begin</span></span>
<span id="L762"><span class="lineNum">     762</span> <span class="tlaGNC">        4823 :                             if (|instr[6:2]) begin</span></span>
<span id="L763"><span class="lineNum">     763</span>              :                                 // C.MV</span>
<span id="L764"><span class="lineNum">     764</span> <span class="tlaGNC">       45617 :                                 idu2exu_use_rs2_o         = 1'b1;</span></span>
<span id="L765"><span class="lineNum">     765</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L766"><span class="lineNum">     766</span> <span class="tlaGNC">       45617 :                                 idu2exu_use_rd_o          = 1'b1;</span></span>
<span id="L767"><span class="lineNum">     767</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L768"><span class="lineNum">     768</span> <span class="tlaGNC">       45617 :                                 idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_ADD;</span></span>
<span id="L769"><span class="lineNum">     769</span> <span class="tlaGNC">       45617 :                                 idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_REG;</span></span>
<span id="L770"><span class="lineNum">     770</span> <span class="tlaGNC">       45617 :                                 idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IALU;</span></span>
<span id="L771"><span class="lineNum">     771</span> <span class="tlaGNC">       45617 :                                 idu2exu_cmd_o.rs1_addr    = SCR1_MPRF_ZERO_ADDR;</span></span>
<span id="L772"><span class="lineNum">     772</span> <span class="tlaGNC">       45617 :                                 idu2exu_cmd_o.rs2_addr    = instr[6:2];</span></span>
<span id="L773"><span class="lineNum">     773</span> <span class="tlaGNC">       45617 :                                 idu2exu_cmd_o.rd_addr     = instr[11:7];</span></span>
<span id="L774"><span class="lineNum">     774</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L775"><span class="lineNum">     775</span>              :                                 if (instr[11]|instr[6]) rve_illegal = 1'b1;</span>
<span id="L776"><span class="lineNum">     776</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L777"><span class="lineNum">     777</span> <span class="tlaGNC">        4823 :                             end else begin</span></span>
<span id="L778"><span class="lineNum">     778</span> <span class="tlaUNC tlaBgUNC">           0 :                                 if (~|instr[11:7])      rvc_illegal = 1'b1;</span></span>
<span id="L779"><span class="lineNum">     779</span>              :                                 // C.JR</span>
<span id="L780"><span class="lineNum">     780</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L781"><span class="lineNum">     781</span> <span class="tlaGNC tlaBgGNC">        4823 :                                 idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L782"><span class="lineNum">     782</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L783"><span class="lineNum">     783</span> <span class="tlaGNC">        4823 :                                 idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_REG_IMM;</span></span>
<span id="L784"><span class="lineNum">     784</span> <span class="tlaGNC">        4823 :                                 idu2exu_cmd_o.jump_req    = 1'b1;</span></span>
<span id="L785"><span class="lineNum">     785</span> <span class="tlaGNC">        4823 :                                 idu2exu_cmd_o.rs1_addr    = instr[11:7];</span></span>
<span id="L786"><span class="lineNum">     786</span> <span class="tlaGNC">        4823 :                                 idu2exu_cmd_o.imm         = 0;</span></span>
<span id="L787"><span class="lineNum">     787</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L788"><span class="lineNum">     788</span>              :                                 if (instr[11])          rve_illegal = 1'b1;</span>
<span id="L789"><span class="lineNum">     789</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L790"><span class="lineNum">     790</span>              :                             end</span>
<span id="L791"><span class="lineNum">     791</span> <span class="tlaGNC">        9638 :                         end else begin  // instr[12] == 1</span></span>
<span id="L792"><span class="lineNum">     792</span> <span class="tlaGNC">           2 :                             if (~|instr[11:2]) begin</span></span>
<span id="L793"><span class="lineNum">     793</span>              :                                 // C.EBREAK</span>
<span id="L794"><span class="lineNum">     794</span> <span class="tlaGNC">           1 :                                 idu2exu_cmd_o.exc_req     = 1'b1;</span></span>
<span id="L795"><span class="lineNum">     795</span> <span class="tlaGNC">           1 :                                 idu2exu_cmd_o.exc_code    = SCR1_EXC_CODE_BREAKPOINT;</span></span>
<span id="L796"><span class="lineNum">     796</span> <span class="tlaGNC">         928 :                             end else if (~|instr[6:2]) begin</span></span>
<span id="L797"><span class="lineNum">     797</span>              :                                 // C.JALR</span>
<span id="L798"><span class="lineNum">     798</span> <span class="tlaGNC">         464 :                                 idu2exu_use_rs1_o         = 1'b1;</span></span>
<span id="L799"><span class="lineNum">     799</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L800"><span class="lineNum">     800</span> <span class="tlaGNC">         464 :                                 idu2exu_use_rd_o          = 1'b1;</span></span>
<span id="L801"><span class="lineNum">     801</span> <span class="tlaGNC">         464 :                                 idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L802"><span class="lineNum">     802</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L803"><span class="lineNum">     803</span> <span class="tlaGNC">         464 :                                 idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_REG_IMM;</span></span>
<span id="L804"><span class="lineNum">     804</span> <span class="tlaGNC">         464 :                                 idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_INC_PC;</span></span>
<span id="L805"><span class="lineNum">     805</span> <span class="tlaGNC">         464 :                                 idu2exu_cmd_o.jump_req    = 1'b1;</span></span>
<span id="L806"><span class="lineNum">     806</span> <span class="tlaGNC">         464 :                                 idu2exu_cmd_o.rs1_addr    = instr[11:7];</span></span>
<span id="L807"><span class="lineNum">     807</span> <span class="tlaGNC">         464 :                                 idu2exu_cmd_o.rd_addr     = SCR1_MPRF_RA_ADDR;</span></span>
<span id="L808"><span class="lineNum">     808</span> <span class="tlaGNC">         464 :                                 idu2exu_cmd_o.imm         = 0;</span></span>
<span id="L809"><span class="lineNum">     809</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L810"><span class="lineNum">     810</span>              :                                 if (instr[11])          rve_illegal = 1'b1;</span>
<span id="L811"><span class="lineNum">     811</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L812"><span class="lineNum">     812</span> <span class="tlaGNC">        9173 :                             end else begin</span></span>
<span id="L813"><span class="lineNum">     813</span>              :                                 // C.ADD</span>
<span id="L814"><span class="lineNum">     814</span> <span class="tlaGNC">        9173 :                                 idu2exu_use_rs1_o         = 1'b1;</span></span>
<span id="L815"><span class="lineNum">     815</span> <span class="tlaGNC">        9173 :                                 idu2exu_use_rs2_o         = 1'b1;</span></span>
<span id="L816"><span class="lineNum">     816</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L817"><span class="lineNum">     817</span> <span class="tlaGNC">        9173 :                                 idu2exu_use_rd_o          = 1'b1;</span></span>
<span id="L818"><span class="lineNum">     818</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L819"><span class="lineNum">     819</span> <span class="tlaGNC">        9173 :                                 idu2exu_cmd_o.ialu_cmd    = SCR1_IALU_CMD_ADD;</span></span>
<span id="L820"><span class="lineNum">     820</span> <span class="tlaGNC">        9173 :                                 idu2exu_cmd_o.ialu_op     = SCR1_IALU_OP_REG_REG;</span></span>
<span id="L821"><span class="lineNum">     821</span> <span class="tlaGNC">        9173 :                                 idu2exu_cmd_o.rd_wb_sel   = SCR1_RD_WB_IALU;</span></span>
<span id="L822"><span class="lineNum">     822</span> <span class="tlaGNC">        9173 :                                 idu2exu_cmd_o.rs1_addr    = instr[11:7];</span></span>
<span id="L823"><span class="lineNum">     823</span> <span class="tlaGNC">        9173 :                                 idu2exu_cmd_o.rs2_addr    = instr[6:2];</span></span>
<span id="L824"><span class="lineNum">     824</span> <span class="tlaGNC">        9173 :                                 idu2exu_cmd_o.rd_addr     = instr[11:7];</span></span>
<span id="L825"><span class="lineNum">     825</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L826"><span class="lineNum">     826</span>              :                                 if (instr[11]|instr[6]) rve_illegal = 1'b1;</span>
<span id="L827"><span class="lineNum">     827</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L828"><span class="lineNum">     828</span>              :                             end</span>
<span id="L829"><span class="lineNum">     829</span>              :                         end // instr[12] == 1</span>
<span id="L830"><span class="lineNum">     830</span>              :                     end</span>
<span id="L831"><span class="lineNum">     831</span> <span class="tlaGNC">       26664 :                     3'b110  : begin</span></span>
<span id="L832"><span class="lineNum">     832</span>              :                         // C.SWSP</span>
<span id="L833"><span class="lineNum">     833</span> <span class="tlaGNC">       13332 :                         idu2exu_use_rs1_o         = 1'b1;</span></span>
<span id="L834"><span class="lineNum">     834</span> <span class="tlaGNC">       13332 :                         idu2exu_use_rs2_o         = 1'b1;</span></span>
<span id="L835"><span class="lineNum">     835</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L836"><span class="lineNum">     836</span> <span class="tlaGNC">       13332 :                         idu2exu_use_imm_o         = 1'b1;</span></span>
<span id="L837"><span class="lineNum">     837</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L838"><span class="lineNum">     838</span> <span class="tlaGNC">       13332 :                         idu2exu_cmd_o.sum2_op     = SCR1_SUM2_OP_REG_IMM;</span></span>
<span id="L839"><span class="lineNum">     839</span> <span class="tlaGNC">       13332 :                         idu2exu_cmd_o.lsu_cmd     = SCR1_LSU_CMD_SW;</span></span>
<span id="L840"><span class="lineNum">     840</span> <span class="tlaGNC">       13332 :                         idu2exu_cmd_o.rs1_addr    = SCR1_MPRF_SP_ADDR;</span></span>
<span id="L841"><span class="lineNum">     841</span> <span class="tlaGNC">       13332 :                         idu2exu_cmd_o.rs2_addr    = instr[6:2];</span></span>
<span id="L842"><span class="lineNum">     842</span> <span class="tlaGNC">       13332 :                         idu2exu_cmd_o.imm         = {24'd0, instr[8:7], instr[12:9], 2'b00};</span></span>
<span id="L843"><span class="lineNum">     843</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L844"><span class="lineNum">     844</span>              :                         if (instr[6])           rve_illegal = 1'b1;</span>
<span id="L845"><span class="lineNum">     845</span>              : `endif  // SCR1_RVE_EXT</span>
<span id="L846"><span class="lineNum">     846</span>              :                     end</span>
<span id="L847"><span class="lineNum">     847</span> <span class="tlaGNC">        1470 :                     default : begin</span></span>
<span id="L848"><span class="lineNum">     848</span> <span class="tlaGNC">         735 :                         rvc_illegal = 1'b1;</span></span>
<span id="L849"><span class="lineNum">     849</span>              :                     end</span>
<span id="L850"><span class="lineNum">     850</span>              :                 endcase // funct3</span>
<span id="L851"><span class="lineNum">     851</span>              :             end // Quadrant 2</span>
<span id="L852"><span class="lineNum">     852</span>              : </span>
<span id="L853"><span class="lineNum">     853</span> <span class="tlaUNC tlaBgUNC">           0 :             default         : begin</span></span>
<span id="L854"><span class="lineNum">     854</span>              : `ifdef SCR1_XPROP_EN</span>
<span id="L855"><span class="lineNum">     855</span>              :                 rvi_illegal             = 1'b1;</span>
<span id="L856"><span class="lineNum">     856</span>              : `endif // SCR1_XPROP_EN</span>
<span id="L857"><span class="lineNum">     857</span>              :             end</span>
<span id="L858"><span class="lineNum">     858</span>              : `else   // SCR1_RVC_EXT</span>
<span id="L859"><span class="lineNum">     859</span>              :             default         : begin</span>
<span id="L860"><span class="lineNum">     860</span>              :                 idu2exu_cmd_o.instr_rvc = 1'b1;</span>
<span id="L861"><span class="lineNum">     861</span>              :                 rvi_illegal             = 1'b1;</span>
<span id="L862"><span class="lineNum">     862</span>              :             end</span>
<span id="L863"><span class="lineNum">     863</span>              : `endif  // SCR1_RVC_EXT</span>
<span id="L864"><span class="lineNum">     864</span>              :         endcase // instr_type</span>
<span id="L865"><span class="lineNum">     865</span>              :     end // no imem fault</span>
<span id="L866"><span class="lineNum">     866</span>              : </span>
<span id="L867"><span class="lineNum">     867</span>              :     // At this point the instruction is fully decoded</span>
<span id="L868"><span class="lineNum">     868</span>              :     // given that no imem fault has happened</span>
<span id="L869"><span class="lineNum">     869</span>              : </span>
<span id="L870"><span class="lineNum">     870</span>              :     // Check illegal instruction</span>
<span id="L871"><span class="lineNum">     871</span> <span class="tlaGNC tlaBgGNC">       48310 :     if (</span></span>
<span id="L872"><span class="lineNum">     872</span>              :     rvi_illegal</span>
<span id="L873"><span class="lineNum">     873</span>              : `ifdef SCR1_RVC_EXT</span>
<span id="L874"><span class="lineNum">     874</span>              :     | rvc_illegal</span>
<span id="L875"><span class="lineNum">     875</span>              : `endif</span>
<span id="L876"><span class="lineNum">     876</span>              : `ifdef SCR1_RVE_EXT</span>
<span id="L877"><span class="lineNum">     877</span>              :     | rve_illegal</span>
<span id="L878"><span class="lineNum">     878</span>              : `endif</span>
<span id="L879"><span class="lineNum">     879</span> <span class="tlaGNC">       24155 :     ) begin</span></span>
<span id="L880"><span class="lineNum">     880</span> <span class="tlaGNC">       24155 :         idu2exu_cmd_o.ialu_cmd        = SCR1_IALU_CMD_NONE;</span></span>
<span id="L881"><span class="lineNum">     881</span> <span class="tlaGNC">       24155 :         idu2exu_cmd_o.lsu_cmd         = SCR1_LSU_CMD_NONE;</span></span>
<span id="L882"><span class="lineNum">     882</span> <span class="tlaGNC">       24155 :         idu2exu_cmd_o.csr_cmd         = SCR1_CSR_CMD_NONE;</span></span>
<span id="L883"><span class="lineNum">     883</span> <span class="tlaGNC">       24155 :         idu2exu_cmd_o.rd_wb_sel       = SCR1_RD_WB_NONE;</span></span>
<span id="L884"><span class="lineNum">     884</span> <span class="tlaGNC">       24155 :         idu2exu_cmd_o.jump_req        = 1'b0;</span></span>
<span id="L885"><span class="lineNum">     885</span> <span class="tlaGNC">       24155 :         idu2exu_cmd_o.branch_req      = 1'b0;</span></span>
<span id="L886"><span class="lineNum">     886</span> <span class="tlaGNC">       24155 :         idu2exu_cmd_o.mret_req        = 1'b0;</span></span>
<span id="L887"><span class="lineNum">     887</span> <span class="tlaGNC">       24155 :         idu2exu_cmd_o.fencei_req      = 1'b0;</span></span>
<span id="L888"><span class="lineNum">     888</span> <span class="tlaGNC">       24155 :         idu2exu_cmd_o.wfi_req         = 1'b0;</span></span>
<span id="L889"><span class="lineNum">     889</span>              : </span>
<span id="L890"><span class="lineNum">     890</span> <span class="tlaGNC">       24155 :         idu2exu_use_rs1_o             = 1'b0;</span></span>
<span id="L891"><span class="lineNum">     891</span> <span class="tlaGNC">       24155 :         idu2exu_use_rs2_o             = 1'b0;</span></span>
<span id="L892"><span class="lineNum">     892</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L893"><span class="lineNum">     893</span> <span class="tlaGNC">       24155 :         idu2exu_use_rd_o              = 1'b0;</span></span>
<span id="L894"><span class="lineNum">     894</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L895"><span class="lineNum">     895</span>              : </span>
<span id="L896"><span class="lineNum">     896</span>              : `ifndef SCR1_MTVAL_ILLEGAL_INSTR_EN</span>
<span id="L897"><span class="lineNum">     897</span>              :         idu2exu_use_imm_o             = 1'b0;</span>
<span id="L898"><span class="lineNum">     898</span>              : `else // SCR1_MTVAL_ILLEGAL_INSTR_EN</span>
<span id="L899"><span class="lineNum">     899</span>              : `ifndef SCR1_NO_EXE_STAGE</span>
<span id="L900"><span class="lineNum">     900</span> <span class="tlaGNC">       24155 :         idu2exu_use_imm_o             = 1'b1;</span></span>
<span id="L901"><span class="lineNum">     901</span>              : `endif // SCR1_NO_EXE_STAGE</span>
<span id="L902"><span class="lineNum">     902</span> <span class="tlaGNC">       24155 :         idu2exu_cmd_o.imm             = instr;</span></span>
<span id="L903"><span class="lineNum">     903</span>              : `endif // SCR1_MTVAL_ILLEGAL_INSTR_EN</span>
<span id="L904"><span class="lineNum">     904</span>              : </span>
<span id="L905"><span class="lineNum">     905</span> <span class="tlaGNC">       24155 :         idu2exu_cmd_o.exc_req         = 1'b1;</span></span>
<span id="L906"><span class="lineNum">     906</span> <span class="tlaGNC">       24155 :         idu2exu_cmd_o.exc_code        = SCR1_EXC_CODE_ILLEGAL_INSTR;</span></span>
<span id="L907"><span class="lineNum">     907</span>              :     end</span>
<span id="L908"><span class="lineNum">     908</span>              : </span>
<span id="L909"><span class="lineNum">     909</span>              : end // RV32I(MC) decode</span>
<span id="L910"><span class="lineNum">     910</span>              : </span>
<span id="L911"><span class="lineNum">     911</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L912"><span class="lineNum">     912</span>              : //-------------------------------------------------------------------------------</span>
<span id="L913"><span class="lineNum">     913</span>              : // Assertion</span>
<span id="L914"><span class="lineNum">     914</span>              : //-------------------------------------------------------------------------------</span>
<span id="L915"><span class="lineNum">     915</span>              : </span>
<span id="L916"><span class="lineNum">     916</span>              : // X checks</span>
<span id="L917"><span class="lineNum">     917</span>              : </span>
<span id="L918"><span class="lineNum">     918</span>              : SCR1_SVA_IDU_XCHECK : assert property (</span>
<span id="L919"><span class="lineNum">     919</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L920"><span class="lineNum">     920</span>              :     !$isunknown({ifu2idu_vd_i, exu2idu_rdy_i})</span>
<span id="L921"><span class="lineNum">     921</span>              :     ) else $error(&quot;IDU Error: unknown values&quot;);</span>
<span id="L922"><span class="lineNum">     922</span>              : </span>
<span id="L923"><span class="lineNum">     923</span>              : // Behavior checks</span>
<span id="L924"><span class="lineNum">     924</span>              : </span>
<span id="L925"><span class="lineNum">     925</span>              : SCR1_SVA_IDU_IALU_CMD_RANGE : assert property (</span>
<span id="L926"><span class="lineNum">     926</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L927"><span class="lineNum">     927</span>              :     (ifu2idu_vd_i &amp; ~ifu2idu_imem_err_i) |-&gt;</span>
<span id="L928"><span class="lineNum">     928</span>              :     ((idu2exu_cmd_o.ialu_cmd &gt;= SCR1_IALU_CMD_NONE) &amp;</span>
<span id="L929"><span class="lineNum">     929</span>              :     (idu2exu_cmd_o.ialu_cmd &lt;=</span>
<span id="L930"><span class="lineNum">     930</span>              : `ifdef SCR1_RVM_EXT</span>
<span id="L931"><span class="lineNum">     931</span>              :                             SCR1_IALU_CMD_REMU</span>
<span id="L932"><span class="lineNum">     932</span>              : `else</span>
<span id="L933"><span class="lineNum">     933</span>              :                             SCR1_IALU_CMD_SRA</span>
<span id="L934"><span class="lineNum">     934</span>              : `endif // SCR1_RVM_EXT</span>
<span id="L935"><span class="lineNum">     935</span>              :         ))</span>
<span id="L936"><span class="lineNum">     936</span>              :     ) else $error(&quot;IDU Error: IALU_CMD out of range&quot;);</span>
<span id="L937"><span class="lineNum">     937</span>              : </span>
<span id="L938"><span class="lineNum">     938</span>              : `endif // SCR1_TRGT_SIMULATION</span>
<span id="L939"><span class="lineNum">     939</span>              : </span>
<span id="L940"><span class="lineNum">     940</span>              : endmodule : scr1_pipe_idu</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
