#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec  1 21:14:13 2020
# Process ID: 22676
# Current directory: D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20248 D:\mine\personal\coding\selvagit\mtech_dissertation\src\integration\project_1\project_1.xpr
# Log file: D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1/vivado.log
# Journal file: D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_design "ecpri_1"
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs ecpri_1]
close_project
create_project ecpri_1 D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ecpri_1 -part xc7z010iclg225-1L
create_bd_design "ecpri"
update_compile_order -fileset sources_1
open_bd_design {D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ecpri_1/ecpri_1.srcs/sources_1/bd/ecpri/ecpri.bd}
open_bd_design {D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ecpri_1/ecpri_1.srcs/sources_1/bd/ecpri/ecpri.bd}
open_bd_design {D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ecpri_1/ecpri_1.srcs/sources_1/bd/ecpri/ecpri.bd}
create_peripheral rma.lan user ecpri 2.0 -dir D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ecpri_1/../ip_repo
add_peripheral_interface M00_AXI -interface_mode master -axi_type lite [ipx::find_open_core rma.lan:user:ecpri:2.0]
generate_peripheral -driver -bfm_example_design -enable_interrupt -debug_hw_example_design [ipx::find_open_core rma.lan:user:ecpri:2.0]
write_peripheral [ipx::find_open_core rma.lan:user:ecpri:2.0]
set_property  ip_repo_paths  D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ecpri_1/../ip_repo/ecpri_2.0 [current_project]
update_ip_catalog -rebuild
open_bd_design {D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ecpri_1/ecpri_1.srcs/sources_1/bd/ecpri/ecpri.bd}
close_project
open_project D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
set_property  ip_repo_paths  {d:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ip_repo/ecpri_1.0 D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/ip_repo/ecpri_2.0} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv rma.lan:user:ecpri:2.0 ecpri_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/ecpri_1/M00_AXI} Slave {/axi_ethernetlite_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins ecpri_1/M00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/ecpri_1/S_AXI_INTR} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins ecpri_1/S_AXI_INTR]
regenerate_bd_layout
save_bd_design
report_ip_status -name ip_status 
validate_bd_design
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
write_bd_layout -format pdf -orientation portrait D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/design_1.pdf
regenerate_bd_layout
write_bd_layout -format pdf -orientation portrait D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/design_2.pdf
write_bd_layout -format pdf -orientation landscape D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/design_3.pdf
regenerate_bd_layout
write_bd_layout -format pdf -orientation portrait D:/mine/personal/coding/selvagit/mtech_dissertation/src/integration/interface_view_1.pdf
save_bd_design
