// Seed: 3394230024
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    input tri id_3,
    output uwire id_4,
    output uwire id_5,
    output wor id_6,
    input wor id_7,
    output wand id_8,
    input supply1 id_9,
    input wand id_10,
    input supply1 id_11,
    input supply0 id_12,
    input supply1 id_13,
    output tri id_14,
    output wor id_15
);
  wire  id_17;
  logic id_18;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    output uwire id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wand id_8,
    input wire id_9,
    input uwire id_10,
    output supply1 id_11,
    output tri id_12,
    input supply1 id_13,
    input supply1 id_14,
    input wor id_15,
    input wor id_16,
    input wand id_17,
    output wire id_18,
    input supply0 id_19,
    input wand id_20,
    output logic id_21,
    output tri0 id_22
    , id_24
);
  wire id_25 = id_17;
  always @(posedge id_20 or 1) begin : LABEL_0
    if (1) begin : LABEL_1
      id_21 = 1 - id_9;
    end
  end
  module_0 modCall_1 (
      id_18,
      id_9,
      id_15,
      id_19,
      id_22,
      id_18,
      id_3,
      id_17,
      id_4,
      id_9,
      id_6,
      id_13,
      id_17,
      id_7,
      id_22,
      id_12
  );
  assign modCall_1.id_2 = 0;
endmodule
