<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="led_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="led_test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="led_test.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="led_test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="led_test.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="led_test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="led_test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="led_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_IMPACT_MISC" xil_pn:name="led_test.mcs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="led_test.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="led_test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="led_test.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="led_test.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="led_test.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="led_test.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="led_test.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="led_test.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_IMPACT_MISC" xil_pn:name="led_test.prm"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="led_test.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="led_test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="led_test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="led_test.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="led_test.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="led_test.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="led_test.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="led_test.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="led_test.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="led_test_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="led_test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="led_test_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="led_test_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="led_test_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="led_test_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="led_test_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="led_test_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="led_test_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="led_test_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="led_test_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="led_test_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="led_test_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="led_test_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="led_test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1560079859" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1560079859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560079859" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6173251223736411227" xil_pn:start_ts="1560079859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560079859" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7566155288845504464" xil_pn:start_ts="1560079859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560079859" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1560079859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560079859" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5060432272310178293" xil_pn:start_ts="1560079859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560079859" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5448040404928463762" xil_pn:start_ts="1560079859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560079859" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2094623208457499110" xil_pn:start_ts="1560079859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560079871" xil_pn:in_ck="5158876783352344" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="9102097517272560200" xil_pn:start_ts="1560079859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="led_test.lso"/>
      <outfile xil_pn:name="led_test.ngc"/>
      <outfile xil_pn:name="led_test.ngr"/>
      <outfile xil_pn:name="led_test.prj"/>
      <outfile xil_pn:name="led_test.stx"/>
      <outfile xil_pn:name="led_test.syr"/>
      <outfile xil_pn:name="led_test.xst"/>
      <outfile xil_pn:name="led_test_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1560079871" xil_pn:in_ck="5618016817070704896" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893878030889014" xil_pn:start_ts="1560079871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560079879" xil_pn:in_ck="-4523935544222393414" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5537067104602681638" xil_pn:start_ts="1560079871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="led_test.bld"/>
      <outfile xil_pn:name="led_test.ngd"/>
      <outfile xil_pn:name="led_test_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1560079946" xil_pn:in_ck="-2856046029269408453" xil_pn:name="TRANEXT_map_virtex6" xil_pn:prop_ck="-5858758010977585458" xil_pn:start_ts="1560079879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="led_test.pcf"/>
      <outfile xil_pn:name="led_test_map.map"/>
      <outfile xil_pn:name="led_test_map.mrp"/>
      <outfile xil_pn:name="led_test_map.ncd"/>
      <outfile xil_pn:name="led_test_map.ngm"/>
      <outfile xil_pn:name="led_test_map.xrpt"/>
      <outfile xil_pn:name="led_test_summary.xml"/>
      <outfile xil_pn:name="led_test_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1560080042" xil_pn:in_ck="1659166942131595604" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="4578097555430252563" xil_pn:start_ts="1560079946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="led_test.ncd"/>
      <outfile xil_pn:name="led_test.pad"/>
      <outfile xil_pn:name="led_test.par"/>
      <outfile xil_pn:name="led_test.ptwx"/>
      <outfile xil_pn:name="led_test.unroutes"/>
      <outfile xil_pn:name="led_test.xpi"/>
      <outfile xil_pn:name="led_test_pad.csv"/>
      <outfile xil_pn:name="led_test_pad.txt"/>
      <outfile xil_pn:name="led_test_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1560080108" xil_pn:in_ck="5618016817070697271" xil_pn:name="TRANEXT_bitFile_virtex6" xil_pn:prop_ck="1245736203945850954" xil_pn:start_ts="1560080042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="led_test.bgn"/>
      <outfile xil_pn:name="led_test.bit"/>
      <outfile xil_pn:name="led_test.drc"/>
      <outfile xil_pn:name="led_test.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1560080042" xil_pn:in_ck="-1656533118548803913" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1560080022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="led_test.twr"/>
      <outfile xil_pn:name="led_test.twx"/>
    </transform>
  </transforms>

</generated_project>
