# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"uP16_top_tb_time_synth.v" \
"../../../../../Lab4.srcs/sim_1/imports/provided files/uP16_top_tb.v" \

# Do not sort compile order
nosort
