;redcode
;assert 1
	SPL 0, #-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @278, @0
	SUB -287, <-124
	MOV -1, <-20
	ADD 210, 60
	MOV -1, <-20
	SPL 0, -2
	ADD 210, 60
	ADD 210, 60
	SUB 0, 0
	SUB -100, -600
	MOV -1, <-20
	SLT 496, <522
	JMP 0, #2
	SUB 20, @12
	SUB @0, @2
	SPL 0
	SUB @127, 190
	SUB 210, 60
	SUB 100, -100
	SPL -207, @-820
	JMP @12, 206
	SPL 700, 600
	JMN 962, 220
	JMP 12, #10
	SUB #270, <1
	SLT @110, 9
	SLT 270, 60
	ADD #270, <1
	ADD @-26, 3
	ADD #270, <1
	SUB 0, 0
	SUB @127, 106
	ADD #270, <1
	SUB @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	JMP 0, <2
	JMP @12, #200
	CMP -207, <-120
	MOV -7, <-20
	SUB 270, <60
	DJN -1, @-20
	MOV -1, <-20
	CMP 0, 0
	SPL 0, #-22
	MOV -7, <-20
	DJN -1, @-20
