{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428367779471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428367779472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 06 20:49:39 2015 " "Processing started: Mon Apr 06 20:49:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428367779472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428367779472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_chip -c CPU_chip " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_chip -c CPU_chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428367779472 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1428367781091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/x62865/documents/ee375/datapath/tristatebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/x62865/documents/ee375/datapath/tristatebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triStateBuffer-arc " "Found design unit 1: triStateBuffer-arc" {  } { { "../Datapath/triStateBuffer.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/triStateBuffer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367781909 ""} { "Info" "ISGN_ENTITY_NAME" "1 triStateBuffer " "Found entity 1: triStateBuffer" {  } { { "../Datapath/triStateBuffer.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/triStateBuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367781909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367781909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/x62865/documents/ee375/datapath/subtracter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/x62865/documents/ee375/datapath/subtracter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtracter-func " "Found design unit 1: subtracter-func" {  } { { "../Datapath/subtracter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/subtracter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367781929 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtracter " "Found entity 1: subtracter" {  } { { "../Datapath/subtracter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/subtracter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367781929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367781929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/x62865/documents/ee375/datapath/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/x62865/documents/ee375/datapath/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-arc " "Found design unit 1: regFile-arc" {  } { { "../Datapath/regFile.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/regFile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367781949 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../Datapath/regFile.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/regFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367781949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367781949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/x62865/documents/ee375/datapath/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/x62865/documents/ee375/datapath/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-behavior " "Found design unit 1: reg16-behavior" {  } { { "../Datapath/reg16.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/reg16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367781967 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "../Datapath/reg16.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/reg16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367781967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367781967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/x62865/documents/ee375/datapath/onebit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/x62865/documents/ee375/datapath/onebit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneBit-func " "Found design unit 1: OneBit-func" {  } { { "../Datapath/OneBit.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/OneBit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367781988 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneBit " "Found entity 1: OneBit" {  } { { "../Datapath/OneBit.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/OneBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367781988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367781988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/x62865/documents/ee375/datapath/mux8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/x62865/documents/ee375/datapath/mux8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_1-arc " "Found design unit 1: mux8_1-arc" {  } { { "../Datapath/mux8_1.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/mux8_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782006 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "../Datapath/mux8_1.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/mux8_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367782006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/x62865/documents/ee375/datapath/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/x62865/documents/ee375/datapath/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-arc " "Found design unit 1: mux2_1-arc" {  } { { "../Datapath/mux2_1.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/mux2_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782025 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../Datapath/mux2_1.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367782025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/x62865/documents/ee375/datapath/decoder3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/x62865/documents/ee375/datapath/decoder3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3_8-arc " "Found design unit 1: decoder3_8-arc" {  } { { "../Datapath/decoder3_8.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/decoder3_8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782042 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "../Datapath/decoder3_8.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/decoder3_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367782042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/x62865/documents/ee375/datapath/datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/x62865/documents/ee375/datapath/datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-DPArch " "Found design unit 1: datapath-DPArch" {  } { { "../Datapath/datapath.vhdl" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/datapath.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782061 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Datapath/datapath.vhdl" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/datapath.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367782061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/x62865/documents/ee375/datapath/complimenter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/x62865/documents/ee375/datapath/complimenter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complimenter-func " "Found design unit 1: complimenter-func" {  } { { "../Datapath/complimenter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/complimenter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782079 ""} { "Info" "ISGN_ENTITY_NAME" "1 complimenter " "Found entity 1: complimenter" {  } { { "../Datapath/complimenter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/complimenter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367782079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/x62865/documents/ee375/datapath/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/x62865/documents/ee375/datapath/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arc " "Found design unit 1: ALU-arc" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782101 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367782101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/x62865/documents/ee375/datapath/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/x62865/documents/ee375/datapath/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-func " "Found design unit 1: adder-func" {  } { { "../Datapath/adder.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782122 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../Datapath/adder.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367782122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/x62865/documents/ee375/cu1c/cu1c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/x62865/documents/ee375/cu1c/cu1c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu1c-behavior " "Found design unit 1: cu1c-behavior" {  } { { "../Cu1c/cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782141 ""} { "Info" "ISGN_ENTITY_NAME" "1 cu1c " "Found entity 1: cu1c" {  } { { "../Cu1c/cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367782141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_chip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_chip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_chip-Behavioral " "Found design unit 1: CPU_chip-Behavioral" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782161 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_chip " "Found entity 1: CPU_chip" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367782161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcddisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDdisplay-decription " "Found design unit 1: LCDdisplay-decription" {  } { { "LCDdisplay.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/LCDdisplay.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782178 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDdisplay " "Found entity 1: LCDdisplay" {  } { { "LCDdisplay.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/LCDdisplay.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367782178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refreshcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file refreshcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refreshcounter-SYN " "Found design unit 1: refreshcounter-SYN" {  } { { "refreshcounter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/refreshcounter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782196 ""} { "Info" "ISGN_ENTITY_NAME" "1 refreshcounter " "Found entity 1: refreshcounter" {  } { { "refreshcounter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/refreshcounter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367782196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file systemram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 systemram-SYN " "Found design unit 1: systemram-SYN" {  } { { "systemRAM.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/systemRAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782216 ""} { "Info" "ISGN_ENTITY_NAME" "1 systemRAM " "Found entity 1: systemRAM" {  } { { "systemRAM.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/systemRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367782216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file systemrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 systemrom-SYN " "Found design unit 1: systemrom-SYN" {  } { { "systemROM.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/systemROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782234 ""} { "Info" "ISGN_ENTITY_NAME" "1 systemROM " "Found entity 1: systemROM" {  } { { "systemROM.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/systemROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367782234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367782234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_chip " "Elaborating entity \"CPU_chip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1428367783098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemRAM systemRAM:RAM1 " "Elaborating entity \"systemRAM\" for hierarchy \"systemRAM:RAM1\"" {  } { { "CPU_chip.vhd" "RAM1" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemRAM:RAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"systemRAM:RAM1\|altsyncram:altsyncram_component\"" {  } { { "systemRAM.vhd" "altsyncram_component" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/systemRAM.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemRAM:RAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"systemRAM:RAM1\|altsyncram:altsyncram_component\"" {  } { { "systemRAM.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/systemRAM.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428367783253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemRAM:RAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"systemRAM:RAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783254 ""}  } { { "systemRAM.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/systemRAM.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428367783254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4f1 " "Found entity 1: altsyncram_r4f1" {  } { { "db/altsyncram_r4f1.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367783365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367783365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r4f1 systemRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_r4f1:auto_generated " "Elaborating entity \"altsyncram_r4f1\" for hierarchy \"systemRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_r4f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367783487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367783487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa systemRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_r4f1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"systemRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_r4f1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_r4f1.tdf" "decode3" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367783604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367783604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a systemRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_r4f1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"systemRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_r4f1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_r4f1.tdf" "rden_decode" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367783718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367783718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lob systemRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_r4f1:auto_generated\|mux_lob:mux2 " "Elaborating entity \"mux_lob\" for hierarchy \"systemRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_r4f1:auto_generated\|mux_lob:mux2\"" {  } { { "db/altsyncram_r4f1.tdf" "mux2" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemROM systemROM:ROM1 " "Elaborating entity \"systemROM\" for hierarchy \"systemROM:ROM1\"" {  } { { "CPU_chip.vhd" "ROM1" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemROM:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"systemROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "systemROM.vhd" "altsyncram_component" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/systemROM.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemROM:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"systemROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "systemROM.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/systemROM.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428367783761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemROM:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"systemROM:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file P4_Weidman.mif " "Parameter \"init_file\" = \"P4_Weidman.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783761 ""}  } { { "systemROM.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/systemROM.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428367783761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dea1 " "Found entity 1: altsyncram_dea1" {  } { { "db/altsyncram_dea1.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_dea1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367783875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428367783875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dea1 systemROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_dea1:auto_generated " "Elaborating entity \"altsyncram_dea1\" for hierarchy \"systemROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_dea1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783883 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.vhd 2 1 " "Using design file cpu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arc " "Found design unit 1: CPU-arc" {  } { { "cpu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/cpu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367783934 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "cpu.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428367783934 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1428367783934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU1\"" {  } { { "CPU_chip.vhd" "CPU1" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath CPU:CPU1\|datapath:DPath " "Elaborating entity \"datapath\" for hierarchy \"CPU:CPU1\|datapath:DPath\"" {  } { { "Cpu.vhd" "DPath" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/Cpu.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile CPU:CPU1\|datapath:DPath\|regFile:regF " "Elaborating entity \"regFile\" for hierarchy \"CPU:CPU1\|datapath:DPath\|regFile:regF\"" {  } { { "../Datapath/datapath.vhdl" "regF" { Text "C:/Users/x62865/Documents/EE375/Datapath/datapath.vhdl" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3_8 CPU:CPU1\|datapath:DPath\|regFile:regF\|decoder3_8:WrDec " "Elaborating entity \"decoder3_8\" for hierarchy \"CPU:CPU1\|datapath:DPath\|regFile:regF\|decoder3_8:WrDec\"" {  } { { "../Datapath/regFile.vhd" "WrDec" { Text "C:/Users/x62865/Documents/EE375/Datapath/regFile.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 CPU:CPU1\|datapath:DPath\|regFile:regF\|reg16:R7 " "Elaborating entity \"reg16\" for hierarchy \"CPU:CPU1\|datapath:DPath\|regFile:regF\|reg16:R7\"" {  } { { "../Datapath/regFile.vhd" "R7" { Text "C:/Users/x62865/Documents/EE375/Datapath/regFile.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367783989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 CPU:CPU1\|datapath:DPath\|regFile:regF\|mux8_1:muxA " "Elaborating entity \"mux8_1\" for hierarchy \"CPU:CPU1\|datapath:DPath\|regFile:regF\|mux8_1:muxA\"" {  } { { "../Datapath/regFile.vhd" "muxA" { Text "C:/Users/x62865/Documents/EE375/Datapath/regFile.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367784073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:CPU1\|datapath:DPath\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\"" {  } { { "../Datapath/datapath.vhdl" "ALU1" { Text "C:/Users/x62865/Documents/EE375/Datapath/datapath.vhdl" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367784094 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x ALU.vhd(26) " "Verilog HDL or VHDL warning at ALU.vhd(26): object \"x\" assigned a value but never read" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428367784096 "|cpu_chip|CPU:CPU1|datapath:DPath|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder CPU:CPU1\|datapath:DPath\|ALU:ALU1\|adder:addr " "Elaborating entity \"adder\" for hierarchy \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|adder:addr\"" {  } { { "../Datapath/ALU.vhd" "addr" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367784105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneBit CPU:CPU1\|datapath:DPath\|ALU:ALU1\|adder:addr\|OneBit:one " "Elaborating entity \"OneBit\" for hierarchy \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|adder:addr\|OneBit:one\"" {  } { { "../Datapath/adder.vhd" "one" { Text "C:/Users/x62865/Documents/EE375/Datapath/adder.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367784116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracter CPU:CPU1\|datapath:DPath\|ALU:ALU1\|subtracter:subt " "Elaborating entity \"subtracter\" for hierarchy \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|subtracter:subt\"" {  } { { "../Datapath/ALU.vhd" "subt" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367784284 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sxtra subtracter.vhd(6) " "VHDL Signal Declaration warning at subtracter.vhd(6): used implicit default value for signal \"sxtra\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Datapath/subtracter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/subtracter.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1428367784285 "|cpu_chip|CPU:CPU1|datapath:DPath|ALU:ALU1|subtracter:subt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xtraTemp1 subtracter.vhd(24) " "Verilog HDL or VHDL warning at subtracter.vhd(24): object \"xtraTemp1\" assigned a value but never read" {  } { { "../Datapath/subtracter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/subtracter.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428367784285 "|cpu_chip|CPU:CPU1|datapath:DPath|ALU:ALU1|subtracter:subt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xtraTemp2 subtracter.vhd(24) " "Verilog HDL or VHDL warning at subtracter.vhd(24): object \"xtraTemp2\" assigned a value but never read" {  } { { "../Datapath/subtracter.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/subtracter.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428367784285 "|cpu_chip|CPU:CPU1|datapath:DPath|ALU:ALU1|subtracter:subt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complimenter CPU:CPU1\|datapath:DPath\|ALU:ALU1\|subtracter:subt\|complimenter:comp " "Elaborating entity \"complimenter\" for hierarchy \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|subtracter:subt\|complimenter:comp\"" {  } { { "../Datapath/subtracter.vhd" "comp" { Text "C:/Users/x62865/Documents/EE375/Datapath/subtracter.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367784294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 CPU:CPU1\|datapath:DPath\|mux2_1:MD " "Elaborating entity \"mux2_1\" for hierarchy \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\"" {  } { { "../Datapath/datapath.vhdl" "MD" { Text "C:/Users/x62865/Documents/EE375/Datapath/datapath.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367784646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triStateBuffer CPU:CPU1\|datapath:DPath\|triStateBuffer:TSBA " "Elaborating entity \"triStateBuffer\" for hierarchy \"CPU:CPU1\|datapath:DPath\|triStateBuffer:TSBA\"" {  } { { "../Datapath/datapath.vhdl" "TSBA" { Text "C:/Users/x62865/Documents/EE375/Datapath/datapath.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367784665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu1c CPU:CPU1\|cu1c:CU " "Elaborating entity \"cu1c\" for hierarchy \"CPU:CPU1\|cu1c:CU\"" {  } { { "Cpu.vhd" "CU" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/Cpu.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367784684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDdisplay LCDdisplay:lcd_out " "Elaborating entity \"LCDdisplay\" for hierarchy \"LCDdisplay:lcd_out\"" {  } { { "CPU_chip.vhd" "lcd_out" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428367784697 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[15\]\" " "Converted tri-state node \"CPU:CPU1\|address\[15\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[14\]\" " "Converted tri-state node \"CPU:CPU1\|address\[14\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[13\]\" " "Converted tri-state node \"CPU:CPU1\|address\[13\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[12\]\" " "Converted tri-state node \"CPU:CPU1\|address\[12\]\" into a selector" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[11\]\" " "Converted tri-state node \"CPU:CPU1\|address\[11\]\" into a selector" {  } { { "db/altsyncram_r4f1.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 46 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[10\]\" " "Converted tri-state node \"CPU:CPU1\|address\[10\]\" into a selector" {  } { { "db/altsyncram_r4f1.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 46 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[9\]\" " "Converted tri-state node \"CPU:CPU1\|address\[9\]\" into a selector" {  } { { "db/altsyncram_r4f1.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 46 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[8\]\" " "Converted tri-state node \"CPU:CPU1\|address\[8\]\" into a selector" {  } { { "db/altsyncram_r4f1.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 46 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[7\]\" " "Converted tri-state node \"CPU:CPU1\|address\[7\]\" into a selector" {  } { { "db/altsyncram_r4f1.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 46 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[6\]\" " "Converted tri-state node \"CPU:CPU1\|address\[6\]\" into a selector" {  } { { "db/altsyncram_r4f1.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 46 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[5\]\" " "Converted tri-state node \"CPU:CPU1\|address\[5\]\" into a selector" {  } { { "db/altsyncram_r4f1.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 46 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[4\]\" " "Converted tri-state node \"CPU:CPU1\|address\[4\]\" into a selector" {  } { { "db/altsyncram_r4f1.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 46 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[3\]\" " "Converted tri-state node \"CPU:CPU1\|address\[3\]\" into a selector" {  } { { "db/altsyncram_r4f1.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 46 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[2\]\" " "Converted tri-state node \"CPU:CPU1\|address\[2\]\" into a selector" {  } { { "db/altsyncram_r4f1.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 46 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[1\]\" " "Converted tri-state node \"CPU:CPU1\|address\[1\]\" into a selector" {  } { { "db/altsyncram_r4f1.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 46 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:CPU1\|address\[0\]\" " "Converted tri-state node \"CPU:CPU1\|address\[0\]\" into a selector" {  } { { "db/altsyncram_r4f1.tdf" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf" 46 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[0\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[0\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[1\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[1\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[2\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[2\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[3\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[3\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[4\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[4\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[5\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[5\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[6\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[6\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[7\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[7\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[8\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[8\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[9\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[9\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[10\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[10\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[11\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[11\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[12\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[12\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[13\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[13\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[14\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[14\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[15\] " "Converted tri-state buffer \"CPU:CPU1\|datapath:DPath\|ALU:ALU1\|F\[15\]\" feeding internal logic into a wire" {  } { { "../Datapath/ALU.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1428367785277 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1428367785277 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[0\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector15 " "Converted the fan-out from the tri-state buffer \"Data_bus\[0\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector15\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[1\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector14 " "Converted the fan-out from the tri-state buffer \"Data_bus\[1\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector14\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[2\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector13 " "Converted the fan-out from the tri-state buffer \"Data_bus\[2\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector13\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[3\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector12 " "Converted the fan-out from the tri-state buffer \"Data_bus\[3\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector12\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[4\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector11 " "Converted the fan-out from the tri-state buffer \"Data_bus\[4\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector11\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[5\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector10 " "Converted the fan-out from the tri-state buffer \"Data_bus\[5\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector10\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[6\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector9 " "Converted the fan-out from the tri-state buffer \"Data_bus\[6\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector9\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[7\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector8 " "Converted the fan-out from the tri-state buffer \"Data_bus\[7\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector8\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[8\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector7 " "Converted the fan-out from the tri-state buffer \"Data_bus\[8\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector7\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[9\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector6 " "Converted the fan-out from the tri-state buffer \"Data_bus\[9\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector6\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[10\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector5 " "Converted the fan-out from the tri-state buffer \"Data_bus\[10\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector5\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[11\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector4 " "Converted the fan-out from the tri-state buffer \"Data_bus\[11\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector4\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[12\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector3 " "Converted the fan-out from the tri-state buffer \"Data_bus\[12\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector3\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[13\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector2 " "Converted the fan-out from the tri-state buffer \"Data_bus\[13\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector2\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[14\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector1 " "Converted the fan-out from the tri-state buffer \"Data_bus\[14\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector1\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Data_bus\[15\] CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector0 " "Converted the fan-out from the tri-state buffer \"Data_bus\[15\]\" to the node \"CPU:CPU1\|datapath:DPath\|mux2_1:MD\|Selector0\" into an OR gate" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 67 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1428367787202 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1428367787202 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LCDdisplay.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/LCDdisplay.vhd" 14 -1 0 } } { "LCDdisplay.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/LCDdisplay.vhd" 53 -1 0 } } { "../Cu1c/cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 265 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1428367787217 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1428367787217 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCDdisplay:lcd_out\|DATA_BUS\[0\]~synth " "Node \"LCDdisplay:lcd_out\|DATA_BUS\[0\]~synth\"" {  } { { "LCDdisplay.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/LCDdisplay.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428367788346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCDdisplay:lcd_out\|DATA_BUS\[1\]~synth " "Node \"LCDdisplay:lcd_out\|DATA_BUS\[1\]~synth\"" {  } { { "LCDdisplay.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/LCDdisplay.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428367788346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCDdisplay:lcd_out\|DATA_BUS\[2\]~synth " "Node \"LCDdisplay:lcd_out\|DATA_BUS\[2\]~synth\"" {  } { { "LCDdisplay.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/LCDdisplay.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428367788346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCDdisplay:lcd_out\|DATA_BUS\[3\]~synth " "Node \"LCDdisplay:lcd_out\|DATA_BUS\[3\]~synth\"" {  } { { "LCDdisplay.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/LCDdisplay.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428367788346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCDdisplay:lcd_out\|DATA_BUS\[4\]~synth " "Node \"LCDdisplay:lcd_out\|DATA_BUS\[4\]~synth\"" {  } { { "LCDdisplay.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/LCDdisplay.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428367788346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCDdisplay:lcd_out\|DATA_BUS\[5\]~synth " "Node \"LCDdisplay:lcd_out\|DATA_BUS\[5\]~synth\"" {  } { { "LCDdisplay.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/LCDdisplay.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428367788346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCDdisplay:lcd_out\|DATA_BUS\[6\]~synth " "Node \"LCDdisplay:lcd_out\|DATA_BUS\[6\]~synth\"" {  } { { "LCDdisplay.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/LCDdisplay.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428367788346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCDdisplay:lcd_out\|DATA_BUS\[7\]~synth " "Node \"LCDdisplay:lcd_out\|DATA_BUS\[7\]~synth\"" {  } { { "LCDdisplay.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/LCDdisplay.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428367788346 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1428367788346 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428367788347 "|CPU_chip|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428367788347 "|CPU_chip|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "prgmLED VCC " "Pin \"prgmLED\" is stuck at VCC" {  } { { "CPU_chip.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428367788347 "|CPU_chip|prgmLED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1428367788347 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1428367788594 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1428367790217 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1428367791287 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428367791287 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1199 " "Implemented 1199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1428367791635 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1428367791635 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1428367791635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1099 " "Implemented 1099 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1428367791635 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1428367791635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1428367791635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428367791708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 06 20:49:51 2015 " "Processing ended: Mon Apr 06 20:49:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428367791708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428367791708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428367791708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428367791708 ""}
