Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec 13 11:54:50 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Principal_control_sets_placed.rpt
| Design       : Principal
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           13 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+------------------------------------+------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |            Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+------------------------------------+------------------------------------+------------------+----------------+--------------+
|  Inst_PSWRD_BOTON/intento_reg[1]_i_2_n_0 |                                    |                                    |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG                           | Inst_PSWRD_BOTON/cnt0              | Inst_PSWRD_BOTON/numero[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                           | Inst_PSWRD_BOTON/numero[3]_i_1_n_0 |                                    |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG                           |                                    | Inst_estado_caja/SW_estado_caja    |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG                           |                                    |                                    |                4 |              8 |         2.00 |
|  Inst_DECODER/aux_CLK                    |                                    |                                    |                8 |             19 |         2.38 |
|  CLK_IBUF_BUFG                           | SW_estado_caja_IBUF                | Inst_PSWRD_BOTON/numero[3]_i_1_n_0 |                8 |             29 |         3.62 |
|  CLK_IBUF_BUFG                           |                                    | Inst_DECODER/clear                 |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG                           | Inst_PSWRD_BOTON/tempo0            | Inst_PSWRD_BOTON/numero[3]_i_1_n_0 |                9 |             35 |         3.89 |
+------------------------------------------+------------------------------------+------------------------------------+------------------+----------------+--------------+


