// Seed: 3579173365
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    input  wor   id_2
);
  wire id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd96
) (
    output logic id_0,
    input supply1 _id_1,
    input wire id_2,
    input wor id_3,
    output wor id_4,
    input wor id_5
);
  wire id_7;
  logic [id_1 : -1] id_8;
  ;
  assign id_4 = id_5 ? 1'b0 : 1 ? id_2 : -1;
  always @("") id_0 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  wire id_9;
  wire id_10, id_11;
  assign id_4 = 1'b0 - id_4++;
endmodule
