module testbench;

timeunit 1ns;
timeprecision 1ns;

logic clk;

initial clk = 0;
always #5 clk = ~clk;

wishbone imem(clk);
wishbone dmem(clk);

magic_memory_dual_port memory(
	.ifetch(imem),
	.memory(dmem)
)