{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3074, "design__instance__area": 68095.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 2, "power__internal__total": 0.11822989583015442, "power__switching__total": 0.08317767828702927, "power__leakage__total": 7.000427899583883e-07, "power__total": 0.2014082819223404, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5356101269662189, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5356101269662189, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.584817655299944, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.4879503605948976, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.584818, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.48795, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7673873975694331, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7673873975694331, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.6842455684614052, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.640514659440743, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -359.783438114335, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.640514659440743, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.310135, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 150, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.640515, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 149, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4319411339751681, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4319411339751681, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26446645622018566, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.811385204212764, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.264466, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.562646, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 2, "clock__skew__worst_hold": -0.42960572426566795, "clock__skew__worst_setup": 0.42960572426566795, "timing__hold__ws": 0.26332636816395416, "timing__setup__ws": -4.078097974742203, "timing__hold__tns": 0, "timing__setup__tns": -402.69618468516126, "timing__hold__wns": 0, "timing__setup__wns": -4.078097974742203, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263326, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 451, "timing__setup_r2r__ws": -4.078098, "timing__setup_r2r_vio__count": 448, "design__die__bbox": "0.0 0.0 322.16 340.08", "design__core__bbox": "6.72 15.68 315.28 321.44", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 106, "design__die__area": 109560, "design__core__area": 94345.3, "design__instance__count__stdcell": 3074, "design__instance__area__stdcell": 68095.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.721765, "design__instance__utilization__stdcell": 0.721765, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 18257818, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 87643, "design__violations": 0, "design__instance__count__setup_buffer": 40, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2327, "route__net__special": 2, "route__drc_errors__iter:1": 882, "route__wirelength__iter:1": 98821, "route__drc_errors__iter:2": 175, "route__wirelength__iter:2": 98106, "route__drc_errors__iter:3": 141, "route__wirelength__iter:3": 97498, "route__drc_errors__iter:4": 13, "route__wirelength__iter:4": 97335, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 97338, "route__drc_errors": 0, "route__wirelength": 97338, "route__vias": 15280, "route__vias__singlecut": 15280, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 672.49, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 50, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 50, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 50, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5316164325890879, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5316164325890879, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5830646130944814, "timing__setup__ws__corner:min_tt_025C_5v00": 2.6924001568079046, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.583065, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.6924, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 50, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7598080157882601, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7598080157882601, "timing__hold__ws__corner:min_ss_125C_4v50": 0.6999487854104256, "timing__setup__ws__corner:min_ss_125C_4v50": -3.275892538845872, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -325.880260000917, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.275892538845872, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.307225, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 150, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.275892, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 149, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 50, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.42960572426566795, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.42960572426566795, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26332636816395416, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.885894049859451, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.263326, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.659445, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 50, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 2, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5405404055134121, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5405404055134121, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5869829233261084, "timing__setup__ws__corner:max_tt_025C_5v00": 2.2370097518662573, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.586983, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.23701, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 50, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7766735252546324, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7766735252546324, "timing__hold__ws__corner:max_ss_125C_4v50": 0.6657481421249825, "timing__setup__ws__corner:max_ss_125C_4v50": -4.078097974742203, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -402.69618468516126, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.078097974742203, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.313732, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 151, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.078098, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 150, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 50, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 2, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4348977689956667, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4348977689956667, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2658751072336694, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.715108881240439, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.265875, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.150845, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 50, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 50, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.98315, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99746, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0168523, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00617951, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00225644, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00617951, "ir__voltage__worst": 4.98, "ir__drop__avg": 0.00254, "ir__drop__worst": 0.0169, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}