<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US5467455 - Data processing system and method for performing dynamic bus termination - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Data processing system and method for performing dynamic bus termination"><meta name="DC.contributor" content="James G. Gay" scheme="inventor"><meta name="DC.contributor" content="William B. Ledbetter, Jr." scheme="inventor"><meta name="DC.contributor" content="Motorola, Inc." scheme="assignee"><meta name="DC.date" content="1993-11-3" scheme="dateSubmitted"><meta name="DC.description" content="A data processing system and a method for performing dynamic bus signal termination uses a dynamic bus termination circuitry (14 or 16) with a device (10 or 12). The circuitry is enabled when data is incoming to the device and is disabled when data is outgoing from the device to selectively reduce unwanted signal reflection at the signal end of a bi-directional bus (17). The disabling allows the circuitry to be removed or tristated from any connection with the bus (17) when not needed (i.e., data outgoing) to reduce loading. The disabling of the termination circuitry also aids in reducing the power consumption of the part when either the bus is sitting idle or the part is in a low power mode of operation."><meta name="DC.date" content="1995-11-14" scheme="issued"><meta name="DC.relation" content="US:3435375" scheme="references"><meta name="DC.relation" content="US:3854057" scheme="references"><meta name="DC.relation" content="US:4567385" scheme="references"><meta name="DC.relation" content="US:4695740" scheme="references"><meta name="DC.relation" content="US:4761647" scheme="references"><meta name="DC.relation" content="US:4791322" scheme="references"><meta name="DC.relation" content="US:4806802" scheme="references"><meta name="DC.relation" content="US:4839537" scheme="references"><meta name="DC.relation" content="US:4853560" scheme="references"><meta name="DC.relation" content="US:4877978" scheme="references"><meta name="DC.relation" content="US:4975598" scheme="references"><meta name="DC.relation" content="US:5039874" scheme="references"><meta name="DC.relation" content="US:5057783" scheme="references"><meta name="DC.relation" content="US:5059830" scheme="references"><meta name="DC.relation" content="US:5063308" scheme="references"><meta name="DC.relation" content="US:5162672" scheme="references"><meta name="DC.relation" content="US:5294845" scheme="references"><meta name="citation_patent_number" content="US:5467455"><meta name="citation_patent_application_number" content="US:08/145,117"><link rel="canonical" href="http://www.google.com/patents/US5467455"/><meta property="og:url" content="http://www.google.com/patents/US5467455"/><meta name="title" content="Patent US5467455 - Data processing system and method for performing dynamic bus termination"/><meta name="description" content="A data processing system and a method for performing dynamic bus signal termination uses a dynamic bus termination circuitry (14 or 16) with a device (10 or 12). The circuitry is enabled when data is incoming to the device and is disabled when data is outgoing from the device to selectively reduce unwanted signal reflection at the signal end of a bi-directional bus (17). The disabling allows the circuitry to be removed or tristated from any connection with the bus (17) when not needed (i.e., data outgoing) to reduce loading. The disabling of the termination circuitry also aids in reducing the power consumption of the part when either the bus is sitting idle or the part is in a low power mode of operation."/><meta property="og:title" content="Patent US5467455 - Data processing system and method for performing dynamic bus termination"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("7YXtU5XwOrPRsQSFlYHYCg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("GBR"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("7YXtU5XwOrPRsQSFlYHYCg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("GBR"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us5467455?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5467455"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=E949BAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5467455&amp;usg=AFQjCNFhHnppM5S46x-lQ4_Z17WlD7VBTQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US5467455.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US5467455.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US5467455" style="display:none"><span itemprop="description">A data processing system and a method for performing dynamic bus signal termination uses a dynamic bus termination circuitry (14 or 16) with a device (10 or 12). The circuitry is enabled when data is incoming to the device and is disabled when data is outgoing from the device to selectively reduce unwanted...</span><span itemprop="url">http://www.google.com/patents/US5467455?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5467455 - Data processing system and method for performing dynamic bus termination</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US5467455 - Data processing system and method for performing dynamic bus termination" title="Patent US5467455 - Data processing system and method for performing dynamic bus termination"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US5467455 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 08/145,117</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Nov 14, 1995</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Nov 3, 1993</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Nov 3, 1993</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">08145117, </span><span class="patent-bibdata-value">145117, </span><span class="patent-bibdata-value">US 5467455 A, </span><span class="patent-bibdata-value">US 5467455A, </span><span class="patent-bibdata-value">US-A-5467455, </span><span class="patent-bibdata-value">US5467455 A, </span><span class="patent-bibdata-value">US5467455A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22James+G.+Gay%22">James G. Gay</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22William+B.+Ledbetter,+Jr.%22">William B. Ledbetter, Jr.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Motorola,+Inc.%22">Motorola, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US5467455.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5467455.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5467455.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (17),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (136),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (12),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (13)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=E949BAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5467455&usg=AFQjCNH9uKVCWNJQYDuCiRBMxDimhJIR1A">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=E949BAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5467455&usg=AFQjCNE128fIjOJHhC9WxR1cU6gWs-eyAg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=E949BAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D5467455A%26KC%3DA%26FT%3DD&usg=AFQjCNEOK9eeO9AA2AV64JKD9dCnFumyxA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54015429" lang="EN" load-source="patent-office">Data processing system and method for performing dynamic bus termination</invention-title></span><br><span class="patent-number">US 5467455 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA37478294" lang="EN" load-source="patent-office"> <div class="abstract">A data processing system and a method for performing dynamic bus signal termination uses a dynamic bus termination circuitry (14 or 16) with a device (10 or 12). The circuitry is enabled when data is incoming to the device and is disabled when data is outgoing from the device to selectively reduce unwanted signal reflection at the signal end of a bi-directional bus (17). The disabling allows the circuitry to be removed or tristated from any connection with the bus (17) when not needed (i.e., data outgoing) to reduce loading. The disabling of the termination circuitry also aids in reducing the power consumption of the part when either the bus is sitting idle or the part is in a low power mode of operation.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(7)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5467455-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5467455-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5467455-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5467455-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5467455-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5467455-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5467455-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5467455-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5467455-5.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5467455-5.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5467455-6.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5467455-6.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5467455-7.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5467455-7.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(29)</span></span></div><div class="patent-text"><div mxw-id="PCLM59326193" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A data processing system having a communication device, the communication device being an integrated circuit having a plurality of external pins, the plurality of external pins being coupled to receive data from external to the communication device and transmit data external to the communication device, the communication device comprising:<div class="claim-text">circuitry for signal termination having a plurality of first input/output terminals coupled to the plurality of external pins via a plurality of data lines, the circuitry for signal termination having a second input/output terminal for providing data to or receiving data from internal to the communication device, the circuitry for signal termination having an input for receiving an enable signal from either internal or external to the communication device and having a termination component, the enable signal allowing the circuitry for signal termination to couple the termination component to the plurality of external pins when the enable signal is asserted and decoupling the termination component from the plurality of external pins when the enable signal is deasserted.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The data processing system of claim 1 wherein the circuitry for signal termination reduces signal reflection of a voltage signal input from the plurality of external pins when the enable signal is asserted.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The data processing system of claim 1 further comprising:<div class="claim-text">a multi-bit bi-directional bus coupled to the plurality of external pins for communicating either address or data information within the data processing system.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. The data processing system of claim 3 wherein the data bus is coupled to a plurality of communication devices, the plurality of communication devices including said communication device.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The data processing system of claim 1 wherein the enable signal is a function of a first control signal internal to the communication device and a second control signal internal to the device, the first control signal being asserted by the communication device if the communication device is functioning as a bus master and being deasserted if the communication device is functioning as a bus slave, the second control signal being in a first logic state if a read operation is occurring through the plurality of external pins and being in a second logic state if a write operation is occurring through the plurality of external pins.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. The data processing system of claim 1 wherein a bi-directional internal bus couples the circuitry for terminating with a data unit internal to the communication device.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. The data processing system of claim 1 wherein a bi-directional internal bus couples the circuitry for terminating with a data unit internal to the communication device wherein the data unit is a device selected from a group consisting of: a memory array containing a plurality of memories, or a central processing unit (CPU) of a data processor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. The data processing system of claim 1 wherein the termination component is selected from a group consisting of: a resistive device, a diode, a capacitor, a voltage source, a current source, an inductor, a transistor, and a circuit comprising one or more of the above-listed elements.</div>
    </div>
    </div> <div class="claim"> <div num="9" class="claim">
      <div class="claim-text">9. A data processor within an integrated circuit package comprising:<div class="claim-text">an execution unit internal to the data processor;</div> <div class="claim-text">a plurality of external pins connected to the integrated circuit package, the plurality of external pins used to bidirectionally communicate logic bits to and from the data processor via an external bus;</div> <div class="claim-text">a plurality of bus termination circuits, one bus termination circuit being coupled to one external pin of the plurality of external pins wherein each external pin is coupled to at least one bus termination circuit, the plurality of bus termination circuits providing data to or receiving data from the execution unit, each bus termination circuit in the plurality of bus termination circuits having an input for receiving a control signal; and</div> <div class="claim-text">a conductor coupled to each input of each of the bus termination circuits in the plurality of bus termination circuits, the conductor providing the control signal wherein the control signal, when asserted, allows each bus termination circuit in the plurality of bus termination circuits to couple at least one circuit component to the bus to reduce signal reflection on the bus, the control signal, when deasserted, allows each bus termination circuit in the plurality of bus termination circuits to decouple at least one circuit component from the bus.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" class="claim">
      <div class="claim-text">10. The data processor of claim 9 wherein the at least one circuit component is a circuit component selected from a group consisting of: a capacitor, a diode, a resistor, a transistor, a voltage source, a current source, an electrical short circuit, and an inductor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" class="claim">
      <div class="claim-text">11. The data processor of claim 9 wherein the at least one circuit component is a plurality of first resistive devices wherein one first resistive device in the plurality of first resistive devices is coupled from each external pin in the plurality of external pins to a ground potential node.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" class="claim">
      <div class="claim-text">12. The data processor of claim 9 wherein the at least one circuit component is a plurality of first resistive devices wherein one first resistive device in the plurality of first resistive devices is coupled from each external pin in the plurality of external pins to a power supply potential node.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" class="claim">
      <div class="claim-text">13. The data processor of claim 9 wherein the at least one circuit component is a first plurality of resistive devices wherein one resistive device in the first plurality of resistive devices is coupled from each external pin in the plurality of external pins to a ground potential node and a second plurality of resistive devices wherein one resistive device in the second plurality of resistive devices is coupled from each external pin in the plurality of external pins to a power supply potential node wherein the power supply potential node is connected to receive a voltage greater than a voltage received by the ground potential node.</div>
    </div>
    </div> <div class="claim"> <div num="14" class="claim">
      <div class="claim-text">14. A data processor comprising:<div class="claim-text">an execution unit internal to the data processor;</div> <div class="claim-text">a plurality of external pins used to bidirectionally communicate logic bits to and from the data processor via an external bus;</div> <div class="claim-text">a plurality of bus termination circuits, one bus termination circuit coupled to each external pin in the plurality of external pins, the plurality of bus termination circuits providing data to or receiving data from the execution unit, each bus termination circuit in the plurality of bus termination circuits having an input for receiving a control signal; and</div> <div class="claim-text">a conductor coupled to each input of each of the bus termination circuits in the plurality of bus termination circuits, the conductor providing the control signal wherein the control signal allows each bus termination circuit in the plurality of bus termination circuits to selectively reduce signal reflection in the external bus.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" class="claim">
      <div class="claim-text">15. The data processor of claim 14 wherein a circuit component is connected to the bus only when the control signal is asserted to reduce signal reflection of an incoming voltage transmission from the bus.</div>
    </div>
    </div> <div class="claim"> <div num="16" class="claim">
      <div class="claim-text">16. A data processing system comprising:<div class="claim-text">a master device having a dynamic bus termination circuit, the dynamic bus termination circuit being enabled when the master device is receiving data and disabled when the master device is sending data, the dynamic bus termination circuit of the master device reducing signal reflection of the data when the master device is receiving data;</div> <div class="claim-text">a bus coupled to the master device; and</div> <div class="claim-text">a slave device coupled to the bus, the slave device having a dynamic bus termination circuit, the dynamic bus termination circuit of the slave device being enabled when the slave device is receiving data from the master device and being disabled when the slave device is sending data to the master device, the dynamic bus termination circuit of the slave device reducing signal reflection of the data when the slave device is receiving data.</div> </div>
    </div>
    </div> <div class="claim"> <div num="17" class="claim">
      <div class="claim-text">17. A method for determining, via control logic within a data processor, whether to enable termination circuitry within a data processor, the method comprising the steps of:<div class="claim-text">beginning a bus transfer via a bus coupled between the data processor and a device external to the data processor;</div> <div class="claim-text">determining whether the data processor is sending data or receiving data;</div> <div class="claim-text">enabling the termination circuitry if the data processor is receiving data from the bus in order to reduce signal reflection on the bus; and</div> <div class="claim-text">disabling the termination circuitry if the data processor is sending data through the bus.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" class="claim">
      <div class="claim-text">18. The method of claim 17 wherein the step of enabling the circuitry comprises:<div class="claim-text">enabling the termination circuitry in response to a first control signal within the data processor which is used to identify whether the data processor is a slave device or a master device and at least one second control signal within the data processor which is used to determine whether the bus is performing a read operation or a write operation.</div> </div>
    </div>
    </div> <div class="claim"> <div num="19" class="claim">
      <div class="claim-text">19. A method for determining whether to enable termination circuitry within a data processor, the method comprising the steps of:<div class="claim-text">(a) determining a logic state of a control signal internal to the data processor, the logic state of the control signal determining whether data is coming in to the data processor or going out from the data processor;</div> <div class="claim-text">(b) enabling the termination circuitry to reduce data signal reflection only if data is coming into the data processor;</div> <div class="claim-text">(c) disabling the termination circuitry if data is being sent out from the data processor; and</div> <div class="claim-text">(d) repeating steps (a) through (c) until all the data is transferred either to or from the data processor.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" class="claim">
      <div class="claim-text">20. The method of claim 19 wherein the steps (b) and (c) further comprise:<div class="claim-text">enabling and disabling the termination circuitry based upon a control signal which indicates whether the device is a master device or a slave device.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" class="claim">
      <div class="claim-text">21. The method of claim 19 wherein the step (b) further comprise:<div class="claim-text">enabling the termination circuitry only for a brief time period wherein incoming data voltages are transitioning significantly within the brief period of time.</div> </div>
    </div>
    </div> <div class="claim"> <div num="22" class="claim">
      <div class="claim-text">22. An integrated circuit having a terminal for communicating parallel binary data, the integrated circuit comprising:<div class="claim-text">a data unit for storing and manipulating data within the integrated circuit;</div> <div class="claim-text">dynamic termination circuitry coupled between the data unit and the terminal for communicating parallel binary data, the dynamic termination circuitry having N physically separated termination circuits, where N is a finite positive integer greater than zero, each of the N physically separated termination circuits having at least one device wherein each at least one device: (1) provides an on/off switching capability respectively to each of the N physically separated termination circuits; and (2) is selectively used to change the impedance of the terminal for properly receiving the parallel binary data that is coming into the integrated circuit from external to the integrated circuit.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" class="claim">
      <div class="claim-text">23. The integrated circuit of claim 22 wherein each of the N physically separated termination circuits are enabled via different enable signals.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" class="claim">
      <div class="claim-text">24. The integrated circuit of claim 22 wherein the N physically separated termination circuits are connected in an interconnection scheme selected from the group consisting of: a parallel connection, a serial connection, a partially parallel connection, a partially serial connection, and a part-serial and part-parallel connection.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="25" class="claim">
      <div class="claim-text">25. The integrated circuit of claim 22 wherein the N physically separated termination circuits are only enabled one at a time.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="26" class="claim">
      <div class="claim-text">26. The integrated circuit of claim 22 wherein each of the N physically separated termination circuits are enabled at any time to provide one of a number of different termination circuit combinations wherein the different circuit combinations are equal a number selected within the range of two to 2<sup>N</sup> different termination circuit combinations, the one of a number of different termination circuit combinations being coupled to the terminal for communicating the parallel binary data.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="27" class="claim">
      <div class="claim-text">27. The integrated circuit of claim 22 wherein the impedance is selected via the at least one device to reduce signal reflection when receiving the data from the external to the integrated circuit via the terminal, the impedance being changed via the at least one device to another impedance when sending data external to the integrated circuit via the terminal.</div>
    </div>
    </div> <div class="claim"> <div num="28" class="claim">
      <div class="claim-text">28. A method for providing a selected impedance to a plurality of terminals of an integrated circuit, the method comprising the steps of:<div class="claim-text">determining an optimal impedance required for the plurality of terminals;</div> <div class="claim-text">communicating at least one control signal to circuitry coupled to the plurality of terminals, the at least one control signal comprising at least one read/write signal that indicates when the integrated circuit is being subject to a read or write operation; and</div> <div class="claim-text">providing an impedance from an output of the circuitry to the plurality of terminals wherein the impedance provided by the circuitry is the optimal impedance, the optimal impedance being one impedance among a plurality of possible impedances where each possible impedance is capable of being provided by the circuitry, the optimal impedance being selected via the at least one control signal.</div> </div>
    </div>
    </div> <div class="claim"> <div num="29" class="claim">
      <div class="claim-text">29. A processor comprising:<div class="claim-text">a CPU having a plurality of external terminals where the CPU is capable of being placed into a bus master mode of operation or a bus slave mode of operation, when in the bus master mode of operation the CPU has control of an external bus coupled to the plurality of terminals and when in a bus slave mode of operation the external bus is being controlled by a device other than the CPU; and</div> <div class="claim-text">circuitry coupled between the CPU and the external terminals for providing a selectable impedance to the plurality of external terminals in response to at least one control signal internal to the CPU, the selectable impedance being applied to the plurality of terminals: (1) when the CPU is in the bus master mode of operation and one of the at least one control signals indicates a read operation is being performed through the plurality of external terminals; and (2) when the CPU is in the bus slave mode of operation and one of the at least one control signals indicates a write operation is being performed through the plurality of external terminals.</div> </div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES66729994" lang="EN" load-source="patent-office" class="description">
    <heading>FIELD OF THE INVENTION</heading> <p>The present invention relates generally to data processors, and more particularly, to dynamic termination of conductive bus lines to avoid signal reflection.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>It is known in the art that devices operating at high speeds, devices operating at high clock frequencies, and/or devices which require extremely long conductive interconnections suffer from a performance-reducing phenomenon referred to as a known and understood signal reflection or transmission line effect problem. If a zero volt signal is changed to a five volt signal, for example, on a conductor or bus which is either long in length or operating at a fast edge rate, if the bus or conductive line is not properly terminated via an impedance, the conductive line or bus will take time to settle to the 5 volt value from the 0 volt value due to one or more reflections off one or both ends of the bus. To reduce signal reflection and thereby improve performance, permanent resistors have been placed at the ends of uni-directional buses to reduce signal reflection. This uni-directional termination is easy to do since only one end of the bus is ever receiving data (the other end is always sending) and therefore termination of the receiving side is all that is required. Unfortunately, if the bus is idle or the part is in a low power mode of operation, the connected permanent resistor usually caused increased power consumption which is disadvantageous.</p>
    <p>In a bi-directional bus, the termination problem is enhanced because either end of the bus may either be receiving or transmitting at any time. Therefore, in the prior art, permanent resistor termination is placed at both ends of the bus and are connected regardless of whether or not they are needed. This results in an increased load to the bus and increased power consumption when the bus is placed into a low power mode of operation.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>The previously mentioned disadvantages are overcome and other advantages achieved with the present invention. In one form, the present invention comprises a method for determining whether to enable termination circuitry within a data processor. A bus transfer begins through a bus coupled between the data processor and a device external to the data processor. A determination is made as to whether the data processor is receiving data or sending data external to the processor. The termination circuitry is enabled if the data processor is receiving data from the bus in order to reduce signal reflection on the bus. The termination circuitry is disabled if the data processor is sending data through the bus.</p>
    <p>In another form, the invention comprises a data processing system having a communication device having at least one external pin connected external to the communication device. The at least one external pin is coupled to receive data from external to the communication device and transmit data external to the communication device. The communication device has circuitry for terminating. The circuitry for terminating has a first input/output terminal coupled to the at least one external pin via at least one data line. The circuitry for terminating has a second input/output terminal for providing or receiving data from internal to the communication device. The circuitry for terminating has an input for receiving an enable signal and has one or more termination component(s). The enable signal couples the termination component to the at least one termination pin when the enable signal is asserted, and decouples the termination component from the at least one termination pin when the enable signal is deasserted.</p>
    <p>The present invention will be more clearly understood from the detailed description below in conjunction with the accompanying drawings.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 illustrates, in a block diagram, a data processing system in accordance with the present invention;</p>
    <p>FIG. 2 illustrates, in a block diagram, another data processing system in accordance with the present invention;</p>
    <p>FIG. 3 illustrates, in a flowchart, a method for dynamically enabling a termination circuit of an integrated circuit in accordance with the present invention;</p>
    <p>FIG. 4 illustrates, in a flowchart, another method for dynamically enabling a termination circuit of an integrated circuit in accordance with the present invention;</p>
    <p>FIG. 5 illustrates, in a block diagram, a data processing system having a plurality of independently-enabled bus termination circuits for each external input/output integrated circuit pin in the data processing system being in accordance with the present invention;</p>
    <p>FIG. 6 illustrates, in a block diagram, an interconnection of the plurality of independently-enabled bus termination circuits of FIG. 5 in accordance with the present invention;</p>
    <p>FIG. 7 illustrates, in a block diagram, another interconnection of the plurality of independently-enabled bus termination circuits of FIG. 5 in accordance with the present invention; and</p>
    <p>FIG. 8 illustrates, in a block diagram, yet another interconnection of the plurality of independently-enabled bus termination circuits of FIG. 5 in accordance with the present invention.</p>
    <p>It will be appreciated that for simplicity and clarity of illustration, elements illustrated in the FIGURES have not necessarily been drawn to scale. For example, the dimensions of some of the elements are exaggerated relative to other elements for clarity. Further, where considered appropriate, reference numerals have been repeated among the FIGURES to indicate corresponding or analogous elements.</p>
    <heading>DESCRIPTION OF A PREFERRED EMBODIMENT</heading> <p>In general, the apparatus and method illustrated herein is designed to dynamically enable the proper termination inside a receiver at the end of the bi-directional bus. The proper termination is dynamically connected to the bus only when data is being received in order to reduce signal reflection on the bus (i.e. transmission line effects) and allow for a more rapid operational speed. This dynamic bus termination requires a control signal which indicates to the receiving device the current drive direction of the bus (i.e., is data being read from the device or is data being written to the device). When this control signal indicates the bus has a voltage and/or current which is being driven into the receiving device, the receiving device turns on its termination devices to dampen the incoming signal so no reflections are sent back down the bus (transmission line). When the control signal indicates the bus is not being driven into the receiving device the receiving device's terminators are turned off to reduce the load on the bus and power dissipation of the bus.</p>
    <p>An example of devices which would use this dynamic termination method would be two very high speed processors which communicate through a bi-directional bus such as a data bus. For this case, the control signal that switches on the receiving processor's termination network would be the read/write (R/W*) line. It is advantageous to use a control line which will indicate the directionality of the bus in advance of the time when the data is actually transferred to allow receiving devices time to enable their respective termination networks. It should be noted that other bus termination control signals may be used to form a termination enable signal herein (the other termination control signals being signals other than the R/W* line or a master/slave* control signal).</p>
    <p>R/W* is driven by a processor or primary bus master when the processor is the bus owner (i.e., when the processor has mastership or ownership of the bus). The R/W* signal indicates the direction (i.e., data going into the primary master [a read] or data going out of the primary master [a write]) of subsequent data transfer(s). It is asserted high during read bus cycles and asserted low during write bus cycles. When the primary master is not the bus master, the R/W* signal is tristated. The `*` character in a signal name implies that the signal is active low in some manner. The external resistor 11 is used to stabilize the R/W* line when the R/W* line is tristated by devices 10 and 12.</p>
    <p>The preferred method and apparatus illustrated and taught herein solves the problem of properly terminating a bi-directional transmission line. Known techniques involved terminating a bus at each end of the bus, at mid-points on the bus, or involve structuring the bus in a star-like layout with the termination network at the center of the star. There are various known performance disadvantages that occur when using a static termination on both ends or mid-point of a bus. When allowing a termination network to be dynamically switched into or out of a transmission line network to place the proper termination at the end or final receiver on the bus as required, performance is improved.</p>
    <p>Specifically, the apparatus and method illustrated herein provides the ability to dynamically terminate a bi-directional bus depending on the current bus drive direction. Since this method allows the termination network to appear where needed at the end point of the net, the transmission line can be properly terminated as if it was a uni-directional bus. This method of termination also reduces power used in the termination networks of a system since only those termination networks which are at the endpoint of the bus need be enabled. When a device drives a high speed bi-directional bus, the transmission line should be properly terminated at the terminal point of the net, which is usually the input of another device, to prevent signal reflection problems. However, when another device on the bi-directional bus drives the signal the proper place for the termination could be at the other end or a different point of the net, usually another input device. Depending on the drive characteristics of the various device drivers on the bus, a different termination method/circuit or component value (e.g., different resistances) may be required to properly terminate the transmission line.</p>
    <p>The invention can be further understood with reference to the FIGS. 1-7. FIG. 1 illustrates a data processing system. The data processing system has a device 10 and a device 12 (referred to also as communication devices since they communicate to one another). Generally, device 10 and device 12 are each integrated circuits. For example, either device 10 or device 12 may be a memory device (such as a SRAM, a DRAM, a EEPROM device, an EPROM device, a flash device, and the like), an interface device, any peripheral device, a DMA device, a communication device, a timer, analog circuitry, a microprocessor, a pipelined execution device, an application specific integrated circuit (ASIC) device, a programmable logic array (PLA), hard-wired logic, an execution unit at least partially software driven by microcode and/or nanocode, a plurality of execution devices, a digital signal processor (DSP), a computer, a data processor, a central processing unit (CPU), and integrated circuit, and/or the like.</p>
    <p>The device 10 has a dynamic bus termination circuit 14 connected via at least one conductor or a bi-directional bus 13 to one or more external integrated circuit data pins. An internal data bus connects the circuit 14 to a bi-direction circuit having a first tristate buffer 22 and a second tristate buffer 24. Buffers 22 and 24 are turned on, usually in a mutually exclusive manner to enable bi-directional communication (time-multiplexed two-way communication). The buffers 22 and 24 are connected to a data unit 18 which may be a memory array or a data processor CPU. In another form the internal data bus may be split into two buses, one bus for reading and one bus for writing wherein no time multiplexing is needed until the external pins are reached.</p>
    <p>The termination circuit contains one or more circuit components which when coupled to the data line reduce reflection or change line impedance on the bi-directional external bus 17 when data is being received by the device 10. The circuit components may include one or more of a capacitor, a PN junction, a diode, a resistor, a resistive device, an inductor, an N channel transistor, a P channel transistor, a junction field effect transistor (JFET), a metal oxide semiconductor transistor (MOSFET), a bipolar device, a Bi-CMOS device, a current source, a voltage source, any other like termination component, or a circuit comprising one or more of the circuit elements listed above.</p>
    <p>The circuit component within circuit 14 is coupled to the pins in response to the state of an enable control signal of FIG. 1. The enable signal, in general, is in one logic state if a data is incoming to the device 10 and is deasserted when data is being sent out from the device 10. In one form, the enable signal is a function of the read/write R/W* and a mater/salve* control signal which indicates whether device 10 is a master of the bus 17 or a slave device not having ownership/mastership of bus 17. The logic involves a tristate buffer 34 and a exclusive nor (XNOR) gate 30.</p>
    <p>The device 12 has a dynamic bus termination circuit 16, a bus 15, a internal bi-directional data bus with tristate buffers 26 and 28, a data unit 20, an XNOR gate 32, a tristate buffer 36, a master/slave* signal, and a R/W* signal all of which are analogous to corresponding elements in device 10. It is important to note that although device 10 is analogous to device 12 in FIG. 1 that the device 12 could be very different from device 12 in another form. For example, device 12 could be a memory device wherein device 10 is a microprocessor. Device 12 may not have enable logic similar to device 10 (i.e., may not have the XNOR 32 and tristate buffer 36, but other logic and other control signal inputs).</p>
    <p>The operation of the dynamic termination may be further described as follows. Assume device 10 is a bus master and device 12 is a slave device for purposes of a data transfer on bus 17. Furthermore, assume device 10 desires to make a write transfer of data to device 12. Device 10 has an internal indication that it is master of the bus 17 while device 12 has internal indication it is currently a slave on the bus 17. Device 10 will assert and drive the Read/Write* (R/W*) line via an enabled tristate buffer 34 to indicate it desires a write transfer of data to device 12. In this case, Device 10 has inputs to the exclusive-NOR (XNOR) gate 30 which are at a logical 1 and 0 causing the termination network to be disabled. In other words, the termination circuitry of device 10 is disabled because data is outgoing not incoming, and therefore no termination in device 10 is needed to avoid transmission line effects and/or signal reflection. However, device 12 has inputs to the exclusive-NOR (XNOR) gate 32 are both at a logic 0 level causing the termination network in device 12 to be enabled. The termination in device 12 is enabled because device 12 is receiving data on bus 17. Thus, when device 10 asserts and drives data out onto the bus 17 to be received by device 12, the data bus transmission line 17 is dynamically and properly terminated with the characteristic impedance of the line preventing signal reflection problems.</p>
    <p>Assuming the same mastership assignments from the above example, but for a read access, device 10 will assert and drive the R/W* line to indicate it desires a read transfer of data from device 12. For this case, device 10 has inputs to the exclusive-NOR gate which are both at a logical 1 causing it's termination network to be enabled. However, Device 12 has inputs to the exclusive-NOR gate which are at a logical 0 and 1 causing the termination network in Device 2 to be disabled. Thus, depending on the direction of the data transfer and mastership assignments, either device 10 or device 12 has a termination network which will be dynamically enabled providing transmission line termination at the end or sink of the bus 17 lines.</p>
    <p>The advantage in using this mechanism is that a termination network is allowed to be dynamically enabled and present at the end receiver of a bus to properly and exactly terminate the bi-directional transmission line. Additionally, and just as important, this invention allows the termination network to be disabled or not present when the device is not receiving data to reduce power dissipation and reduce the loading of bus lines. This method of termination reduces power used in the termination networks of a system since only those termination networks which are at the endpoint of the bus need be enabled at any given time. When a bus is not being used at all, neither of the circuits 14 or 16 are enabled which further decreases power consumption.</p>
    <p>FIG. 2 illustrates a data processing system similar to FIG. 1 but further illustrates the circuits 14 and 16 of FIG. 1. The device 100 is analogous to the device 10, and the device 200 is analogous to the device 12. Integrated circuit pins are not illustrated in FIG. 2 although they are present in a preferred form. The tristate buffers 110, 112, 210, and 212 are respectively analogous to the tristate buffers 22, 24, 26, and 28 of FIG. 1. The tristate buffers, 110, 112, 210, 212 are enabled/disabled via a control signal R/W* (internal) and controls the direction of data flow on the bus 17. Resistor 111 is analogous to resistor 11 of FIG. 1. The XNOR gates 114 and 214 are analogous to the XNOR gates 30 and 32, respectively, of FIG. 1. The tristate buffers 116 and 216 are respectively analogous to tristate buffers 34 and 36 of FIG. 1.</p>
    <p>The circuits 14 and 16 are analogous within FIG. 2 therefore only the circuit 14 of device 100 in FIG. 2 is discussed in detail below. This discussion should serve to fully explain the device 200 as well. FIG. 2 illustrates that circuit 14 contains a bipolar transistor 102 and a bipolar transistor 108. Transistor 102 has a collector coupled to Vdd (usually 5.0 volts or less), an emitter, and a base connected to the enable signal. A circuit component 104, used to dynamically reduce signal reflection, has a first terminal connected to the emitter of transistor 102 and a second terminal connected/coupled to the bus 17 (output buffers, input buffers, and input/output (I/O) buffers, as needed, are not specifically illustrated in FIGS. 1-2). The transistor 108 has an emitter connected to a ground potential, a collector, and a base connected to the enable signal. A component 106, similar to component 104, has a first terminal connected/coupled to the bus 17 and a second terminal connected to the collector of transistor 108.</p>
    <p>The components 104 and 106 may each be, for example a single resistor. In other forms, the components 104 and 106 may be entire circuits comprising logic gates, capacitors, PN junctions, diodes, other resistors, any resistive devices, inductors, N channel transistors, P channel transistors, JFET, bipolar transistor devices, BiCMOS devices, and the like. The components 104, 106 are dynamically activated to the bus 17 only when data is being received by the device 100 via the bus 17. The components 104 and 106 are selectively connected via the enable signal connected to the transistors 102 and 108. It should be noted again that other termination methods besides the thevenin-equivalent method taught herein with resistors etc. are possible. The point of interest is the concept of making the termination dynamic at end points of a bi-directional bus, whereas different termination may be used for each device in the data processing system.</p>
    <p>As stated previously, the transistors 202 and 208 and the devices 204 and 206 are analogous to elements discussed above in for device 100.</p>
    <p>FIG. 3 illustrates a method used to dynamically terminate an integrated circuit. In a step 300, bus communication is enabled or initiated. In a step 302, a device coupled to a bus, such as device 10 of FIG. 1, determines whether data is incoming from the bus to the device or outgoing from the device to the bus. If the data is incoming a step 304 is used to enable the termination logic in FIGS. 1-2. If the data is outgoing, no termination is needed and the termination circuitry is disabled. Once the termination circuitry is either disabled or enabled, the data is transferred with reduced signal reflection along the bus. If there is more data to transfer, the method of FIG. 3 is performed again via a step 308. In a step 309 the termination components/circuits are disabled if not needed. The above method will work for any type of bus transfer including burst bus transfers wherein multiple data values are sent in a single bus cycle.</p>
    <p>FIG. 4 illustrates an alternative method of for performing dynamic termination. In general, FIG. 4 is similar to FIG. 3. A step 400 is analogous to step 300 in FIG. 3. A step 402 is used to determine if the device is a master device (i.e., has ownership of the bus being used to communicate information). Steps 404 and 406 are used to determine if a read or a write operation is occurring. Based upon the state of master/slave* in step 402 and the R/W* signal in steps 404 and 406, the termination circuitry is either enabled or disabled in steps 408 or 410. Data is transferred in a step 411 with reduced signal reflection on the bus and if more data is to be transferred, the process of FIG. 4 is repeated as illustrated in step 412. In a step 413, the transfer termination circuits/components are disabled if not needed. In general, the state diagram of master/slave* and R/W* used to determine whether or not the termination circuitry is enabled is as follows:</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">______________________________________R/W*    master/slave*  termination enabled?______________________________________0       0              yes0       1              no1       0              no1       1              yes______________________________________</pre>
    
    <p>FIG. 5 illustrates a system similar to FIG. 1. All the elements of FIG. 1 which are analogous to elements in FIG. 5 are identically labeled. One significant different between FIG. 1 and FIG. 5 is that FIG. 5 illustrates termination circuits 500 and 501. The termination circuit 500 contains, in FIG. 5, four dynamic bus termination circuits 14, 50, 52, and 54. It should be noted that any number of bus termination circuits may be included within circuit 500. In general, N dynamic bus termination circuits may be serially connected and/or parallel-connected together in the circuit 500 wherein N is a finite integer greater than zero (i.e., 1, 2, 3, 4, 5, 6, . . . dynamic bus termination circuits may be used). Each of the bus termination circuits in circuit 500 have different enable signals, therefore four enable signals are illustrated in FIG. 5. When termination is desired, one or more of the enable signals may be enabled to connected one or more termination components/circuits to the bus to reduce signal reflection or alter line impedance. The enables may be derived internally to the device 10, may be received from external to the device 10 (i.e., from a slave device or alternate master), or may be a combination of signals internal and external to the device 10. Circuit 501 is similar to circuit 500 and is therefore not further discussed.</p>
    <p>The system of FIG. 5 is useful if different termination circuits are required at different times, or for different device speeds, or when device 10 is interfacing with different external devices. For example, circuit 14 may be enabled when the device 10 operates at 33.3 Mhz and circuit 50 enabled when the device 10 operates at 50 MHz, etc. The circuit 52 may be enabled when the device is communicating to a slow SRAM device, whereas termination circuit 54 is enabled when communicating to a fast DRAM device, etc. In other cases, two or more of the circuits 14, 50, 52, and 54 may be simultaneously enabled to couple a plurality of termination components or circuits in either parallel or series or a combination of parallel and series. Note that bus 13, the bi-directional bus, and the data bus may be either one bit or more than one bit. If they are more than one bit, then circuit 500 is repeated for each bit of the bus, as in FIG. 1.</p>
    <p>For example, FIG. 6 illustrates the circuit 500 including the four termination circuits 14, 50, 52, and 54. The bus 13, the data bus and four enable lines of FIG. 5 are illustrated. The 4 enable circuits are split internal to circuit 500 into separately-labeled enable signals 1 through 4. Each termination circuit must have a device which functions as an on/off switch (i.e. a bipolar transistor, an MOS transistor, a JFET, an SCR, a triac, a relay, etc.) and a device which functions to change the impedance of the bus or to reduce signal reflection. The function of switching and reducing reflection may be performed by a single device, such as a single transistor in the circuit/components of FIG. 6.</p>
    <p>Termination circuit 14 has a termination circuit/component 502 coupled between the bi-directional bus and Vdd, and a termination circuit/component 510 coupled between the bi-direcitonal bus and ground. Termination circuit 50 has a termination circuit/component 504 coupled between the bi-directional bus and Vdd, and a termination circuit/component 512 coupled between the bi-direcitonal bus and ground. Termination circuit 52 has a termination circuit/component 506 coupled between the bi-directional bus and Vdd, and a termination circuit/component 514 coupled between the bi-direcitonal bus and ground. Termination circuit 54 has a termination circuit/component 508 coupled between the bi-directional bus and Vdd, and a termination circuit/component 516 coupled between the bi-direcitonal bus and ground.</p>
    <p>If enable 1 is asserted and all other enables are deasserted, then only circuits/components 502 and 510 are coupled to the bi-directional bus. If enables 1 and 2 are asserted while all other enables are deasserted then circuit/component 502 is in parallel with circuit/component 504 and circuit/component 510 is in parallel with circuit/component 512 to form a different termination device.</p>
    <p>For example, assume circuit/component 502 is a 100 ohm resistor and a switch, circuit/component 504 is a 50 ohm resistor and a switch, circuit/component 506 is a 10 ohm resistor and a switch, and circuit/component is a 3 ohm resistor and a switch for sake of example. If the switches are coupled to the enable signals, then the four enables can cycle through 16 (2<sup>4</sup>) different states. In these 16 different states one of either 100, 50, 10, 3, 33.33, 8.33, 2.91, 7.69, 2.75, 2.16, 9.09, 2.30, 2.83, 2.20, 2.26, or  ohms can be selectively chosen as the impedance of the bus from the bi-directional bus to the Vdd line in the circuit of FIG. 6. In another form, eight enable signals may be used in FIG. 6 wherein one enable signal is coupled to each termination circuit/component of FIG. 6. With eight enables 2<sup>8</sup> distinct termination values are possible.</p>
    <p>FIG. 7 illustrates an alternative interconnection of circuits/components 520, 522, 524, 526. Once again, the circuits/components of FIG. 7 are similar to the circuits/components of FIG. 6 wherein at least one device functioning as an on/off switch and a signal reflection reducer must be present, or multiple devices wherein the multiple device either together or in isolation perform the switching function and the reflection reducing function. FIG. 7 illustrates that serial connections as well as parallel connections may be made via the interconnection of circuit 500. Four enable signals are illustrated. The various states of enable signals in FIG. 7 result in up to 9 distinct termination values. For example, assume that circuit/component 520 is a 5 ohm resistor and a serial switch, circuit/component 522 is a 10 ohm resistor and a serial switch, circuit/component 524 is a 20 ohm resistor and a serial switch, and circuit/component 526 is a 50 ohm resistor and a serial switch. The following termination impedances may result: 60, 55, 30, 25, 53.333, 23.333, 24.286, 19.286, and  ohms depending on the states of the enable signals. FIG. 7 also illustrates that the termination circuits in FIGS. 1-7 do not always have to be coupled to both ground and Vdd. Instead a termination circuit/component may connect/couple only to either Vdd or ground.</p>
    <p>FIG. 8 illustrates a circuit 500 which may be used to selectively couple destination series termination in series with a bus 13. FIG. 8 illustrates four termination circuits/components 600, 601, 602, and 603 which are respectively enabled via enables 1-4. It should be noted that any number of termination circuits and components (not just four) may be connected as illustrated in FIG. 8. The enables 1-4 may be independently asserted or asserted in groups to provide up to 16 different termination combinations for the four termination circuits/components in FIG. 8. One of the termination circuit/components may be a direct electrical short circuit.</p>
    <p>While the present invention has been illustrated and described with reference to specific embodiments, further modifications and improvements will occur to those skilled in the art. For example, more than two devices connected to the bus, more than two masters, and/or more than two states may be coupled to a bus in FIGS. 1-2. Either address buses, data buses, serial communication lines, or control signals may be terminated in the manner taught herein. Any termination circuit or component which reduces signal reflection may be used. An RC network may also be useful as a termination component/circuit. It is also advantageous to enable the termination component only during a brief time when data is actually transitioning on a bus. Furthermore, the data bus may have 32 bits wherein a new transfer changes the bus (for example, from an FFFFFFFF hex value to an FFFFFFF7 hex value) wherein only one bit in the 32-bit value is changing significantly. In this case only one termination circuit in the 32 termination circuits need be enabled to reduce reflection. It is also important to note that the proper termination value for a bus could be a series-connected resistance (series connected meaning that it is connected in-line with the bus in-between the receiving pin and an input buffer). The configuration of the circuits of FIG. 5 may be set upon reset, externally-configurable, or may be user configurable. Other enable control signals are possible besides the enables illustrated herein. The structures and methods taught herein may be used for both bi-directional buses or uni-directional buses. It is to be understood, therefore, that this invention is not limited to the particular forms illustrated and that it is intended in the appended claims to cover all modifications that do not depart from the spirit and scope of this invention.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3435375">US3435375</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 20, 1965</td><td class="patent-data-table-td patent-date-value">Mar 25, 1969</td><td class="patent-data-table-td ">Motorola Inc</td><td class="patent-data-table-td ">Controller having fet bridge circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3854057">US3854057</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 11, 1972</td><td class="patent-data-table-td patent-date-value">Dec 10, 1974</td><td class="patent-data-table-td ">Lrc Corp</td><td class="patent-data-table-td ">High speed impedance sensitive switch driver</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4567385">US4567385</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 22, 1983</td><td class="patent-data-table-td patent-date-value">Jan 28, 1986</td><td class="patent-data-table-td ">Harris Corporation</td><td class="patent-data-table-td ">Power switched logic gates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4695740">US4695740</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 26, 1984</td><td class="patent-data-table-td patent-date-value">Sep 22, 1987</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Bidirectional buffer amplifier</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4761647">US4761647</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 6, 1987</td><td class="patent-data-table-td patent-date-value">Aug 2, 1988</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Eprom controlled tri-port transceiver</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4791322">US4791322</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 19, 1987</td><td class="patent-data-table-td patent-date-value">Dec 13, 1988</td><td class="patent-data-table-td ">Gazelle Microcircuits, Inc.</td><td class="patent-data-table-td ">TTL compatible input buffer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4806802">US4806802</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 31, 1987</td><td class="patent-data-table-td patent-date-value">Feb 21, 1989</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">CMOS circuit having shoot through current control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4839537">US4839537</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 16, 1987</td><td class="patent-data-table-td patent-date-value">Jun 13, 1989</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">BicMO logic circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4853560">US4853560</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 27, 1988</td><td class="patent-data-table-td patent-date-value">Aug 1, 1989</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Logic circuit and semiconductor integrated circuit device capable of operating by different power supplies</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4877978">US4877978</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 19, 1988</td><td class="patent-data-table-td patent-date-value">Oct 31, 1989</td><td class="patent-data-table-td ">Cypress Semiconductor</td><td class="patent-data-table-td ">Output buffer tri-state noise reduction circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4975598">US4975598</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 21, 1988</td><td class="patent-data-table-td patent-date-value">Dec 4, 1990</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Temperature, voltage, and process compensated output driver</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5039874">US5039874</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 15, 1990</td><td class="patent-data-table-td patent-date-value">Aug 13, 1991</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Method and apparatus for driving an integrated-circuit output pad</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5057783">US5057783</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 16, 1990</td><td class="patent-data-table-td patent-date-value">Oct 15, 1991</td><td class="patent-data-table-td ">Beckman Industrial Corporation</td><td class="patent-data-table-td ">Automatic impedance matching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5059830">US5059830</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 14, 1989</td><td class="patent-data-table-td patent-date-value">Oct 22, 1991</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Integrated circuit using bus driver having reduced area</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5063308">US5063308</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 11, 1990</td><td class="patent-data-table-td patent-date-value">Nov 5, 1991</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Output driver with static and transient parts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5162672">US5162672</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 24, 1990</td><td class="patent-data-table-td patent-date-value">Nov 10, 1992</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Data processor having an output terminal with selectable output impedances</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5294845">US5294845</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 17, 1992</td><td class="patent-data-table-td patent-date-value">Mar 15, 1994</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Data processor having an output terminal with selectable output impedances</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5596757">US5596757</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 16, 1995</td><td class="patent-data-table-td patent-date-value">Jan 21, 1997</td><td class="patent-data-table-td ">Simple Technology, Inc.</td><td class="patent-data-table-td ">System and method for selectively providing termination power to a SCSI bus terminator from a host device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5919252">US5919252</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 24, 1997</td><td class="patent-data-table-td patent-date-value">Jul 6, 1999</td><td class="patent-data-table-td ">Micron Electronics, Inc.</td><td class="patent-data-table-td ">Computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6008665">US6008665</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 7, 1998</td><td class="patent-data-table-td patent-date-value">Dec 28, 1999</td><td class="patent-data-table-td ">California Micro Devices Corporation</td><td class="patent-data-table-td ">Termination circuits and methods therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6122695">US6122695</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 18, 1998</td><td class="patent-data-table-td patent-date-value">Sep 19, 2000</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Device for terminating a processor bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6128685">US6128685</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 18, 1998</td><td class="patent-data-table-td patent-date-value">Oct 3, 2000</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method for terminating a processor bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6356106">US6356106</a></td><td class="patent-data-table-td patent-date-value">Sep 12, 2000</td><td class="patent-data-table-td patent-date-value">Mar 12, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Active termination in a multidrop memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6421794">US6421794</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 9, 2000</td><td class="patent-data-table-td patent-date-value">Jul 16, 2002</td><td class="patent-data-table-td ">John T. Chen</td><td class="patent-data-table-td ">Method and apparatus for diagnosing memory using self-testing circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6438636">US6438636</a></td><td class="patent-data-table-td patent-date-value">Feb 16, 2001</td><td class="patent-data-table-td patent-date-value">Aug 20, 2002</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Updating termination for a bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6453374">US6453374</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 30, 1999</td><td class="patent-data-table-td patent-date-value">Sep 17, 2002</td><td class="patent-data-table-td ">Rockwell Collins, Inc.</td><td class="patent-data-table-td ">Data bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6629171">US6629171</a></td><td class="patent-data-table-td patent-date-value">Jan 14, 2002</td><td class="patent-data-table-td patent-date-value">Sep 30, 2003</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Driving the last inbound signal on a line in a bus with a termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6631083">US6631083</a></td><td class="patent-data-table-td patent-date-value">Jul 23, 2001</td><td class="patent-data-table-td patent-date-value">Oct 7, 2003</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Systems with modules and clocking therefore</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6674304">US6674304</a></td><td class="patent-data-table-td patent-date-value">Feb 26, 1999</td><td class="patent-data-table-td patent-date-value">Jan 6, 2004</td><td class="patent-data-table-td ">Motorola Inc.</td><td class="patent-data-table-td ">Output buffer circuit and method of operation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6674648">US6674648</a></td><td class="patent-data-table-td patent-date-value">Jul 23, 2001</td><td class="patent-data-table-td patent-date-value">Jan 6, 2004</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Termination cards and systems therefore</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6674649">US6674649</a></td><td class="patent-data-table-td patent-date-value">Jul 23, 2001</td><td class="patent-data-table-td patent-date-value">Jan 6, 2004</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Systems having modules sharing on module terminations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6687780">US6687780</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 2, 2000</td><td class="patent-data-table-td patent-date-value">Feb 3, 2004</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Expandable slave device system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6711027">US6711027</a></td><td class="patent-data-table-td patent-date-value">Oct 4, 2001</td><td class="patent-data-table-td patent-date-value">Mar 23, 2004</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Modules having paths of different impedances</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6711639">US6711639</a></td><td class="patent-data-table-td patent-date-value">Nov 2, 2000</td><td class="patent-data-table-td patent-date-value">Mar 23, 2004</td><td class="patent-data-table-td ">Dell Products L.P.</td><td class="patent-data-table-td ">System and method for processor bus termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6715014">US6715014</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 25, 2000</td><td class="patent-data-table-td patent-date-value">Mar 30, 2004</td><td class="patent-data-table-td ">Hewlett-Packard Development Company, L.P.</td><td class="patent-data-table-td ">Module array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6738844">US6738844</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 23, 1998</td><td class="patent-data-table-td patent-date-value">May 18, 2004</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Implementing termination with a default signal on a bus line</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6771515">US6771515</a></td><td class="patent-data-table-td patent-date-value">Oct 4, 2001</td><td class="patent-data-table-td patent-date-value">Aug 3, 2004</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Systems having modules with on die terminations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6809546">US6809546</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 4, 2002</td><td class="patent-data-table-td patent-date-value">Oct 26, 2004</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">On-chip termination apparatus in semiconductor integrated circuit, and method for controlling the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6838907">US6838907</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 27, 2003</td><td class="patent-data-table-td patent-date-value">Jan 4, 2005</td><td class="patent-data-table-td ">Marvell Semiconductor Israel Ltd.</td><td class="patent-data-table-td ">Supplying logic values for sampling on high-speed interfaces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6844754">US6844754</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 20, 2002</td><td class="patent-data-table-td patent-date-value">Jan 18, 2005</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">Data bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6856165">US6856165</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 31, 2003</td><td class="patent-data-table-td patent-date-value">Feb 15, 2005</td><td class="patent-data-table-td ">Daimlerchrysler Ag</td><td class="patent-data-table-td ">Circuit for adapting characteristic wave impedance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6917546">US6917546</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 23, 2002</td><td class="patent-data-table-td patent-date-value">Jul 12, 2005</td><td class="patent-data-table-td ">Elpida Memory, Inc.</td><td class="patent-data-table-td ">Memory device and memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6918078">US6918078</a></td><td class="patent-data-table-td patent-date-value">Jul 23, 2001</td><td class="patent-data-table-td patent-date-value">Jul 12, 2005</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Systems with modules sharing terminations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6937058">US6937058</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 16, 2003</td><td class="patent-data-table-td patent-date-value">Aug 30, 2005</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Methods and apparatus for active termination of high-frequency signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7010629">US7010629</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 22, 1999</td><td class="patent-data-table-td patent-date-value">Mar 7, 2006</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Apparatus and method for coupling to a memory module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7222209">US7222209</a></td><td class="patent-data-table-td patent-date-value">Dec 16, 2003</td><td class="patent-data-table-td patent-date-value">May 22, 2007</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Expandable slave device system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7372293">US7372293</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 7, 2005</td><td class="patent-data-table-td patent-date-value">May 13, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Polarity driven dynamic on-die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7389369">US7389369</a></td><td class="patent-data-table-td patent-date-value">Aug 31, 2005</td><td class="patent-data-table-td patent-date-value">Jun 17, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Active termination control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7398342">US7398342</a></td><td class="patent-data-table-td patent-date-value">Aug 31, 2005</td><td class="patent-data-table-td patent-date-value">Jul 8, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Active termination control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7408378">US7408378</a></td><td class="patent-data-table-td patent-date-value">Nov 23, 2005</td><td class="patent-data-table-td patent-date-value">Aug 5, 2008</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Calibration methods and circuits for optimized on-die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7417464">US7417464</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 14, 2007</td><td class="patent-data-table-td patent-date-value">Aug 26, 2008</td><td class="patent-data-table-td ">Integrated Electronic Solutions Pty. Ltd</td><td class="patent-data-table-td ">Bi-directional signal transmission system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7439760">US7439760</a></td><td class="patent-data-table-td patent-date-value">Dec 19, 2005</td><td class="patent-data-table-td patent-date-value">Oct 21, 2008</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Configurable on-die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7439789">US7439789</a></td><td class="patent-data-table-td patent-date-value">Mar 7, 2007</td><td class="patent-data-table-td patent-date-value">Oct 21, 2008</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Systems and methods for controlling termination resistance values for a plurality of communication channels</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7486104">US7486104</a></td><td class="patent-data-table-td patent-date-value">Jun 2, 2006</td><td class="patent-data-table-td patent-date-value">Feb 3, 2009</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Integrated circuit with graduated on-die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7515453">US7515453</a></td><td class="patent-data-table-td patent-date-value">Jun 23, 2006</td><td class="patent-data-table-td patent-date-value">Apr 7, 2009</td><td class="patent-data-table-td ">Metaram, Inc.</td><td class="patent-data-table-td ">Integrated memory core and memory interface circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7525338">US7525338</a></td><td class="patent-data-table-td patent-date-value">Dec 13, 2006</td><td class="patent-data-table-td patent-date-value">Apr 28, 2009</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Calibration methods and circuits for optimized on-die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7536494">US7536494</a></td><td class="patent-data-table-td patent-date-value">May 22, 2007</td><td class="patent-data-table-td patent-date-value">May 19, 2009</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Expandable slave device system with buffered subsystems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7564258">US7564258</a></td><td class="patent-data-table-td patent-date-value">Aug 17, 2007</td><td class="patent-data-table-td patent-date-value">Jul 21, 2009</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Calibration methods and circuits to calibrate drive current and termination impedance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7580312">US7580312</a></td><td class="patent-data-table-td patent-date-value">Jul 31, 2006</td><td class="patent-data-table-td patent-date-value">Aug 25, 2009</td><td class="patent-data-table-td ">Metaram, Inc.</td><td class="patent-data-table-td ">Power saving system and method for use with a plurality of memory circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7581127">US7581127</a></td><td class="patent-data-table-td patent-date-value">Oct 20, 2006</td><td class="patent-data-table-td patent-date-value">Aug 25, 2009</td><td class="patent-data-table-td ">Metaram, Inc.</td><td class="patent-data-table-td ">Interface circuit system and method for performing power saving operations during a command-related latency</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7590796">US7590796</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2006</td><td class="patent-data-table-td patent-date-value">Sep 15, 2009</td><td class="patent-data-table-td ">Metaram, Inc.</td><td class="patent-data-table-td ">System and method for power management in memory systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7595657">US7595657</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 4, 2008</td><td class="patent-data-table-td patent-date-value">Sep 29, 2009</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Dynamic dual control on-die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7599205">US7599205</a></td><td class="patent-data-table-td patent-date-value">Mar 25, 2008</td><td class="patent-data-table-td patent-date-value">Oct 6, 2009</td><td class="patent-data-table-td ">Metaram, Inc.</td><td class="patent-data-table-td ">Methods and apparatus of stacking DRAMs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7602209">US7602209</a></td><td class="patent-data-table-td patent-date-value">Aug 27, 2008</td><td class="patent-data-table-td patent-date-value">Oct 13, 2009</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Controlling memory devices that have on-die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7609567">US7609567</a></td><td class="patent-data-table-td patent-date-value">Jul 31, 2006</td><td class="patent-data-table-td patent-date-value">Oct 27, 2009</td><td class="patent-data-table-td ">Metaram, Inc.</td><td class="patent-data-table-td ">System and method for simulating an aspect of a memory circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7627796">US7627796</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 26, 2007</td><td class="patent-data-table-td patent-date-value">Dec 1, 2009</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Testing method for permanent electrical removal of an integrated circuit output</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7730338">US7730338</a></td><td class="patent-data-table-td patent-date-value">Apr 29, 2008</td><td class="patent-data-table-td patent-date-value">Jun 1, 2010</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7741868">US7741868</a></td><td class="patent-data-table-td patent-date-value">Jul 20, 2009</td><td class="patent-data-table-td patent-date-value">Jun 22, 2010</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Calibration methods and circuits to calibrate drive current and termination impedance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7761724">US7761724</a></td><td class="patent-data-table-td patent-date-value">Apr 29, 2008</td><td class="patent-data-table-td patent-date-value">Jul 20, 2010</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7772876">US7772876</a></td><td class="patent-data-table-td patent-date-value">Oct 21, 2008</td><td class="patent-data-table-td patent-date-value">Aug 10, 2010</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Configurable on-die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7782082">US7782082</a></td><td class="patent-data-table-td patent-date-value">Jul 22, 2009</td><td class="patent-data-table-td patent-date-value">Aug 24, 2010</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Memory-module buffer with on-die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7843225">US7843225</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 14, 2009</td><td class="patent-data-table-td patent-date-value">Nov 30, 2010</td><td class="patent-data-table-td ">Via Technologies, Inc.</td><td class="patent-data-table-td ">Protocol-based bus termination for multi-core processors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7924048">US7924048</a></td><td class="patent-data-table-td patent-date-value">Aug 23, 2010</td><td class="patent-data-table-td patent-date-value">Apr 12, 2011</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Memory controller that controls termination in a memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7928757">US7928757</a></td><td class="patent-data-table-td patent-date-value">Jun 21, 2010</td><td class="patent-data-table-td patent-date-value">Apr 19, 2011</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Calibration methods and circuits to calibrate drive current and termination impedance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7948262">US7948262</a></td><td class="patent-data-table-td patent-date-value">May 28, 2010</td><td class="patent-data-table-td patent-date-value">May 24, 2011</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Configurable on-die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7999572">US7999572</a></td><td class="patent-data-table-td patent-date-value">Sep 7, 2010</td><td class="patent-data-table-td patent-date-value">Aug 16, 2011</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8018250">US8018250</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 19, 2010</td><td class="patent-data-table-td patent-date-value">Sep 13, 2011</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Input/output block and operation thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8019589">US8019589</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 2007</td><td class="patent-data-table-td patent-date-value">Sep 13, 2011</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Memory apparatus operable to perform a power-saving operation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8041865">US8041865</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 4, 2008</td><td class="patent-data-table-td patent-date-value">Oct 18, 2011</td><td class="patent-data-table-td ">Qimonda Ag</td><td class="patent-data-table-td ">Bus termination system and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8041881">US8041881</a></td><td class="patent-data-table-td patent-date-value">Jun 12, 2007</td><td class="patent-data-table-td patent-date-value">Oct 18, 2011</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Memory device with emulated characteristics</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8055833">US8055833</a></td><td class="patent-data-table-td patent-date-value">Dec 15, 2006</td><td class="patent-data-table-td patent-date-value">Nov 8, 2011</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">System and method for increasing capacity, performance, and flexibility of flash storage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8060774">US8060774</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 2007</td><td class="patent-data-table-td patent-date-value">Nov 15, 2011</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Memory systems and memory modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8072235">US8072235</a></td><td class="patent-data-table-td patent-date-value">Feb 9, 2011</td><td class="patent-data-table-td patent-date-value">Dec 6, 2011</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Integrated circuit with configurable on-die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8077535">US8077535</a></td><td class="patent-data-table-td patent-date-value">Jul 31, 2006</td><td class="patent-data-table-td patent-date-value">Dec 13, 2011</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Memory refresh apparatus and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8080874">US8080874</a></td><td class="patent-data-table-td patent-date-value">Sep 14, 2007</td><td class="patent-data-table-td patent-date-value">Dec 20, 2011</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8081474">US8081474</a></td><td class="patent-data-table-td patent-date-value">Sep 2, 2008</td><td class="patent-data-table-td patent-date-value">Dec 20, 2011</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Embossed heat spreader</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8085062">US8085062</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 14, 2009</td><td class="patent-data-table-td patent-date-value">Dec 27, 2011</td><td class="patent-data-table-td ">Via Technologies, Inc.</td><td class="patent-data-table-td ">Configurable bus termination for multi-core/multi-package processor configurations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8089298">US8089298</a></td><td class="patent-data-table-td patent-date-value">Mar 9, 2011</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Integrated circuit device with dynamically selected on-die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8089795">US8089795</a></td><td class="patent-data-table-td patent-date-value">Feb 5, 2007</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Memory module with memory stack and interface with enhanced capabilities</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8090897">US8090897</a></td><td class="patent-data-table-td patent-date-value">Jun 12, 2007</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">System and method for simulating an aspect of a memory circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8102186">US8102186</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 7, 2010</td><td class="patent-data-table-td patent-date-value">Jan 24, 2012</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor integrated circuit with first and second transmitter-receivers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8111566">US8111566</a></td><td class="patent-data-table-td patent-date-value">Nov 16, 2007</td><td class="patent-data-table-td patent-date-value">Feb 7, 2012</td><td class="patent-data-table-td ">Google, Inc.</td><td class="patent-data-table-td ">Optimal channel design for memory devices for providing a high-speed memory interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8112266">US8112266</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 2007</td><td class="patent-data-table-td patent-date-value">Feb 7, 2012</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Apparatus for simulating an aspect of a memory circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8130560">US8130560</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 2007</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Multi-rank partial width memory modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8154935">US8154935</a></td><td class="patent-data-table-td patent-date-value">Apr 28, 2010</td><td class="patent-data-table-td patent-date-value">Apr 10, 2012</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Delaying a signal communicated from a system to at least one of a plurality of memory circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8169233">US8169233</a></td><td class="patent-data-table-td patent-date-value">Jun 9, 2010</td><td class="patent-data-table-td patent-date-value">May 1, 2012</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Programming of DIMM termination resistance values</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8185760">US8185760</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 25, 2009</td><td class="patent-data-table-td patent-date-value">May 22, 2012</td><td class="patent-data-table-td ">Fujitsu Semiconductor Limited</td><td class="patent-data-table-td ">Memory controller device, control method for memory controller device and data reception device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8188762">US8188762</a></td><td class="patent-data-table-td patent-date-value">Jul 12, 2011</td><td class="patent-data-table-td patent-date-value">May 29, 2012</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Controlling dynamic selection of on-die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8209479">US8209479</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 2007</td><td class="patent-data-table-td patent-date-value">Jun 26, 2012</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Memory circuit system and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8242802">US8242802</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 14, 2009</td><td class="patent-data-table-td patent-date-value">Aug 14, 2012</td><td class="patent-data-table-td ">Via Technologies, Inc.</td><td class="patent-data-table-td ">Location-based bus termination for multi-core processors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8244971">US8244971</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 2007</td><td class="patent-data-table-td patent-date-value">Aug 14, 2012</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Memory circuit system and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8250297">US8250297</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 2007</td><td class="patent-data-table-td patent-date-value">Aug 21, 2012</td><td class="patent-data-table-td ">Mosaid Technologies Incorporated</td><td class="patent-data-table-td ">High bandwidth memory interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8253436">US8253436</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 7, 2010</td><td class="patent-data-table-td patent-date-value">Aug 28, 2012</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor integrated circuit with data transmitting and receiving circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8266372">US8266372</a></td><td class="patent-data-table-td patent-date-value">Oct 3, 2007</td><td class="patent-data-table-td patent-date-value">Sep 11, 2012</td><td class="patent-data-table-td ">Mosaid Technologies Incorporated</td><td class="patent-data-table-td ">High bandwidth memory interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8278968">US8278968</a></td><td class="patent-data-table-td patent-date-value">Apr 18, 2011</td><td class="patent-data-table-td patent-date-value">Oct 2, 2012</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Calibration methods and circuits to calibrate drive current and termination impedance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8280714">US8280714</a></td><td class="patent-data-table-td patent-date-value">Oct 26, 2006</td><td class="patent-data-table-td patent-date-value">Oct 2, 2012</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Memory circuit simulation system and method with refresh capabilities</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8327104">US8327104</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 2007</td><td class="patent-data-table-td patent-date-value">Dec 4, 2012</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Adjusting the timing of signals associated with a memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8335894">US8335894</a></td><td class="patent-data-table-td patent-date-value">Jul 23, 2009</td><td class="patent-data-table-td patent-date-value">Dec 18, 2012</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Configurable memory system with interface circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8340953">US8340953</a></td><td class="patent-data-table-td patent-date-value">Oct 26, 2006</td><td class="patent-data-table-td patent-date-value">Dec 25, 2012</td><td class="patent-data-table-td ">Google, Inc.</td><td class="patent-data-table-td ">Memory circuit simulation with power saving capabilities</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8359187">US8359187</a></td><td class="patent-data-table-td patent-date-value">Jul 31, 2006</td><td class="patent-data-table-td patent-date-value">Jan 22, 2013</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Simulating a different number of memory circuit devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8370566">US8370566</a></td><td class="patent-data-table-td patent-date-value">Oct 18, 2011</td><td class="patent-data-table-td patent-date-value">Feb 5, 2013</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">System and method for increasing capacity, performance, and flexibility of flash storage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8386722">US8386722</a></td><td class="patent-data-table-td patent-date-value">Jun 23, 2008</td><td class="patent-data-table-td patent-date-value">Feb 26, 2013</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Stacked DIMM memory interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8386833">US8386833</a></td><td class="patent-data-table-td patent-date-value">Oct 24, 2011</td><td class="patent-data-table-td patent-date-value">Feb 26, 2013</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Memory systems and memory modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8397013">US8397013</a></td><td class="patent-data-table-td patent-date-value">Mar 27, 2008</td><td class="patent-data-table-td patent-date-value">Mar 12, 2013</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Hybrid memory module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8438328">US8438328</a></td><td class="patent-data-table-td patent-date-value">Feb 14, 2009</td><td class="patent-data-table-td patent-date-value">May 7, 2013</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Emulation of abstracted DIMMs using abstracted DRAMs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8446781">US8446781</a></td><td class="patent-data-table-td patent-date-value">Mar 2, 2012</td><td class="patent-data-table-td patent-date-value">May 21, 2013</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Multi-rank partial width memory modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8466709">US8466709</a></td><td class="patent-data-table-td patent-date-value">Dec 6, 2011</td><td class="patent-data-table-td patent-date-value">Jun 18, 2013</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Integrated circuit with configurable on-die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8552758">US8552758</a></td><td class="patent-data-table-td patent-date-value">May 14, 2012</td><td class="patent-data-table-td patent-date-value">Oct 8, 2013</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor integrated circuit with data transmitting and receiving circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8555006">US8555006</a></td><td class="patent-data-table-td patent-date-value">Nov 21, 2011</td><td class="patent-data-table-td patent-date-value">Oct 8, 2013</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Memory arbitration system and method having an arbitration packet protocol</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8558572">US8558572</a></td><td class="patent-data-table-td patent-date-value">Oct 12, 2011</td><td class="patent-data-table-td patent-date-value">Oct 15, 2013</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Memory with termination circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8566516">US8566516</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 2007</td><td class="patent-data-table-td patent-date-value">Oct 22, 2013</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Refresh management of memory modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8566556">US8566556</a></td><td class="patent-data-table-td patent-date-value">Dec 30, 2011</td><td class="patent-data-table-td patent-date-value">Oct 22, 2013</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Memory module with memory stack and interface with enhanced capabilities</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8582339">US8582339</a></td><td class="patent-data-table-td patent-date-value">Jun 28, 2012</td><td class="patent-data-table-td patent-date-value">Nov 12, 2013</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">System including memory stacks</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8588012">US8588012</a></td><td class="patent-data-table-td patent-date-value">Jun 1, 2011</td><td class="patent-data-table-td patent-date-value">Nov 19, 2013</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Balanced on-die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8588017">US8588017</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2011</td><td class="patent-data-table-td patent-date-value">Nov 19, 2013</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Memory circuits, systems, and modules for performing DRAM refresh operations and methods of operating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8595419">US8595419</a></td><td class="patent-data-table-td patent-date-value">Jul 13, 2011</td><td class="patent-data-table-td patent-date-value">Nov 26, 2013</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Memory apparatus operable to perform a power-saving operation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8601204">US8601204</a></td><td class="patent-data-table-td patent-date-value">Jul 13, 2011</td><td class="patent-data-table-td patent-date-value">Dec 3, 2013</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Simulating a refresh operation latency</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8604828">US8604828</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 31, 1996</td><td class="patent-data-table-td patent-date-value">Dec 10, 2013</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Variable voltage CMOS off-chip driver and receiver circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8610455">US8610455</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 2011</td><td class="patent-data-table-td patent-date-value">Dec 17, 2013</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Dynamic on-die termination selection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8610459">US8610459</a></td><td class="patent-data-table-td patent-date-value">May 24, 2012</td><td class="patent-data-table-td patent-date-value">Dec 17, 2013</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Controlling on-die termination in a dynamic random access memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8615679">US8615679</a></td><td class="patent-data-table-td patent-date-value">Sep 14, 2012</td><td class="patent-data-table-td patent-date-value">Dec 24, 2013</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Memory modules with reliability and serviceability functions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8619452">US8619452</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 2006</td><td class="patent-data-table-td patent-date-value">Dec 31, 2013</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Methods and apparatus of stacking DRAMs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8631193">US8631193</a></td><td class="patent-data-table-td patent-date-value">May 17, 2012</td><td class="patent-data-table-td patent-date-value">Jan 14, 2014</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Emulation of abstracted DIMMS using abstracted DRAMS</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8631220">US8631220</a></td><td class="patent-data-table-td patent-date-value">Sep 13, 2012</td><td class="patent-data-table-td patent-date-value">Jan 14, 2014</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Adjusting the timing of signals associated with a memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8653851">US8653851</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 29, 2011</td><td class="patent-data-table-td patent-date-value">Feb 18, 2014</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8654573">US8654573</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 2013</td><td class="patent-data-table-td patent-date-value">Feb 18, 2014</td><td class="patent-data-table-td ">Mosaid Technologies Incorporated</td><td class="patent-data-table-td ">High bandwidth memory interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8671244">US8671244</a></td><td class="patent-data-table-td patent-date-value">Jul 13, 2011</td><td class="patent-data-table-td patent-date-value">Mar 11, 2014</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Simulating a memory standard</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8675429">US8675429</a></td><td class="patent-data-table-td patent-date-value">Aug 29, 2012</td><td class="patent-data-table-td patent-date-value">Mar 18, 2014</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Optimal channel design for memory devices for providing a high-speed memory interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8694735">US8694735</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 12, 2012</td><td class="patent-data-table-td patent-date-value">Apr 8, 2014</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8705240">US8705240</a></td><td class="patent-data-table-td patent-date-value">Sep 14, 2012</td><td class="patent-data-table-td patent-date-value">Apr 22, 2014</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Embossed heat spreader</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8730670">US8730670</a></td><td class="patent-data-table-td patent-date-value">Oct 21, 2011</td><td class="patent-data-table-td patent-date-value">May 20, 2014</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Embossed heat spreader</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8745321">US8745321</a></td><td class="patent-data-table-td patent-date-value">Sep 14, 2012</td><td class="patent-data-table-td patent-date-value">Jun 3, 2014</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Simulating a memory standard</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8751732">US8751732</a></td><td class="patent-data-table-td patent-date-value">Sep 14, 2012</td><td class="patent-data-table-td patent-date-value">Jun 10, 2014</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">System and method for increasing capacity, performance, and flexibility of flash storage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8760936">US8760936</a></td><td class="patent-data-table-td patent-date-value">May 20, 2013</td><td class="patent-data-table-td patent-date-value">Jun 24, 2014</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Multi-rank partial width memory modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8762675">US8762675</a></td><td class="patent-data-table-td patent-date-value">Sep 14, 2012</td><td class="patent-data-table-td patent-date-value">Jun 24, 2014</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Memory system for synchronous data transmission</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100262747">US20100262747</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 14, 2009</td><td class="patent-data-table-td patent-date-value">Oct 14, 2010</td><td class="patent-data-table-td ">Via Technologies, Inc.</td><td class="patent-data-table-td ">Location-based bus termination for multi-core processors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110057721">US20110057721</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 7, 2010</td><td class="patent-data-table-td patent-date-value">Mar 10, 2011</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110255354">US20110255354</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 29, 2011</td><td class="patent-data-table-td patent-date-value">Oct 20, 2011</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130007384">US20130007384</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 12, 2012</td><td class="patent-data-table-td patent-date-value">Jan 3, 2013</td><td class="patent-data-table-td ">Larson Douglas A</td><td class="patent-data-table-td ">Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130099823">US20130099823</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 24, 2012</td><td class="patent-data-table-td patent-date-value">Apr 25, 2013</td><td class="patent-data-table-td ">David Moon</td><td class="patent-data-table-td ">Output driver, devices having the same, and ground termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN102012875B?cl=en">CN102012875B</a></td><td class="patent-data-table-td patent-date-value">Sep 8, 2010</td><td class="patent-data-table-td patent-date-value">Jul 9, 2014</td><td class="patent-data-table-td "></td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0972343A1?cl=en">EP0972343A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 3, 1997</td><td class="patent-data-table-td patent-date-value">Jan 19, 2000</td><td class="patent-data-table-td ">Cecil H. Kaplinsky</td><td class="patent-data-table-td ">Programmable dynamic line-termination circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1050824A2?cl=en">EP1050824A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 27, 2000</td><td class="patent-data-table-td patent-date-value">Nov 8, 2000</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Bidirectional signal transmission circuit and bus system</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=E949BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc710/defs710.htm&usg=AFQjCNEn5ByvpUOuGF3R-upj_HDvCv7LsQ#C710S100000">710/100</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=E949BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S030000">326/30</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=E949BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc710/defs710.htm&usg=AFQjCNEn5ByvpUOuGF3R-upj_HDvCv7LsQ#C710S002000">710/2</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=E949BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc333/defs333.htm&usg=AFQjCNF4ObmgvfHFQi9OPkPToOvejSWAZg#C333S032000">333/32</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=E949BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc333/defs333.htm&usg=AFQjCNF4ObmgvfHFQi9OPkPToOvejSWAZg#C333S017300">333/17.3</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=E949BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0003000000">G06F3/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=E949BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G11C0011401000">G11C11/401</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=E949BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0013160000">G06F13/16</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=E949BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03H0007400000">H03H7/40</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=E949BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0012000000">G06F12/00</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=E949BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03H7/40">H03H7/40</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H03H7/40</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Nov 6, 2013</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20131101</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 18, 2013</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20130521</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 22, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1, 8, 9, 22, 24 AND 26 IS CONFIRMED. CLAIMS 2-7, 10-21, 23, 25 AND 27-29 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 5, 2011</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20110429</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 13, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:24397/1</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100413</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:24397/1</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 20, 2007</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 2, 2007</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20061201</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:18855/129</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP. AND OTHERS;REEL/FRAME:18855/129</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 7, 2004</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FREESCALE SEMICONDUCTOR, INC., TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20040404</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FREESCALE SEMICONDUCTOR, INC. 6501 WILLIAM CANNON</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC. /AR;REEL/FRAME:015698/0657</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FREESCALE SEMICONDUCTOR, INC.,TEXAS</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 4, 2003</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 31, 2003</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 25, 1999</td><td class="patent-data-table-td ">SULP</td><td class="patent-data-table-td ">Surcharge for late payment</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">May 25, 1999</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 3, 1993</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MOTOROLA, INC., ILLINOIS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GAY, JAMES G.;LEDBETTER, WILLIAM B., JR;REEL/FRAME:006764/0430</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19931029</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0W5EKF_JBBD78JAgizrpnP3z991w\u0026id=E949BAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U2CbTLeHNzSVleOfcCkmLDKJOZ3bw\u0026id=E949BAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U2IR57a8lxDy7IFDKNpYS6-3K4YyQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Data_processing_system_and_method_for_pe.pdf?id=E949BAABERAJ\u0026output=pdf\u0026sig=ACfU3U0v-rtU_UbLXICZwKMLgiTWtiOhvw"},"sample_url":"http://www.google.com/patents/reader?id=E949BAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>