#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13c3c50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13bf180 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x13c6f30 .functor NOT 1, L_0x13ef6e0, C4<0>, C4<0>, C4<0>;
L_0x13ef4a0 .functor XOR 2, L_0x13ef1e0, L_0x13ef400, C4<00>, C4<00>;
L_0x13ef620 .functor XOR 2, L_0x13ef4a0, L_0x13ef510, C4<00>, C4<00>;
L_0x7f4ff3e00060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13eb590_0 .net *"_ivl_10", 2 0, L_0x7f4ff3e00060;  1 drivers
L_0x7f4ff3e000a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13eb690_0 .net *"_ivl_15", 2 0, L_0x7f4ff3e000a8;  1 drivers
L_0x7f4ff3e000f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13eb770_0 .net *"_ivl_20", 2 0, L_0x7f4ff3e000f0;  1 drivers
L_0x7f4ff3e00138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13eb860_0 .net *"_ivl_25", 2 0, L_0x7f4ff3e00138;  1 drivers
L_0x7f4ff3e00180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13eb940_0 .net *"_ivl_30", 2 0, L_0x7f4ff3e00180;  1 drivers
L_0x7f4ff3e001c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13eba70_0 .net *"_ivl_35", 2 0, L_0x7f4ff3e001c8;  1 drivers
L_0x7f4ff3e00210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13ebb50_0 .net *"_ivl_40", 2 0, L_0x7f4ff3e00210;  1 drivers
v0x13ebc30_0 .net *"_ivl_42", 1 0, L_0x13ef140;  1 drivers
v0x13ebd10_0 .net *"_ivl_44", 1 0, L_0x13ef1e0;  1 drivers
v0x13ebe80_0 .net *"_ivl_46", 1 0, L_0x13ef400;  1 drivers
v0x13ebf60_0 .net *"_ivl_48", 1 0, L_0x13ef4a0;  1 drivers
L_0x7f4ff3e00018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13ec040_0 .net *"_ivl_5", 2 0, L_0x7f4ff3e00018;  1 drivers
v0x13ec120_0 .net *"_ivl_50", 1 0, L_0x13ef510;  1 drivers
v0x13ec200_0 .net *"_ivl_52", 1 0, L_0x13ef620;  1 drivers
v0x13ec2e0_0 .var "clk", 0 0;
v0x13ec380_0 .net "p1a", 0 0, v0x13e79e0_0;  1 drivers
v0x13ec420_0 .net "p1b", 0 0, v0x13e7aa0_0;  1 drivers
v0x13ec510_0 .net "p1c", 0 0, v0x13e7b40_0;  1 drivers
v0x13ec600_0 .net "p1d", 0 0, v0x13e7be0_0;  1 drivers
v0x13ec6f0_0 .net "p1y_dut", 0 0, L_0x13ee570;  1 drivers
v0x13ec790_0 .net "p1y_ref", 0 0, L_0x13ed1f0;  1 drivers
v0x13ec830_0 .net "p2a", 0 0, v0x13e7cd0_0;  1 drivers
v0x13ec920_0 .net "p2b", 0 0, v0x13e7da0_0;  1 drivers
v0x13eca10_0 .net "p2c", 0 0, v0x13e7e70_0;  1 drivers
v0x13ecb00_0 .net "p2d", 0 0, v0x13e7f40_0;  1 drivers
v0x13ecbf0_0 .net "p2y_dut", 0 0, L_0x13ee5e0;  1 drivers
v0x13ecc90_0 .net "p2y_ref", 0 0, L_0x13ed3d0;  1 drivers
v0x13ecd30_0 .var/2u "stats1", 223 0;
v0x13ecdd0_0 .var/2u "strobe", 0 0;
v0x13ece70_0 .net "tb_match", 0 0, L_0x13ef6e0;  1 drivers
v0x13ecf10_0 .net "tb_mismatch", 0 0, L_0x13c6f30;  1 drivers
v0x13ecfb0_0 .net "wavedrom_enable", 0 0, v0x13e80a0_0;  1 drivers
v0x13ed050_0 .net "wavedrom_title", 511 0, v0x13e8140_0;  1 drivers
L_0x13ee6c0 .concat [ 1 3 0 0], v0x13e79e0_0, L_0x7f4ff3e00018;
L_0x13ee810 .concat [ 1 3 0 0], v0x13e7aa0_0, L_0x7f4ff3e00060;
L_0x13ee940 .concat [ 1 3 0 0], v0x13e7b40_0, L_0x7f4ff3e000a8;
L_0x13eea70 .concat [ 1 3 0 0], v0x13e7be0_0, L_0x7f4ff3e000f0;
L_0x13eeba0 .concat [ 1 3 0 0], v0x13e7cd0_0, L_0x7f4ff3e00138;
L_0x13eed20 .concat [ 1 3 0 0], v0x13e7da0_0, L_0x7f4ff3e00180;
L_0x13eee90 .concat [ 1 3 0 0], v0x13e7e70_0, L_0x7f4ff3e001c8;
L_0x13eefc0 .concat [ 1 3 0 0], v0x13e7f40_0, L_0x7f4ff3e00210;
L_0x13ef140 .concat [ 1 1 0 0], L_0x13ed3d0, L_0x13ed1f0;
L_0x13ef1e0 .concat [ 1 1 0 0], L_0x13ed3d0, L_0x13ed1f0;
L_0x13ef400 .concat [ 1 1 0 0], L_0x13ee5e0, L_0x13ee570;
L_0x13ef510 .concat [ 1 1 0 0], L_0x13ed3d0, L_0x13ed1f0;
L_0x13ef6e0 .cmp/eeq 2, L_0x13ef140, L_0x13ef620;
S_0x13c2240 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x13bf180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x13c5290_0 .net *"_ivl_0", 3 0, L_0x13ed0f0;  1 drivers
v0x13c5330_0 .net *"_ivl_4", 3 0, L_0x13ed330;  1 drivers
v0x13e6510_0 .net "p1a", 0 0, v0x13e79e0_0;  alias, 1 drivers
v0x13e65b0_0 .net "p1b", 0 0, v0x13e7aa0_0;  alias, 1 drivers
v0x13e6670_0 .net "p1c", 0 0, v0x13e7b40_0;  alias, 1 drivers
v0x13e6780_0 .net "p1d", 0 0, v0x13e7be0_0;  alias, 1 drivers
v0x13e6840_0 .net "p1y", 0 0, L_0x13ed1f0;  alias, 1 drivers
v0x13e6900_0 .net "p2a", 0 0, v0x13e7cd0_0;  alias, 1 drivers
v0x13e69c0_0 .net "p2b", 0 0, v0x13e7da0_0;  alias, 1 drivers
v0x13e6a80_0 .net "p2c", 0 0, v0x13e7e70_0;  alias, 1 drivers
v0x13e6b40_0 .net "p2d", 0 0, v0x13e7f40_0;  alias, 1 drivers
v0x13e6c00_0 .net "p2y", 0 0, L_0x13ed3d0;  alias, 1 drivers
L_0x13ed0f0 .concat [ 1 1 1 1], v0x13e7be0_0, v0x13e7b40_0, v0x13e7aa0_0, v0x13e79e0_0;
L_0x13ed1f0 .reduce/nand L_0x13ed0f0;
L_0x13ed330 .concat [ 1 1 1 1], v0x13e7f40_0, v0x13e7e70_0, v0x13e7da0_0, v0x13e7cd0_0;
L_0x13ed3d0 .reduce/nand L_0x13ed330;
S_0x13e6e00 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x13bf180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x13e7920_0 .net "clk", 0 0, v0x13ec2e0_0;  1 drivers
v0x13e79e0_0 .var "p1a", 0 0;
v0x13e7aa0_0 .var "p1b", 0 0;
v0x13e7b40_0 .var "p1c", 0 0;
v0x13e7be0_0 .var "p1d", 0 0;
v0x13e7cd0_0 .var "p2a", 0 0;
v0x13e7da0_0 .var "p2b", 0 0;
v0x13e7e70_0 .var "p2c", 0 0;
v0x13e7f40_0 .var "p2d", 0 0;
v0x13e80a0_0 .var "wavedrom_enable", 0 0;
v0x13e8140_0 .var "wavedrom_title", 511 0;
S_0x13e7120 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x13e6e00;
 .timescale -12 -12;
v0x13e7360_0 .var/2s "count", 31 0;
E_0x13a47d0/0 .event negedge, v0x13e7920_0;
E_0x13a47d0/1 .event posedge, v0x13e7920_0;
E_0x13a47d0 .event/or E_0x13a47d0/0, E_0x13a47d0/1;
E_0x13a4a40 .event posedge, v0x13e7920_0;
S_0x13e7460 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x13e6e00;
 .timescale -12 -12;
v0x13e7660_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13e7740 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x13e6e00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13e8260 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x13bf180;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "p1a";
    .port_info 1 /INPUT 4 "p1b";
    .port_info 2 /INPUT 4 "p1c";
    .port_info 3 /INPUT 4 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 4 "p2a";
    .port_info 6 /INPUT 4 "p2b";
    .port_info 7 /INPUT 4 "p2c";
    .port_info 8 /INPUT 4 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
L_0x13ee570 .functor BUFZ 1, L_0x13ede60, C4<0>, C4<0>, C4<0>;
L_0x13ee5e0 .functor BUFZ 1, L_0x13ee210, C4<0>, C4<0>, C4<0>;
v0x13ea660_0 .net "nand1_out", 3 0, L_0x13ed870;  1 drivers
v0x13ea750_0 .net "nand2_out", 3 0, L_0x13edce0;  1 drivers
v0x13ea820_0 .net "nand_out_y1", 0 0, L_0x13ede60;  1 drivers
v0x13ea920_0 .net "nand_out_y2", 0 0, L_0x13ee210;  1 drivers
v0x13ea9f0_0 .net "p1a", 3 0, L_0x13ee6c0;  1 drivers
v0x13eaae0_0 .net "p1b", 3 0, L_0x13ee810;  1 drivers
v0x13eabb0_0 .net "p1c", 3 0, L_0x13ee940;  1 drivers
v0x13eac80_0 .net "p1d", 3 0, L_0x13eea70;  1 drivers
v0x13ead50_0 .net "p1y", 0 0, L_0x13ee570;  alias, 1 drivers
v0x13eae80_0 .net "p2a", 3 0, L_0x13eeba0;  1 drivers
v0x13eaf50_0 .net "p2b", 3 0, L_0x13eed20;  1 drivers
v0x13eb020_0 .net "p2c", 3 0, L_0x13eee90;  1 drivers
v0x13eb0f0_0 .net "p2d", 3 0, L_0x13eefc0;  1 drivers
v0x13eb1c0_0 .net "p2y", 0 0, L_0x13ee5e0;  alias, 1 drivers
L_0x13edfa0 .part L_0x13ed870, 0, 1;
L_0x13ee090 .part L_0x13edce0, 0, 1;
L_0x13ee350 .part L_0x13ed870, 0, 1;
L_0x13ee440 .part L_0x13edce0, 0, 1;
S_0x13e8570 .scope module, "nand1" "nand4_gate" 4 20, 4 36 0, S_0x13e8260;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 4 "c";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 4 "y";
L_0x13ed540 .functor AND 4, L_0x13ee6c0, L_0x13ee810, C4<1111>, C4<1111>;
L_0x13ed650 .functor AND 4, L_0x13ed540, L_0x13ee940, C4<1111>, C4<1111>;
L_0x13ed760 .functor AND 4, L_0x13ed650, L_0x13eea70, C4<1111>, C4<1111>;
L_0x13ed870 .functor NOT 4, L_0x13ed760, C4<0000>, C4<0000>, C4<0000>;
v0x13e8830_0 .net *"_ivl_0", 3 0, L_0x13ed540;  1 drivers
v0x13e8930_0 .net *"_ivl_2", 3 0, L_0x13ed650;  1 drivers
v0x13e8a10_0 .net *"_ivl_4", 3 0, L_0x13ed760;  1 drivers
v0x13e8b00_0 .net "a", 3 0, L_0x13ee6c0;  alias, 1 drivers
v0x13e8be0_0 .net "b", 3 0, L_0x13ee810;  alias, 1 drivers
v0x13e8d10_0 .net "c", 3 0, L_0x13ee940;  alias, 1 drivers
v0x13e8df0_0 .net "d", 3 0, L_0x13eea70;  alias, 1 drivers
v0x13e8ed0_0 .net "y", 3 0, L_0x13ed870;  alias, 1 drivers
S_0x13e9050 .scope module, "nand2" "nand4_gate" 4 21, 4 36 0, S_0x13e8260;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 4 "c";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 4 "y";
L_0x13ed9b0 .functor AND 4, L_0x13eeba0, L_0x13eed20, C4<1111>, C4<1111>;
L_0x13edac0 .functor AND 4, L_0x13ed9b0, L_0x13eee90, C4<1111>, C4<1111>;
L_0x13edbd0 .functor AND 4, L_0x13edac0, L_0x13eefc0, C4<1111>, C4<1111>;
L_0x13edce0 .functor NOT 4, L_0x13edbd0, C4<0000>, C4<0000>, C4<0000>;
v0x13e9300_0 .net *"_ivl_0", 3 0, L_0x13ed9b0;  1 drivers
v0x13e93e0_0 .net *"_ivl_2", 3 0, L_0x13edac0;  1 drivers
v0x13e94c0_0 .net *"_ivl_4", 3 0, L_0x13edbd0;  1 drivers
v0x13e95b0_0 .net "a", 3 0, L_0x13eeba0;  alias, 1 drivers
v0x13e9690_0 .net "b", 3 0, L_0x13eed20;  alias, 1 drivers
v0x13e97c0_0 .net "c", 3 0, L_0x13eee90;  alias, 1 drivers
v0x13e98a0_0 .net "d", 3 0, L_0x13eefc0;  alias, 1 drivers
v0x13e9980_0 .net "y", 3 0, L_0x13edce0;  alias, 1 drivers
S_0x13e9b00 .scope module, "nand_y1" "nand2_gate" 4 22, 4 29 0, S_0x13e8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x13eddf0 .functor AND 1, L_0x13edfa0, L_0x13ee090, C4<1>, C4<1>;
v0x13e9ce0_0 .net *"_ivl_0", 0 0, L_0x13eddf0;  1 drivers
v0x13e9de0_0 .net "a", 0 0, L_0x13edfa0;  1 drivers
v0x13e9ea0_0 .net "b", 0 0, L_0x13ee090;  1 drivers
v0x13e9f70_0 .net "y", 0 0, L_0x13ede60;  alias, 1 drivers
L_0x13ede60 .reduce/nor L_0x13eddf0;
S_0x13ea0b0 .scope module, "nand_y2" "nand2_gate" 4 23, 4 29 0, S_0x13e8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x13ee180 .functor AND 1, L_0x13ee350, L_0x13ee440, C4<1>, C4<1>;
v0x13ea290_0 .net *"_ivl_0", 0 0, L_0x13ee180;  1 drivers
v0x13ea390_0 .net "a", 0 0, L_0x13ee350;  1 drivers
v0x13ea450_0 .net "b", 0 0, L_0x13ee440;  1 drivers
v0x13ea520_0 .net "y", 0 0, L_0x13ee210;  alias, 1 drivers
L_0x13ee210 .reduce/nor L_0x13ee180;
S_0x13eb3c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x13bf180;
 .timescale -12 -12;
E_0x13a4c90 .event anyedge, v0x13ecdd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13ecdd0_0;
    %nor/r;
    %assign/vec4 v0x13ecdd0_0, 0;
    %wait E_0x13a4c90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13e6e00;
T_3 ;
    %fork t_1, S_0x13e7120;
    %jmp t_0;
    .scope S_0x13e7120;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e7360_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13e7be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7aa0_0, 0;
    %assign/vec4 v0x13e79e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13e7f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7da0_0, 0;
    %assign/vec4 v0x13e7cd0_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13a4a40;
    %load/vec4 v0x13e7360_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13e7be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7aa0_0, 0;
    %assign/vec4 v0x13e79e0_0, 0;
    %load/vec4 v0x13e7360_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13e7f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7da0_0, 0;
    %assign/vec4 v0x13e7cd0_0, 0;
    %load/vec4 v0x13e7360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13e7360_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x13e7740;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13a47d0;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x13e7f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e7aa0_0, 0;
    %assign/vec4 v0x13e79e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x13e6e00;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x13bf180;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ec2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ecdd0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x13bf180;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x13ec2e0_0;
    %inv;
    %store/vec4 v0x13ec2e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x13bf180;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13e7920_0, v0x13ecf10_0, v0x13ec380_0, v0x13ec420_0, v0x13ec510_0, v0x13ec600_0, v0x13ec830_0, v0x13ec920_0, v0x13eca10_0, v0x13ecb00_0, v0x13ec790_0, v0x13ec6f0_0, v0x13ecc90_0, v0x13ecbf0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x13bf180;
T_7 ;
    %load/vec4 v0x13ecd30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13ecd30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13ecd30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x13ecd30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x13ecd30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13ecd30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x13ecd30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13ecd30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13ecd30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13ecd30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x13bf180;
T_8 ;
    %wait E_0x13a47d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13ecd30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ecd30_0, 4, 32;
    %load/vec4 v0x13ece70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13ecd30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ecd30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13ecd30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ecd30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x13ec790_0;
    %load/vec4 v0x13ec790_0;
    %load/vec4 v0x13ec6f0_0;
    %xor;
    %load/vec4 v0x13ec790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x13ecd30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ecd30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x13ecd30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ecd30_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x13ecc90_0;
    %load/vec4 v0x13ecc90_0;
    %load/vec4 v0x13ecbf0_0;
    %xor;
    %load/vec4 v0x13ecc90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x13ecd30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ecd30_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x13ecd30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ecd30_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/7420/7420_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/7420/iter0/response8/top_module.sv";
