digraph {
label="";
labelloc="t";
fontsize=60;
size="8.5;11";
ratio="fill";
margin=0;
pad=1;
rankdir="TB";
concentrate=true;
splines=polyline;
center=true;
nodesep=1.2;
ranksep=0.8;
constraints [ fontsize=24, width=2, penwidth=2, shape=Mrecord, label="{ {  } | \n
constraints

\n\n | { <o_constraints_tcl> constraints.tcl } }", color=black ];
freepdk_45nm [ fontsize=24, width=2, penwidth=2, shape=Mrecord, label="{ {  } | \n
freepdk-45nm

\n\n | { <o_adk> adk } }", color=black ];
info [ fontsize=24, width=2, penwidth=2, shape=Mrecord, label="{ {  } | \n
info

\n\n | {  } }", color=black ];
rtl [ fontsize=24, width=2, penwidth=2, shape=Mrecord, label="{ {  } | \n
rtl

\n\n | { <o_design_v> design.v } }", color=black ];
sram [ fontsize=24, width=2, penwidth=2, shape=Mrecord, label="{ {  } | \n
sram

\n\n | { <o_sram_gds> sram.gds | <o_sram_lef> sram.lef | <o_sram_lib> sram.lib | <o_sram_sp> sram.sp | <o_sram_v> sram.v | <o_sram_TT_3p3V_25C_db> sram_TT_3p3V_25C.db | <o_sram_TT_3p3V_25C_lib> sram_TT_3p3V_25C.lib } }", color=black ];
synopsys_dc_synthesis [ fontsize=24, width=2, penwidth=2, shape=Mrecord, label="{ { <i_adk> adk | <i_constraints_tcl> constraints.tcl | <i_design_upf> design.upf | <i_design_v> design.v | <i_run_saif> run.saif | <i_sram_TT_3p3V_25C_db> sram_TT_3p3V_25C.db } | \n
synopsys-dc-synthesis

\n\n | { <o_design_namemap> design.namemap | <o_design_sdc> design.sdc | <o_design_svf> design.svf | <o_design_upf> design.upf | <o_design_v> design.v } }", color=black ];
freepdk_45nm:o_adk:s -> synopsys_dc_synthesis:i_adk:n [ arrowsize=2, penwidth=2 ];
constraints:o_constraints_tcl:s -> synopsys_dc_synthesis:i_constraints_tcl:n [ arrowsize=2, penwidth=2 ];
rtl:o_design_v:s -> synopsys_dc_synthesis:i_design_v:n [ arrowsize=2, penwidth=2 ];
sram:o_sram_TT_3p3V_25C_db:s -> synopsys_dc_synthesis:i_sram_TT_3p3V_25C_db:n [ arrowsize=2, penwidth=2 ];
}