=====================  add2n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 26 AND gates.
[LOG] Final size after ABC: 9 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004462 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.004975 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 24 AND gates.
[LOG] Final size after ABC: 9 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.00384 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.004241 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 95 new AND gates.
[LOG] Final size before ABC: 179 AND gates.
[LOG] Final size after ABC: 92 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.020775 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.021267 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 167 8 2 1 156
=====================  add4y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 26 new AND gates.
[LOG] Final size before ABC: 122 AND gates.
[LOG] Final size after ABC: 25 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.016398 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.01687 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 71
=====================  add6n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 400 new AND gates.
[LOG] Final size before ABC: 759 AND gates.
[LOG] Final size after ABC: 395 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.069072 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.06966 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 514 12 2 1 499
=====================  add6y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 82 new AND gates.
[LOG] Final size before ABC: 266 AND gates.
[LOG] Final size after ABC: 78 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.042941 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.043495 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 171 12 2 1 155
=====================  add8n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1222 new AND gates.
[LOG] Final size before ABC: 2435 AND gates.
[LOG] Final size after ABC: 1215 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.202451 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.20313 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.67 sec (Real time) / 1.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 1378 16 2 1 1359
=====================  add8y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 76 new AND gates.
[LOG] Final size before ABC: 488 AND gates.
[LOG] Final size after ABC: 71 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.090152 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.090767 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 198 16 2 1 177
=====================  add10n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 2458 new AND gates.
[LOG] Final size before ABC: 5041 AND gates.
[LOG] Final size after ABC: 2450 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.547375 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Overall execution time: 0.548136 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.10 sec (Real time) / 3.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.75 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 2657 20 2 1 2633
=====================  add10y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 217 new AND gates.
[LOG] Final size before ABC: 898 AND gates.
[LOG] Final size after ABC: 210 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.175708 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.176407 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.37 sec (Real time) / 1.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 371 20 2 1 346
=====================  add12n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 3263 new AND gates.
[LOG] Final size before ABC: 6888 AND gates.
[LOG] Final size after ABC: 3252 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 8
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.12516 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Overall execution time: 1.12604 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.74 sec (Real time) / 7.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.07 sec (Real time) / 1.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.98 sec (Real time) / 0.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 3503 24 2 1 3476
=====================  add12y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 471 new AND gates.
[LOG] Final size before ABC: 2057 AND gates.
[LOG] Final size after ABC: 463 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.331009 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.331759 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.51 sec (Real time) / 2.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 658 24 2 1 628
=====================  add14n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 4077 new AND gates.
[LOG] Final size before ABC: 9057 AND gates.
[LOG] Final size after ABC: 4065 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 14
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.88466 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Overall execution time: 1.88554 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.76 sec (Real time) / 12.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.54 sec (Real time) / 1.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 4360 28 2 1 4328
=====================  add14y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 234 new AND gates.
[LOG] Final size before ABC: 2102 AND gates.
[LOG] Final size after ABC: 227 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.495232 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Overall execution time: 0.496045 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.99 sec (Real time) / 2.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 456 28 2 1 419
=====================  add16n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 4569 new AND gates.
[LOG] Final size before ABC: 9730 AND gates.
[LOG] Final size after ABC: 4556 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 18
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.59057 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Overall execution time: 2.59156 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 19.68 sec (Real time) / 16.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.66 sec (Real time) / 1.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.29 sec (Real time) / 1.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 4895 32 2 1 4858
=====================  add16y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 426 new AND gates.
[LOG] Final size before ABC: 3113 AND gates.
[LOG] Final size after ABC: 417 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 5
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.724313 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Overall execution time: 0.725187 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.19 sec (Real time) / 4.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 680 32 2 1 639
=====================  add18n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 7727 new AND gates.
[LOG] Final size before ABC: 16003 AND gates.
[LOG] Final size after ABC: 7711 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 34
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 4.70052 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Overall execution time: 4.70158 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 36.78 sec (Real time) / 31.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.77 sec (Real time) / 3.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.00 sec (Real time) / 2.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 8094 36 2 1 8054
=====================  add18y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 536 new AND gates.
[LOG] Final size before ABC: 3801 AND gates.
[LOG] Final size after ABC: 527 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 7
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.03408 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Overall execution time: 1.03507 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.35 sec (Real time) / 6.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 824 36 2 1 777
=====================  add20n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 6702 new AND gates.
[LOG] Final size before ABC: 14506 AND gates.
[LOG] Final size after ABC: 6684 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 38
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 5.35112 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Overall execution time: 5.35235 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 40.33 sec (Real time) / 34.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.41 sec (Real time) / 2.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.62 sec (Real time) / 3.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 7111 40 2 1 7067
=====================  add20y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 589 new AND gates.
[LOG] Final size before ABC: 4687 AND gates.
[LOG] Final size after ABC: 578 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 10
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.49706 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Overall execution time: 1.49819 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.61 sec (Real time) / 8.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 909 40 2 1 858
=====================  cnt2n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 5 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002859 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003319 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 37 1 3 1 32
=====================  cnt2y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 3 new AND gates.
[LOG] Final size before ABC: 4 AND gates.
[LOG] Final size after ABC: 3 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.001964 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.002432 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 19 1 3 1 14
=====================  cnt3n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 4 new AND gates.
[LOG] Final size before ABC: 7 AND gates.
[LOG] Final size after ABC: 4 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.003661 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.004162 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 55 1 4 1 49
=====================  cnt3y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 4 new AND gates.
[LOG] Final size before ABC: 6 AND gates.
[LOG] Final size after ABC: 4 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002321 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.002762 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 27 1 4 1 21
=====================  cnt4n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 5 new AND gates.
[LOG] Final size before ABC: 9 AND gates.
[LOG] Final size after ABC: 5 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004376 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.004918 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 72 1 5 1 65
=====================  cnt4y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 5 new AND gates.
[LOG] Final size before ABC: 8 AND gates.
[LOG] Final size after ABC: 5 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002618 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003079 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 35 1 5 1 28
=====================  cnt5n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 6 new AND gates.
[LOG] Final size before ABC: 11 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.005122 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.005681 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 89 1 6 1 81
=====================  cnt5y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 6 new AND gates.
[LOG] Final size before ABC: 10 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002968 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.00346 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 43 1 6 1 35
=====================  cnt6n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 13 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.00601 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.006601 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 106 1 7 1 97
=====================  cnt6y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 12 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.003358 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003859 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 51 1 7 1 42
=====================  cnt7n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 15 AND gates.
[LOG] Final size after ABC: 8 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.006692 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.007346 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 123 1 8 1 113
=====================  cnt7y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 14 AND gates.
[LOG] Final size after ABC: 8 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.003681 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.004189 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 59 1 8 1 49
=====================  cnt8n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 17 AND gates.
[LOG] Final size after ABC: 9 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.00743 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.008111 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 140 1 9 1 129
=====================  cnt8y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 16 AND gates.
[LOG] Final size after ABC: 9 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.003972 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.004504 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 67 1 9 1 56
=====================  cnt9n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 10 new AND gates.
[LOG] Final size before ABC: 19 AND gates.
[LOG] Final size after ABC: 10 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.008064 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.008782 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.49 sec (Real time) / 0.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 157 1 10 1 145
=====================  cnt9y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 10 new AND gates.
[LOG] Final size before ABC: 18 AND gates.
[LOG] Final size after ABC: 10 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004291 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.004862 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 75 1 10 1 63
=====================  cnt10n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 11 new AND gates.
[LOG] Final size before ABC: 21 AND gates.
[LOG] Final size after ABC: 11 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.008947 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.009707 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.94 sec (Real time) / 1.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 174 1 11 1 161
=====================  cnt10y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 11 new AND gates.
[LOG] Final size before ABC: 20 AND gates.
[LOG] Final size after ABC: 11 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.004581 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.005187 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 83 1 11 1 70
=====================  cnt11n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 12 new AND gates.
[LOG] Final size before ABC: 23 AND gates.
[LOG] Final size after ABC: 12 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.01006 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.010852 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.85 sec (Real time) / 5.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 191 1 12 1 177
=====================  cnt11y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 12 new AND gates.
[LOG] Final size before ABC: 22 AND gates.
[LOG] Final size after ABC: 12 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.005139 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.00575 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.08 sec (Real time) / 3.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 91 1 12 1 77
=====================  cnt15n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 16 new AND gates.
[LOG] Final size before ABC: 31 AND gates.
[LOG] Final size after ABC: 16 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.012757 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.013698 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 790.04 sec (Real time) / 778.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 259 1 16 1 241
=====================  cnt15y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 16 new AND gates.
[LOG] Final size before ABC: 30 AND gates.
[LOG] Final size after ABC: 16 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.006413 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.007087 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 798.10 sec (Real time) / 782.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 123 1 16 1 105
=====================  cnt20n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 21 new AND gates.
[LOG] Final size before ABC: 41 AND gates.
[LOG] Final size after ABC: 21 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.016675 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.017809 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.19 sec (Real time) / 9922.91 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 344 1 21 1 321
=====================  cnt20y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 21 new AND gates.
[LOG] Final size before ABC: 40 AND gates.
[LOG] Final size after ABC: 21 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.008282 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.009051 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.20 sec (Real time) / 9910.80 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 163 1 21 1 140
=====================  cnt25n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 26 new AND gates.
[LOG] Final size before ABC: 51 AND gates.
[LOG] Final size after ABC: 26 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.02063 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.021998 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 929.69 sec (Real time) / 917.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 429 1 26 1 401
=====================  cnt25y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 26 new AND gates.
[LOG] Final size before ABC: 50 AND gates.
[LOG] Final size after ABC: 26 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.009635 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.010523 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.34 sec (Real time) / 9927.42 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 203 1 26 1 175
=====================  cnt30n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 31 new AND gates.
[LOG] Final size before ABC: 61 AND gates.
[LOG] Final size after ABC: 31 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.024675 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.026188 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.23 sec (Real time) / 9934.90 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 514 1 31 1 481
=====================  cnt30y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 31 new AND gates.
[LOG] Final size before ABC: 60 AND gates.
[LOG] Final size after ABC: 31 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.011632 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.012597 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.44 sec (Real time) / 9917.54 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 243 1 31 1 210
=====================  mv2n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 2 AND gates.
[LOG] Final size after ABC: 1 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.003064 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003685 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 25 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 3 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.002323 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.002795 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 20 1 3 1 15
=====================  mvs2n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 5 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.003204 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.003687 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 33 1 3 1 28
=====================  mvs2y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 3 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.00216 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.002616 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 17 1 3 1 12
=====================  mv4n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 37 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.015302 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.015866 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 86 3 5 1 77
=====================  mv4y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 59 AND gates.
[LOG] Final size after ABC: 5 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.01357 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.014118 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 57 3 5 1 49
=====================  mvs4n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 23 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.012803 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.013365 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 75 3 5 1 65
=====================  mvs4y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 15 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.007875 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.008386 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 43 3 5 1 33
=====================  mv8n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 45 new AND gates.
[LOG] Final size before ABC: 1050 AND gates.
[LOG] Final size after ABC: 43 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.255056 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.255926 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.90 sec (Real time) / 1.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 235 7 9 1 214
=====================  mv8y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 17 new AND gates.
[LOG] Final size before ABC: 295 AND gates.
[LOG] Final size after ABC: 12 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.105552 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.106437 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.08 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 132 7 9 1 114
=====================  mvs8n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 16 new AND gates.
[LOG] Final size before ABC: 317 AND gates.
[LOG] Final size after ABC: 12 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.111064 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.111859 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 157 7 9 1 138
=====================  mvs8y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 17 new AND gates.
[LOG] Final size before ABC: 255 AND gates.
[LOG] Final size after ABC: 11 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.083972 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.084647 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 92 7 9 1 75
=====================  mv12n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 36 new AND gates.
[LOG] Final size before ABC: 26156 AND gates.
[LOG] Final size after ABC: 30 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 79
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 9.88532 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Overall execution time: 9.88637 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 80.26 sec (Real time) / 70.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 334 11 13 1 305
=====================  mv12y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 30 new AND gates.
[LOG] Final size before ABC: 13120 AND gates.
[LOG] Final size after ABC: 24 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 35
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 4.92294 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Overall execution time: 4.92379 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.21 sec (Real time) / 31.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 212 11 13 1 183
=====================  mvs12n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 25 new AND gates.
[LOG] Final size before ABC: 20550 AND gates.
[LOG] Final size after ABC: 18 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 58
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.90621 sec CPU time.
[LOG] Relation determinization time: 60 sec real time.
[LOG] Overall execution time: 7.90706 sec CPU time.
[LOG] Overall execution time: 60 sec real time.
Synthesis time: 60.20 sec (Real time) / 52.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 239 11 13 1 211
=====================  mvs12y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 12 new AND gates.
[LOG] Final size before ABC: 8629 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 24
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.48187 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Overall execution time: 3.48304 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 25.99 sec (Real time) / 22.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 127 11 13 1 102
=====================  mv16n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 42 new AND gates.
[LOG] Final size before ABC: 11237 AND gates.
[LOG] Final size after ABC: 28 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 65
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.72209 sec CPU time.
[LOG] Relation determinization time: 65 sec real time.
[LOG] Overall execution time: 7.72344 sec CPU time.
[LOG] Overall execution time: 65 sec real time.
Synthesis time: 65.25 sec (Real time) / 57.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 444 15 17 1 411
=====================  mv16y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 2021 new AND gates.
[LOG] Final size before ABC: 319563 AND gates.
[LOG] Final size after ABC: 2016 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 2277
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 138.432 sec CPU time.
[LOG] Relation determinization time: 2301 sec real time.
[LOG] Overall execution time: 138.433 sec CPU time.
[LOG] Overall execution time: 2301 sec real time.
Synthesis time: 2301.54 sec (Real time) / 2186.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 2272 15 17 1 2230
=====================  mvs16n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 38 new AND gates.
[LOG] Final size before ABC: 297634 AND gates.
[LOG] Final size after ABC: 29 AND gates.
[LOG] Time for optimizing final circuit with ABC: 4 seconds.
[LOG] Total Interpolation Time: 2517
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 151.389 sec CPU time.
[LOG] Relation determinization time: 2546 sec real time.
[LOG] Overall execution time: 151.39 sec CPU time.
[LOG] Overall execution time: 2546 sec real time.
Synthesis time: 2545.95 sec (Real time) / 2416.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 326 15 17 1 288
=====================  mvs16y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 16 new AND gates.
[LOG] Final size before ABC: 365442 AND gates.
[LOG] Final size after ABC: 3 AND gates.
[LOG] Time for optimizing final circuit with ABC: 12 seconds.
[LOG] Total Interpolation Time: 4343
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 210.757 sec CPU time.
[LOG] Relation determinization time: 4390 sec real time.
[LOG] Overall execution time: 210.758 sec CPU time.
[LOG] Overall execution time: 4390 sec real time.
Synthesis time: 4390.47 sec (Real time) / 4201.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 172 15 17 1 138
=====================  mvs18n.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 7678.86 sec (Real time) / 7534.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs18y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 12717.30 sec (Real time) / 12526.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mv20n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 42 new AND gates.
[LOG] Final size before ABC: 449 AND gates.
[LOG] Final size after ABC: 25 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 7
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.868895 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Overall execution time: 0.870974 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.31 sec (Real time) / 6.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 528 38 21 1 469
Raw AIGER output size: aag 553 19 21 1 511
=====================  mv20y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 38 new AND gates.
[LOG] Final size before ABC: 9452 AND gates.
[LOG] Final size after ABC: 20 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 84
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 9.14516 sec CPU time.
[LOG] Relation determinization time: 85 sec real time.
[LOG] Overall execution time: 9.14663 sec CPU time.
[LOG] Overall execution time: 85 sec real time.
Synthesis time: 84.95 sec (Real time) / 75.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 324 38 21 1 265
Raw AIGER output size: aag 344 19 21 1 303
=====================  mvs20n.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 4246.06 sec (Real time) / 4143.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs20y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 2868.75 sec (Real time) / 2807.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs22n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 42 new AND gates.
[LOG] Final size before ABC: 1472 AND gates.
[LOG] Final size after ABC: 23 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 15
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.83308 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Overall execution time: 1.83488 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.48 sec (Real time) / 13.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 42 23 1 346
Raw AIGER output size: aag 434 21 23 1 388
=====================  mvs22y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 22 new AND gates.
[LOG] Final size before ABC: 91457 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 777
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 66.3119 sec CPU time.
[LOG] Relation determinization time: 789 sec real time.
[LOG] Overall execution time: 66.3131 sec CPU time.
[LOG] Overall execution time: 789 sec real time.
Synthesis time: 789.58 sec (Real time) / 727.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 42 23 1 170
Raw AIGER output size: aag 237 21 23 1 192
=====================  mvs24n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 49 new AND gates.
[LOG] Final size before ABC: 6195 AND gates.
[LOG] Final size after ABC: 28 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 73
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.80426 sec CPU time.
[LOG] Relation determinization time: 76 sec real time.
[LOG] Overall execution time: 7.80623 sec CPU time.
[LOG] Overall execution time: 76 sec real time.
Synthesis time: 75.72 sec (Real time) / 67.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 449 46 25 1 378
Raw AIGER output size: aag 477 23 25 1 427
=====================  mvs24y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 24 new AND gates.
[LOG] Final size before ABC: 228502 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 4400
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 251.801 sec CPU time.
[LOG] Relation determinization time: 4449 sec real time.
[LOG] Overall execution time: 251.802 sec CPU time.
[LOG] Overall execution time: 4449 sec real time.
Synthesis time: 4448.91 sec (Real time) / 4241.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 46 25 1 186
Raw AIGER output size: aag 259 23 25 1 210
=====================  mvs28n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 28 new AND gates.
[LOG] Final size before ABC: 10176 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 153
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 14.4502 sec CPU time.
[LOG] Relation determinization time: 154 sec real time.
[LOG] Overall execution time: 14.4524 sec CPU time.
[LOG] Overall execution time: 154 sec real time.
Synthesis time: 154.42 sec (Real time) / 138.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 525 54 29 1 442
Raw AIGER output size: aag 527 27 29 1 470
=====================  mvs28y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 28 new AND gates.
[LOG] Final size before ABC: 60582 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 1321
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 91.3859 sec CPU time.
[LOG] Relation determinization time: 1339 sec real time.
[LOG] Overall execution time: 91.3874 sec CPU time.
[LOG] Overall execution time: 1339 sec real time.
Synthesis time: 1338.48 sec (Real time) / 1257.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 301 54 29 1 218
Raw AIGER output size: aag 303 27 29 1 246
=====================  mult2.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 15 AND gates.
[LOG] Final size after ABC: 8 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.010065 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.0107 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 467 new AND gates.
[LOG] Final size before ABC: 1106 AND gates.
[LOG] Final size after ABC: 462 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.213561 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.214415 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.77 sec (Real time) / 1.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 606 8 0 1 595
=====================  mult5.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 2410 new AND gates.
[LOG] Final size before ABC: 5761 AND gates.
[LOG] Final size after ABC: 2403 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 10
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.26455 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Overall execution time: 1.26563 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.35 sec (Real time) / 8.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.42 sec (Real time) / 3.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.47 sec (Real time) / 0.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2640 10 0 1 2627
=====================  mult6.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 15395 new AND gates.
[LOG] Final size before ABC: 33305 AND gates.
[LOG] Final size after ABC: 15385 AND gates.
[LOG] Time for optimizing final circuit with ABC: 6 seconds.
[LOG] Total Interpolation Time: 98
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 8.69643 sec CPU time.
[LOG] Relation determinization time: 106 sec real time.
[LOG] Overall execution time: 8.69788 sec CPU time.
[LOG] Overall execution time: 106 sec real time.
Synthesis time: 106.12 sec (Real time) / 96.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.91 sec (Real time) / 12.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.60 sec (Real time) / 9.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 15731 12 0 1 15717
=====================  mult7.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 73996 new AND gates.
[LOG] Final size before ABC: 155790 AND gates.
[LOG] Final size after ABC: 73983 AND gates.
[LOG] Time for optimizing final circuit with ABC: 44 seconds.
[LOG] Total Interpolation Time: 1327
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 52.04 sec CPU time.
[LOG] Relation determinization time: 1381 sec real time.
[LOG] Overall execution time: 52.0418 sec CPU time.
[LOG] Overall execution time: 1381 sec real time.
Synthesis time: 1380.50 sec (Real time) / 1332.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 120.54 sec (Real time) / 119.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 393.56 sec (Real time) / 392.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 74466 14 0 1 74451
=====================  mult8.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 14480.52 sec (Real time) / 14343.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult9.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 6669.11 sec (Real time) / 6584.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult10.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 11321.23 sec (Real time) / 11262.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult11.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 6330.36 sec (Real time) / 6243.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult12.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 5572.95 sec (Real time) / 5487.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult13.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 6688.98 sec (Real time) / 6599.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult14.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 7177.83 sec (Real time) / 7087.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult15.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 5673.49 sec (Real time) / 5597.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mult16.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 11104.86 sec (Real time) / 10981.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  bs8n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.008269 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.009512 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.007673 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.008781 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.019062 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.020651 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.019153 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.02086 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.04095 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.043821 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.040622 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.043417 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.092913 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.098303 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.092283 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.097701 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.21345 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.225229 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.60 sec (Real time) / 1.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1 new AND gates.
[LOG] Final size before ABC: 1 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.210473 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.222194 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.61 sec (Real time) / 1.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 3 new AND gates.
[LOG] Final size before ABC: 3 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.010748 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.011655 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 3 new AND gates.
[LOG] Final size before ABC: 3 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.008534 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.009471 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 5 new AND gates.
[LOG] Final size before ABC: 5 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.031665 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.032781 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 5 new AND gates.
[LOG] Final size before ABC: 5 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.02401 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.025045 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 7 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.086968 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.088444 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 7 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.059859 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.061029 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 9 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.201929 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.203881 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.64 sec (Real time) / 1.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 9 new AND gates.
[LOG] Final size before ABC: 9 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.134836 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.136415 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.38 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 11 new AND gates.
[LOG] Final size before ABC: 11 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.392342 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.395004 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.09 sec (Real time) / 2.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 11 new AND gates.
[LOG] Final size before ABC: 11 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.255093 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.256998 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.94 sec (Real time) / 1.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 13 new AND gates.
[LOG] Final size before ABC: 13 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 5
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.689292 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Overall execution time: 0.692919 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.20 sec (Real time) / 4.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 13 new AND gates.
[LOG] Final size before ABC: 13 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.430844 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Overall execution time: 0.433368 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.14 sec (Real time) / 2.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 15 new AND gates.
[LOG] Final size before ABC: 15 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 7
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.13531 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Overall execution time: 1.14 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.51 sec (Real time) / 6.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 15 new AND gates.
[LOG] Final size before ABC: 15 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 5
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.670501 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Overall execution time: 0.673678 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.94 sec (Real time) / 3.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 17 new AND gates.
[LOG] Final size before ABC: 17 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 13
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.73216 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Overall execution time: 1.73822 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.84 sec (Real time) / 10.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 17 new AND gates.
[LOG] Final size before ABC: 17 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 7
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.998079 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Overall execution time: 1.00209 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.27 sec (Real time) / 6.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 19 new AND gates.
[LOG] Final size before ABC: 19 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 18
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.53133 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Overall execution time: 2.53912 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.30 sec (Real time) / 15.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 19 new AND gates.
[LOG] Final size before ABC: 19 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 11
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.44804 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Overall execution time: 1.4529 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.55 sec (Real time) / 8.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 21 new AND gates.
[LOG] Final size before ABC: 21 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 26
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.57385 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Overall execution time: 3.58371 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.15 sec (Real time) / 22.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 21 new AND gates.
[LOG] Final size before ABC: 21 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 13
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.0321 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Overall execution time: 2.03818 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.41 sec (Real time) / 12.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 23 new AND gates.
[LOG] Final size before ABC: 23 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 35
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 4.7788 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Overall execution time: 4.79115 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.20 sec (Real time) / 29.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 23 new AND gates.
[LOG] Final size before ABC: 23 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 19
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.76833 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Overall execution time: 2.77545 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.14 sec (Real time) / 15.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 25 new AND gates.
[LOG] Final size before ABC: 25 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 44
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 6.22445 sec CPU time.
[LOG] Relation determinization time: 46 sec real time.
[LOG] Overall execution time: 6.23893 sec CPU time.
[LOG] Overall execution time: 46 sec real time.
Synthesis time: 46.37 sec (Real time) / 38.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 25 new AND gates.
[LOG] Final size before ABC: 25 AND gates.
[LOG] Final size after ABC: 0 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 25
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.63016 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Overall execution time: 3.6388 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 24.91 sec (Real time) / 20.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1646 new AND gates.
[LOG] Final size before ABC: 4073 AND gates.
[LOG] Final size after ABC: 1642 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 8
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.936151 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Overall execution time: 0.938112 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.37 sec (Real time) / 7.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.88 sec (Real time) / 2.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 1808 5 21 1 1780
=====================  genbuf2c3y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 15225 new AND gates.
[LOG] Final size before ABC: 37983 AND gates.
[LOG] Final size after ABC: 15219 AND gates.
[LOG] Time for optimizing final circuit with ABC: 10 seconds.
[LOG] Total Interpolation Time: 106
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 9.35345 sec CPU time.
[LOG] Relation determinization time: 120 sec real time.
[LOG] Overall execution time: 9.35599 sec CPU time.
[LOG] Overall execution time: 120 sec real time.
Synthesis time: 119.11 sec (Real time) / 109.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.26 sec (Real time) / 11.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 95.64 sec (Real time) / 95.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 15425 6 24 1 15394
=====================  genbuf3c3y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 102439 new AND gates.
[LOG] Final size before ABC: 270907 AND gates.
[LOG] Final size after ABC: 102430 AND gates.
[LOG] Time for optimizing final circuit with ABC: 34 seconds.
[LOG] Total Interpolation Time: 1163
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 49.0051 sec CPU time.
[LOG] Relation determinization time: 1206 sec real time.
[LOG] Overall execution time: 49.0085 sec CPU time.
[LOG] Overall execution time: 1206 sec real time.
Synthesis time: 1206.52 sec (Real time) / 1161.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 56.46 sec (Real time) / 55.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2092.82 sec (Real time) / 2086.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 102675 7 27 1 102641
=====================  genbuf4c3y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 47289 new AND gates.
[LOG] Final size before ABC: 164109 AND gates.
[LOG] Final size after ABC: 47282 AND gates.
[LOG] Time for optimizing final circuit with ABC: 127 seconds.
[LOG] Total Interpolation Time: 974
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 39.341 sec CPU time.
[LOG] Relation determinization time: 1110 sec real time.
[LOG] Overall execution time: 39.3456 sec CPU time.
[LOG] Overall execution time: 1110 sec real time.
Synthesis time: 1109.73 sec (Real time) / 1070.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 22.17 sec (Real time) / 21.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 662.32 sec (Real time) / 659.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 47572 8 30 1 47531
=====================  genbuf5c3y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 6213.44 sec (Real time) / 6120.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf6c3y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 11911.72 sec (Real time) / 11779.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf7c3y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 12146.99 sec (Real time) / 11994.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf8c3y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 11315.88 sec (Real time) / 11128.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf9c3y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 7222.01 sec (Real time) / 7020.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf10c3y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 6271.70 sec (Real time) / 6112.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf11c3y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 3820.21 sec (Real time) / 3725.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf12c3y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 11016.38 sec (Real time) / 10752.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf13c3y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 6485.60 sec (Real time) / 6341.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf14c3y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 9026.64 sec (Real time) / 8810.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf15c3y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 7037.51 sec (Real time) / 6886.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf16c3y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 3429.10 sec (Real time) / 3257.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf1b4y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1799 new AND gates.
[LOG] Final size before ABC: 5597 AND gates.
[LOG] Final size after ABC: 1795 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 8
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.982125 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Overall execution time: 0.98372 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.68 sec (Real time) / 7.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.96 sec (Real time) / 0.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.76 sec (Real time) / 2.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 1970 5 23 1 1940
=====================  genbuf2b4y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 14460 new AND gates.
[LOG] Final size before ABC: 32846 AND gates.
[LOG] Final size after ABC: 14455 AND gates.
[LOG] Time for optimizing final circuit with ABC: 6 seconds.
[LOG] Total Interpolation Time: 69
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.0198 sec CPU time.
[LOG] Relation determinization time: 76 sec real time.
[LOG] Overall execution time: 7.02158 sec CPU time.
[LOG] Overall execution time: 76 sec real time.
Synthesis time: 76.78 sec (Real time) / 69.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.64 sec (Real time) / 8.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 71.66 sec (Real time) / 71.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 14668 6 26 1 14634
=====================  genbuf3b4y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 30619 new AND gates.
[LOG] Final size before ABC: 98588 AND gates.
[LOG] Final size after ABC: 30613 AND gates.
[LOG] Time for optimizing final circuit with ABC: 29 seconds.
[LOG] Total Interpolation Time: 411
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 22.9452 sec CPU time.
[LOG] Relation determinization time: 443 sec real time.
[LOG] Overall execution time: 22.9475 sec CPU time.
[LOG] Overall execution time: 443 sec real time.
Synthesis time: 443.62 sec (Real time) / 421.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.62 sec (Real time) / 11.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 275.60 sec (Real time) / 274.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 30867 7 30 1 30827
=====================  genbuf4b4y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 138744 new AND gates.
[LOG] Final size before ABC: 332139 AND gates.
[LOG] Final size after ABC: 138737 AND gates.
[LOG] Time for optimizing final circuit with ABC: 37 seconds.
[LOG] Total Interpolation Time: 1811
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 37.5018 sec CPU time.
[LOG] Relation determinization time: 1857 sec real time.
[LOG] Overall execution time: 37.5044 sec CPU time.
[LOG] Overall execution time: 1857 sec real time.
Synthesis time: 1856.67 sec (Real time) / 1820.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 54.21 sec (Real time) / 53.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5529.14 sec (Real time) / 5517.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 139033 8 33 1 138989
=====================  genbuf5b4y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 302091 new AND gates.
[LOG] Final size before ABC: 729457 AND gates.
[LOG] Final size after ABC: 302082 AND gates.
[LOG] Time for optimizing final circuit with ABC: 75 seconds.
[LOG] Total Interpolation Time: 16690
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 118.744 sec CPU time.
[LOG] Relation determinization time: 16787 sec real time.
[LOG] Overall execution time: 118.747 sec CPU time.
[LOG] Overall execution time: 16787 sec real time.
Synthesis time: 16787.69 sec (Real time) / 16640.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 59.55 sec (Real time) / 58.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.62 sec (Real time) / 9975.60 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 302422 9 37 1 302373
=====================  genbuf6b4y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 11140.96 sec (Real time) / 10964.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf7b4y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 8490.96 sec (Real time) / 8381.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf8b4y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 5033.27 sec (Real time) / 4913.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf9b4y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 5888.82 sec (Real time) / 5772.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf10b4y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 4955.48 sec (Real time) / 4841.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf11b4y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 14302.60 sec (Real time) / 13975.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf12b4y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 15503.33 sec (Real time) / 15200.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf13b4y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 13845.30 sec (Real time) / 13567.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf14b4y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 6010.15 sec (Real time) / 5874.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf15b4y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 4305.73 sec (Real time) / 4239.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf16b4y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 5455.59 sec (Real time) / 5352.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf1f4y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1624 new AND gates.
[LOG] Final size before ABC: 3936 AND gates.
[LOG] Final size after ABC: 1619 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 7
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.84479 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Overall execution time: 0.846392 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.18 sec (Real time) / 6.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.70 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.42 sec (Real time) / 2.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 1791 5 23 1 1762
=====================  genbuf2f4y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 14959 new AND gates.
[LOG] Final size before ABC: 36379 AND gates.
[LOG] Final size after ABC: 14953 AND gates.
[LOG] Time for optimizing final circuit with ABC: 7 seconds.
[LOG] Total Interpolation Time: 80
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.36848 sec CPU time.
[LOG] Relation determinization time: 88 sec real time.
[LOG] Overall execution time: 7.37028 sec CPU time.
[LOG] Overall execution time: 88 sec real time.
Synthesis time: 88.41 sec (Real time) / 81.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.50 sec (Real time) / 9.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 118.71 sec (Real time) / 118.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 15160 6 26 1 15127
=====================  genbuf3f4y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 47509 new AND gates.
[LOG] Final size before ABC: 176425 AND gates.
[LOG] Final size after ABC: 47501 AND gates.
[LOG] Time for optimizing final circuit with ABC: 84 seconds.
[LOG] Total Interpolation Time: 709
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 34.0349 sec CPU time.
[LOG] Relation determinization time: 800 sec real time.
[LOG] Overall execution time: 34.0373 sec CPU time.
[LOG] Overall execution time: 800 sec real time.
Synthesis time: 799.53 sec (Real time) / 768.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 17.21 sec (Real time) / 17.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 801.75 sec (Real time) / 799.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 47747 7 30 1 47709
=====================  genbuf4f4y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 215553 new AND gates.
[LOG] Final size before ABC: 519194 AND gates.
[LOG] Final size after ABC: 215547 AND gates.
[LOG] Time for optimizing final circuit with ABC: 64 seconds.
[LOG] Total Interpolation Time: 4970
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 62.9625 sec CPU time.
[LOG] Relation determinization time: 5046 sec real time.
[LOG] Overall execution time: 62.9661 sec CPU time.
[LOG] Overall execution time: 5046 sec real time.
Synthesis time: 5046.39 sec (Real time) / 4986.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 105.99 sec (Real time) / 105.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.89 sec (Real time) / 9970.58 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 215833 8 33 1 215788
=====================  genbuf5f5y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 11771.35 sec (Real time) / 11688.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf6f6y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 5400.47 sec (Real time) / 5275.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf7f7y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 12849.58 sec (Real time) / 12629.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf8f8y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 4340.58 sec (Real time) / 4244.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf9f9y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 2187.93 sec (Real time) / 2120.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  genbuf10f10y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 1322.87 sec (Real time) / 1307.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba2c7y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 22997 new AND gates.
[LOG] Final size before ABC: 60112 AND gates.
[LOG] Final size after ABC: 22993 AND gates.
[LOG] Time for optimizing final circuit with ABC: 15 seconds.
[LOG] Total Interpolation Time: 108
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 6.07352 sec CPU time.
[LOG] Relation determinization time: 123 sec real time.
[LOG] Overall execution time: 6.07567 sec CPU time.
[LOG] Overall execution time: 123 sec real time.
Synthesis time: 122.65 sec (Real time) / 115.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.56 sec (Real time) / 11.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 198.58 sec (Real time) / 197.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 23213 7 28 1 23174
=====================  amba3c5y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 242909 new AND gates.
[LOG] Final size before ABC: 550696 AND gates.
[LOG] Final size after ABC: 242903 AND gates.
[LOG] Time for optimizing final circuit with ABC: 71 seconds.
[LOG] Total Interpolation Time: 2983
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 57.3981 sec CPU time.
[LOG] Relation determinization time: 3064 sec real time.
[LOG] Overall execution time: 57.401 sec CPU time.
[LOG] Overall execution time: 3064 sec real time.
Synthesis time: 3063.70 sec (Real time) / 3004.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 103.58 sec (Real time) / 102.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5831.09 sec (Real time) / 5814.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 243193 9 34 1 243146
=====================  amba4c7y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 12293.40 sec (Real time) / 12196.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba5c5y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 13564.15 sec (Real time) / 13411.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba6c5y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 10330.20 sec (Real time) / 10200.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba7c5y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 3619.37 sec (Real time) / 3541.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba8c7y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 4559.61 sec (Real time) / 4463.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba9c5y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 4919.98 sec (Real time) / 4797.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba10c5y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 3520.26 sec (Real time) / 3427.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba2b9y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 72041 new AND gates.
[LOG] Final size before ABC: 171385 AND gates.
[LOG] Final size after ABC: 72035 AND gates.
[LOG] Time for optimizing final circuit with ABC: 86 seconds.
[LOG] Total Interpolation Time: 454
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 19.5412 sec CPU time.
[LOG] Relation determinization time: 542 sec real time.
[LOG] Overall execution time: 19.5432 sec CPU time.
[LOG] Overall execution time: 542 sec real time.
Synthesis time: 541.94 sec (Real time) / 521.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.27 sec (Real time) / 21.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1063.34 sec (Real time) / 1059.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 72270 7 31 1 72230
=====================  amba3b5y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 4701.82 sec (Real time) / 4604.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba4b9y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 5586.77 sec (Real time) / 5432.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba5b5y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 13806.47 sec (Real time) / 13720.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba6b5y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 8292.37 sec (Real time) / 8154.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba7b5y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 12503.64 sec (Real time) / 12413.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba9b5y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 7612.43 sec (Real time) / 7490.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba10b5y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 5526.31 sec (Real time) / 5457.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba2f9y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 55519 new AND gates.
[LOG] Final size before ABC: 181646 AND gates.
[LOG] Final size after ABC: 55516 AND gates.
[LOG] Time for optimizing final circuit with ABC: 72 seconds.
[LOG] Total Interpolation Time: 210
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 11.8587 sec CPU time.
[LOG] Relation determinization time: 282 sec real time.
[LOG] Overall execution time: 11.8609 sec CPU time.
[LOG] Overall execution time: 282 sec real time.
Synthesis time: 282.57 sec (Real time) / 270.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 22.32 sec (Real time) / 21.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 659.66 sec (Real time) / 656.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 55743 7 31 1 55700
=====================  amba3f9y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 11950.34 sec (Real time) / 11807.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba4f25y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 6929.66 sec (Real time) / 6798.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba5f17y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 12004.87 sec (Real time) / 11921.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba6f21y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 3713.47 sec (Real time) / 3655.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba7f25y.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 1479.60 sec (Real time) / 1464.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  demo-v3_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 3 new AND gates.
[LOG] Final size before ABC: 3 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.023948 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.025761 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 333 3 48 1 282
=====================  demo-v3_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 412 new AND gates.
[LOG] Final size before ABC: 1267 AND gates.
[LOG] Final size after ABC: 411 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.080994 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.083789 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 967 3 84 1 880
=====================  demo-v4_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1381 new AND gates.
[LOG] Final size before ABC: 5063 AND gates.
[LOG] Final size after ABC: 1380 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.173167 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.177054 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.22 sec (Real time) / 1.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.67 sec (Real time) / 0.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 2251 3 133 1 2115
=====================  demo-v5_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 4 new AND gates.
[LOG] Final size before ABC: 14 AND gates.
[LOG] Final size after ABC: 4 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.033947 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.03606 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 6 new AND gates.
[LOG] Final size before ABC: 53 AND gates.
[LOG] Final size after ABC: 6 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.112883 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.116303 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 724 3 112 1 608
=====================  demo-v6_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 127 AND gates.
[LOG] Final size after ABC: 8 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.153244 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.15761 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.73 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 972 3 161 1 807
=====================  demo-v7_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 265 new AND gates.
[LOG] Final size before ABC: 593 AND gates.
[LOG] Final size after ABC: 265 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.038799 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.040741 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 647 3 56 1 587
=====================  demo-v7_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 7 new AND gates.
[LOG] Final size before ABC: 16 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.091978 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.09501 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 647 3 98 1 545
=====================  demo-v8_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 4 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.005853 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.006723 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 66 1 12 1 52
=====================  demo-v8_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 4 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.008139 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.009156 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 108 1 21 1 85
=====================  demo-v9_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 32 new AND gates.
[LOG] Final size before ABC: 52 AND gates.
[LOG] Final size after ABC: 31 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.014684 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.015942 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 214 1 32 1 181
=====================  demo-v9_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 100 new AND gates.
[LOG] Final size before ABC: 218 AND gates.
[LOG] Final size after ABC: 99 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.03005 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.031832 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 408 1 56 1 351
=====================  demo-v10_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 15 new AND gates.
[LOG] Final size before ABC: 88 AND gates.
[LOG] Final size after ABC: 14 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.057939 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.05998 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 464 2 56 1 405
=====================  demo-v10_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 14 new AND gates.
[LOG] Final size before ABC: 29 AND gates.
[LOG] Final size after ABC: 13 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.093586 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.096736 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 781 2 98 1 680
=====================  demo-v12_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 14 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.026619 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.027963 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 223 2 32 1 188
=====================  demo-v12_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 14 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.042137 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.043927 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 367 2 56 1 308
=====================  demo-v13_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 5 new AND gates.
[LOG] Final size before ABC: 12 AND gates.
[LOG] Final size after ABC: 5 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.006012 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.006869 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 62 1 12 1 48
=====================  demo-v13_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 2 new AND gates.
[LOG] Final size before ABC: 4 AND gates.
[LOG] Final size after ABC: 2 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.008072 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.009085 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 95 1 21 1 72
=====================  demo-v14_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 277 new AND gates.
[LOG] Final size before ABC: 910 AND gates.
[LOG] Final size after ABC: 277 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.052676 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.054103 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 477 2 36 1 437
=====================  demo-v14_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 268 new AND gates.
[LOG] Final size before ABC: 804 AND gates.
[LOG] Final size after ABC: 267 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.075013 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.076876 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 602 2 63 1 536
=====================  demo-v15_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 95 new AND gates.
[LOG] Final size before ABC: 322 AND gates.
[LOG] Final size after ABC: 94 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.032582 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.033815 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 274 2 28 1 243
=====================  demo-v15_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 492 new AND gates.
[LOG] Final size before ABC: 1021 AND gates.
[LOG] Final size after ABC: 491 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.076514 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.078254 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 788 2 49 1 736
=====================  demo-v16_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 281 new AND gates.
[LOG] Final size before ABC: 733 AND gates.
[LOG] Final size after ABC: 279 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.074374 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.075857 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 531 3 36 1 491
=====================  demo-v16_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 5164 new AND gates.
[LOG] Final size before ABC: 14818 AND gates.
[LOG] Final size after ABC: 5163 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 5
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.578569 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Overall execution time: 0.58075 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.77 sec (Real time) / 6.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.51 sec (Real time) / 5.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.99 sec (Real time) / 0.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 5574 3 63 1 5506
=====================  demo-v17_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 97293 new AND gates.
[LOG] Final size before ABC: 253576 AND gates.
[LOG] Final size after ABC: 97291 AND gates.
[LOG] Time for optimizing final circuit with ABC: 25 seconds.
[LOG] Total Interpolation Time: 190
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 11.342 sec CPU time.
[LOG] Relation determinization time: 218 sec real time.
[LOG] Overall execution time: 11.3475 sec CPU time.
[LOG] Overall execution time: 218 sec real time.
Synthesis time: 218.23 sec (Real time) / 208.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 36.76 sec (Real time) / 36.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.17 sec (Real time) / 21.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 97582 2 52 1 97527
=====================  demo-v17_5_REAL.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 2703.21 sec (Real time) / 2644.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  demo-v18_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 36118 new AND gates.
[LOG] Final size before ABC: 170558 AND gates.
[LOG] Final size after ABC: 36114 AND gates.
[LOG] Time for optimizing final circuit with ABC: 35 seconds.
[LOG] Total Interpolation Time: 49
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 8.08465 sec CPU time.
[LOG] Relation determinization time: 86 sec real time.
[LOG] Overall execution time: 8.09235 sec CPU time.
[LOG] Overall execution time: 86 sec real time.
Synthesis time: 86.67 sec (Real time) / 79.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 28.41 sec (Real time) / 28.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 40.65 sec (Real time) / 40.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 36841 3 133 1 36705
=====================  demo-v19_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 269 new AND gates.
[LOG] Final size before ABC: 763 AND gates.
[LOG] Final size after ABC: 269 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.064141 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.065744 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 502 2 36 1 462
=====================  demo-v19_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 445 new AND gates.
[LOG] Final size before ABC: 1192 AND gates.
[LOG] Final size after ABC: 445 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.146095 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.148397 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.06 sec (Real time) / 0.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 834 2 63 1 767
=====================  demo-v20_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1128 new AND gates.
[LOG] Final size before ABC: 4579 AND gates.
[LOG] Final size after ABC: 1126 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.374928 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.379141 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.84 sec (Real time) / 2.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.71 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 2232 2 96 1 2133
=====================  demo-v20_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 444 new AND gates.
[LOG] Final size before ABC: 1328 AND gates.
[LOG] Final size after ABC: 442 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.627052 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Overall execution time: 0.634033 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.13 sec (Real time) / 3.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.94 sec (Real time) / 0.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 2307 2 168 1 2136
=====================  demo-v21_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 451 new AND gates.
[LOG] Final size before ABC: 1137 AND gates.
[LOG] Final size after ABC: 447 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.183336 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.185293 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.49 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 841 4 56 1 781
=====================  demo-v21_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 18472 new AND gates.
[LOG] Final size before ABC: 56248 AND gates.
[LOG] Final size after ABC: 18470 AND gates.
[LOG] Time for optimizing final circuit with ABC: 10 seconds.
[LOG] Total Interpolation Time: 46
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 3.93164 sec CPU time.
[LOG] Relation determinization time: 57 sec real time.
[LOG] Overall execution time: 3.93501 sec CPU time.
[LOG] Overall execution time: 57 sec real time.
Synthesis time: 56.60 sec (Real time) / 52.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.00 sec (Real time) / 10.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.78 sec (Real time) / 2.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 19068 4 98 1 18964
=====================  demo-v22_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 655 new AND gates.
[LOG] Final size before ABC: 1536 AND gates.
[LOG] Final size after ABC: 655 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.189334 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.19448 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.98 sec (Real time) / 0.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1890 3 144 1 1742
=====================  demo-v22_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 976 new AND gates.
[LOG] Final size before ABC: 2324 AND gates.
[LOG] Final size after ABC: 976 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.593901 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.602498 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.93 sec (Real time) / 1.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.35 sec (Real time) / 1.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.94 sec (Real time) / 0.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 3081 3 252 1 2825
=====================  demo-v23_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 51 new AND gates.
[LOG] Final size before ABC: 123 AND gates.
[LOG] Final size after ABC: 51 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.021986 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.023433 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 308 1 36 1 270
=====================  demo-v23_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 172 new AND gates.
[LOG] Final size before ABC: 432 AND gates.
[LOG] Final size after ABC: 172 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.047485 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.049633 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 606 1 63 1 541
=====================  demo-v24_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 3606 new AND gates.
[LOG] Final size before ABC: 10674 AND gates.
[LOG] Final size after ABC: 3605 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 4
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.693969 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Overall execution time: 0.699782 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.30 sec (Real time) / 4.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.38 sec (Real time) / 2.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 4976 4 160 1 4809
=====================  demo-v24_5_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 11211 new AND gates.
[LOG] Final size before ABC: 36446 AND gates.
[LOG] Final size after ABC: 11210 AND gates.
[LOG] Time for optimizing final circuit with ABC: 5 seconds.
[LOG] Total Interpolation Time: 28
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.93129 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Overall execution time: 2.94231 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 34.59 sec (Real time) / 32.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.93 sec (Real time) / 8.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.30 sec (Real time) / 4.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 13553 4 280 1 13266
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 14317 new AND gates.
[LOG] Final size before ABC: 58601 AND gates.
[LOG] Final size after ABC: 14313 AND gates.
[LOG] Time for optimizing final circuit with ABC: 9 seconds.
[LOG] Total Interpolation Time: 109
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.46988 sec CPU time.
[LOG] Relation determinization time: 118 sec real time.
[LOG] Overall execution time: 7.47127 sec CPU time.
[LOG] Overall execution time: 118 sec real time.
Synthesis time: 118.12 sec (Real time) / 110.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.77 sec (Real time) / 7.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.60 sec (Real time) / 16.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 14501 13 23 1 14461
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 26262 new AND gates.
[LOG] Final size before ABC: 110110 AND gates.
[LOG] Final size after ABC: 26255 AND gates.
[LOG] Time for optimizing final circuit with ABC: 45 seconds.
[LOG] Total Interpolation Time: 283
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 17.5861 sec CPU time.
[LOG] Relation determinization time: 332 sec real time.
[LOG] Overall execution time: 17.5886 sec CPU time.
[LOG] Overall execution time: 332 sec real time.
Synthesis time: 331.68 sec (Real time) / 313.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.63 sec (Real time) / 13.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.46 sec (Real time) / 23.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 26542 15 27 1 26497
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 643.50 sec (Real time) / 610.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1139 new AND gates.
[LOG] Final size before ABC: 3977 AND gates.
[LOG] Final size after ABC: 1138 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 2
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.310735 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.315176 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.57 sec (Real time) / 1.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 2331 3 96 1 2231
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 8258 new AND gates.
[LOG] Final size before ABC: 32680 AND gates.
[LOG] Final size after ABC: 8255 AND gates.
[LOG] Time for optimizing final circuit with ABC: 4 seconds.
[LOG] Total Interpolation Time: 13
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.22439 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Overall execution time: 2.23176 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.62 sec (Real time) / 15.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.25 sec (Real time) / 9.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.90 sec (Real time) / 2.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 10319 4 140 1 10175
=====================  load_full_2_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1544 new AND gates.
[LOG] Final size before ABC: 5640 AND gates.
[LOG] Final size after ABC: 1542 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 3
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.560439 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Overall execution time: 0.56675 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.84 sec (Real time) / 3.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.54 sec (Real time) / 1.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 3200 3 152 1 3045
=====================  load_full_3_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 39569 new AND gates.
[LOG] Final size before ABC: 192537 AND gates.
[LOG] Final size after ABC: 39567 AND gates.
[LOG] Time for optimizing final circuit with ABC: 37 seconds.
[LOG] Total Interpolation Time: 92
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 10.9822 sec CPU time.
[LOG] Relation determinization time: 132 sec real time.
[LOG] Overall execution time: 10.9952 sec CPU time.
[LOG] Overall execution time: 132 sec real time.
Synthesis time: 131.70 sec (Real time) / 122.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 28.21 sec (Real time) / 27.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.60 sec (Real time) / 36.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 43026 4 296 1 42725
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 213 new AND gates.
[LOG] Final size before ABC: 490 AND gates.
[LOG] Final size after ABC: 213 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.043643 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.045688 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 613 3 51 1 558
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 615 new AND gates.
[LOG] Final size before ABC: 1334 AND gates.
[LOG] Final size after ABC: 615 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.080339 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.082896 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 1136 3 68 1 1064
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 12682 new AND gates.
[LOG] Final size before ABC: 29920 AND gates.
[LOG] Final size after ABC: 12681 AND gates.
[LOG] Time for optimizing final circuit with ABC: 5 seconds.
[LOG] Total Interpolation Time: 5
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 7.37395 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Overall execution time: 7.39598 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.79 sec (Real time) / 15.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.29 sec (Real time) / 9.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 48.85 sec (Real time) / 48.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 17202 3 363 1 16836
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 40844 new AND gates.
[LOG] Final size before ABC: 113624 AND gates.
[LOG] Final size after ABC: 40843 AND gates.
[LOG] Time for optimizing final circuit with ABC: 32 seconds.
[LOG] Total Interpolation Time: 21
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 29.3644 sec CPU time.
[LOG] Relation determinization time: 81 sec real time.
[LOG] Overall execution time: 29.4066 sec CPU time.
[LOG] Overall execution time: 81 sec real time.
Synthesis time: 80.66 sec (Real time) / 77.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 17.98 sec (Real time) / 17.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 276.36 sec (Real time) / 275.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 46813 3 484 1 46326
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 658 new AND gates.
[LOG] Final size before ABC: 1650 AND gates.
[LOG] Final size after ABC: 658 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.076825 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.079519 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 1225 3 87 1 1134
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 8 new AND gates.
[LOG] Final size before ABC: 247 AND gates.
[LOG] Final size after ABC: 7 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.127011 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.130624 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 756 3 116 1 637
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 127 new AND gates.
[LOG] Final size before ABC: 287 AND gates.
[LOG] Final size after ABC: 127 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.052792 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.055033 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 573 3 60 1 509
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 266 new AND gates.
[LOG] Final size before ABC: 872 AND gates.
[LOG] Final size after ABC: 266 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.161121 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.164729 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 1042 4 88 1 949
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 3545 new AND gates.
[LOG] Final size before ABC: 8349 AND gates.
[LOG] Final size after ABC: 3544 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.349096 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Overall execution time: 0.353655 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.20 sec (Real time) / 1.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.52 sec (Real time) / 2.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.35 sec (Real time) / 1.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 4400 4 128 1 4268
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 217428 new AND gates.
[LOG] Final size before ABC: 555655 AND gates.
[LOG] Final size after ABC: 217428 AND gates.
[LOG] Time for optimizing final circuit with ABC: 51 seconds.
[LOG] Total Interpolation Time: 65
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 30.0085 sec CPU time.
[LOG] Relation determinization time: 126 sec real time.
[LOG] Overall execution time: 30.0286 sec CPU time.
[LOG] Overall execution time: 126 sec real time.
Synthesis time: 126.41 sec (Real time) / 118.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 66.10 sec (Real time) / 65.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1717.88 sec (Real time) / 1711.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 220242 7 304 1 219930
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 981 new AND gates.
[LOG] Final size before ABC: 2650 AND gates.
[LOG] Final size after ABC: 980 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.165223 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.168898 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.00 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 1782 5 108 1 1669
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 30 new AND gates.
[LOG] Final size before ABC: 66 AND gates.
[LOG] Final size after ABC: 30 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.018634 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.020054 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 272 3 44 1 224
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 101 new AND gates.
[LOG] Final size before ABC: 187 AND gates.
[LOG] Final size after ABC: 100 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.034284 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.036105 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 441 2 52 1 387
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 481 new AND gates.
[LOG] Final size before ABC: 1362 AND gates.
[LOG] Final size after ABC: 480 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.338825 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.343903 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.30 sec (Real time) / 1.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.53 sec (Real time) / 0.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1523 2 116 1 1405
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 385 new AND gates.
[LOG] Final size before ABC: 974 AND gates.
[LOG] Final size after ABC: 385 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.107948 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.1107 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 908 2 68 1 837
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 737 new AND gates.
[LOG] Final size before ABC: 1599 AND gates.
[LOG] Final size after ABC: 736 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.137868 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.141762 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 1650 3 108 1 1539
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 605 new AND gates.
[LOG] Final size before ABC: 1383 AND gates.
[LOG] Final size after ABC: 605 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.064569 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.066799 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 1033 3 60 1 969
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 528 new AND gates.
[LOG] Final size before ABC: 1149 AND gates.
[LOG] Final size after ABC: 527 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.138822 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.142683 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 1478 2 96 1 1380
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 4848 new AND gates.
[LOG] Final size before ABC: 10314 AND gates.
[LOG] Final size after ABC: 4847 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.912676 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Overall execution time: 0.920424 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.98 sec (Real time) / 3.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.10 sec (Real time) / 4.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.54 sec (Real time) / 2.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 6505 2 188 1 6315
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 782 new AND gates.
[LOG] Final size before ABC: 1960 AND gates.
[LOG] Final size after ABC: 781 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.199314 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.203675 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.08 sec (Real time) / 0.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1856 3 104 1 1749
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 3413 new AND gates.
[LOG] Final size before ABC: 6538 AND gates.
[LOG] Final size after ABC: 3412 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.313042 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.317358 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.21 sec (Real time) / 1.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.81 sec (Real time) / 1.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.13 sec (Real time) / 2.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 4207 2 132 1 4073
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 2036 new AND gates.
[LOG] Final size before ABC: 4818 AND gates.
[LOG] Final size after ABC: 2036 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.288395 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.293186 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.73 sec (Real time) / 1.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.21 sec (Real time) / 1.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.68 sec (Real time) / 0.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 3214 4 108 1 3101
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 3112 new AND gates.
[LOG] Final size before ABC: 13912 AND gates.
[LOG] Final size after ABC: 3111 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 5
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.82019 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Overall execution time: 0.825597 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.14 sec (Real time) / 5.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.06 sec (Real time) / 3.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 4408 1 172 1 4233
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 284 new AND gates.
[LOG] Final size before ABC: 605 AND gates.
[LOG] Final size after ABC: 284 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.099016 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.101081 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.84 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 669 2 60 1 605
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 3256.95 sec (Real time) / 3125.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 282 new AND gates.
[LOG] Final size before ABC: 675 AND gates.
[LOG] Final size after ABC: 281 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.066836 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.068481 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 570 2 48 1 519
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 55 new AND gates.
[LOG] Final size before ABC: 164 AND gates.
[LOG] Final size after ABC: 55 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.043505 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Overall execution time: 0.045036 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 336 2 52 1 280
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 391 new AND gates.
[LOG] Final size before ABC: 1063 AND gates.
[LOG] Final size after ABC: 390 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.057608 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.059012 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 630 3 44 1 582
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 281 new AND gates.
[LOG] Final size before ABC: 604 AND gates.
[LOG] Final size after ABC: 280 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.085931 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.087902 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 671 3 60 1 607
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 196 new AND gates.
[LOG] Final size before ABC: 499 AND gates.
[LOG] Final size after ABC: 195 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.099964 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.102061 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 601 2 68 1 530
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 359 new AND gates.
[LOG] Final size before ABC: 861 AND gates.
[LOG] Final size after ABC: 358 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.100395 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.102449 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.87 sec (Real time) / 0.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 751 3 60 1 687
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 4322 new AND gates.
[LOG] Final size before ABC: 18965 AND gates.
[LOG] Final size after ABC: 4321 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 8
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.3201 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Overall execution time: 1.32687 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.57 sec (Real time) / 8.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.02 sec (Real time) / 4.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 6066 2 236 1 5826
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 246 new AND gates.
[LOG] Final size before ABC: 705 AND gates.
[LOG] Final size after ABC: 244 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.094181 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.096211 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 654 3 68 1 583
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 6593 new AND gates.
[LOG] Final size before ABC: 22539 AND gates.
[LOG] Final size after ABC: 6592 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 27
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 2.76887 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Overall execution time: 2.77554 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 29.26 sec (Real time) / 26.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.02 sec (Real time) / 6.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 8291 2 228 1 8058
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 2514 new AND gates.
[LOG] Final size before ABC: 8355 AND gates.
[LOG] Final size after ABC: 2512 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 8
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 1.95932 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Overall execution time: 1.97091 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.61 sec (Real time) / 8.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.40 sec (Real time) / 2.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.81 sec (Real time) / 1.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 5363 2 376 1 4984
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 3276 new AND gates.
[LOG] Final size before ABC: 9671 AND gates.
[LOG] Final size after ABC: 3276 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 5
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.744448 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Overall execution time: 0.750381 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.41 sec (Real time) / 4.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.74 sec (Real time) / 2.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 4842 1 216 1 4622
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 299 new AND gates.
[LOG] Final size before ABC: 629 AND gates.
[LOG] Final size after ABC: 297 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 0
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.093499 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Overall execution time: 0.095668 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 701 2 68 1 631
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 4630 new AND gates.
[LOG] Final size before ABC: 13388 AND gates.
[LOG] Final size after ABC: 4628 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 1
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 0.353544 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Overall execution time: 0.356345 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.30 sec (Real time) / 2.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.64 sec (Real time) / 3.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.93 sec (Real time) / 0.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 5243 3 84 1 5156
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 145662 new AND gates.
[LOG] Final size before ABC: 387817 AND gates.
[LOG] Final size after ABC: 145662 AND gates.
[LOG] Time for optimizing final circuit with ABC: 38 seconds.
[LOG] Total Interpolation Time: 86
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 13.7399 sec CPU time.
[LOG] Relation determinization time: 129 sec real time.
[LOG] Overall execution time: 13.7519 sec CPU time.
[LOG] Overall execution time: 129 sec real time.
Synthesis time: 128.76 sec (Real time) / 122.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 43.57 sec (Real time) / 43.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 217.79 sec (Real time) / 216.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 148335 3 272 1 148058
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 58582 new AND gates.
[LOG] Final size before ABC: 181874 AND gates.
[LOG] Final size after ABC: 58580 AND gates.
[LOG] Time for optimizing final circuit with ABC: 57 seconds.
[LOG] Total Interpolation Time: 111
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 9.05292 sec CPU time.
[LOG] Relation determinization time: 173 sec real time.
[LOG] Overall execution time: 9.07117 sec CPU time.
[LOG] Overall execution time: 173 sec real time.
Synthesis time: 172.51 sec (Real time) / 167.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 22.35 sec (Real time) / 22.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 79.52 sec (Real time) / 79.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 62791 3 340 1 62448
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 63491 new AND gates.
[LOG] Final size before ABC: 191111 AND gates.
[LOG] Final size after ABC: 63486 AND gates.
[LOG] Time for optimizing final circuit with ABC: 192 seconds.
[LOG] Total Interpolation Time: 1289
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 24.0804 sec CPU time.
[LOG] Relation determinization time: 1487 sec real time.
[LOG] Overall execution time: 24.0896 sec CPU time.
[LOG] Overall execution time: 1487 sec real time.
Synthesis time: 1487.88 sec (Real time) / 1461.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 28.33 sec (Real time) / 28.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7308.27 sec (Real time) / 7282.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 63828 12 19 1 63797
=====================  moving_obstacle_16x16_3glitches.aag =====================
[LOG] Method: only next dependencies
Synthesis time: 942.41 sec (Real time) / 928.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  driver_a8y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 1143 new AND gates.
[LOG] Final size before ABC: 10836 AND gates.
[LOG] Final size after ABC: 1102 AND gates.
[LOG] Time for optimizing final circuit with ABC: 1 seconds.
[LOG] Total Interpolation Time: 305
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 39.0965 sec CPU time.
[LOG] Relation determinization time: 312 sec real time.
[LOG] Overall execution time: 39.1064 sec CPU time.
[LOG] Overall execution time: 312 sec real time.
Synthesis time: 311.71 sec (Real time) / 272.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.01 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.62 sec (Real time) / 0.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 3551 98 327 1 3085
=====================  driver_b8y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 2112 new AND gates.
[LOG] Final size before ABC: 25329 AND gates.
[LOG] Final size after ABC: 2075 AND gates.
[LOG] Time for optimizing final circuit with ABC: 2 seconds.
[LOG] Total Interpolation Time: 623
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 72.6347 sec CPU time.
[LOG] Relation determinization time: 639 sec real time.
[LOG] Overall execution time: 72.6429 sec CPU time.
[LOG] Overall execution time: 639 sec real time.
Synthesis time: 638.65 sec (Real time) / 566.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.13 sec (Real time) / 2.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.45 sec (Real time) / 1.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 4116 98 241 1 3733
=====================  driver_c8y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 560 new AND gates.
[LOG] Final size before ABC: 4821 AND gates.
[LOG] Final size after ABC: 543 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 33
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 4.51692 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Overall execution time: 4.52023 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 33.70 sec (Real time) / 28.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 1263 28 80 1 1148
=====================  driver_d8y.aag =====================
[LOG] Method: only next dependencies
[LOG] Final circuit size: 560 new AND gates.
[LOG] Final size before ABC: 4801 AND gates.
[LOG] Final size after ABC: 542 AND gates.
[LOG] Time for optimizing final circuit with ABC: 0 seconds.
[LOG] Total Interpolation Time: 32
[LOG] Total abc interpolant optimization time: 0 sec
[LOG] Total tracecheck time: 0 sec
[LOG] Total PicoSat time: 0 sec
[LOG] Relation determinization time: 4.00915 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Overall execution time: 4.01171 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.06 sec (Real time) / 25.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 1078 16 56 1 1000
