Project Information                                  h:\lab6_cur\mux32-4-2.rpt

MAX+plus II Compiler Report File
Version 10.0 RC2 9/14/2000
Compiled: 12/07/2009 18:05:57

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

mux32-4-2
      EPF10K30EQC208-1     98     32     0    0         0  %    64       3  %

User Pins:                 98     32     0  



Project Information                                  h:\lab6_cur\mux32-4-2.rpt

** FILE HIERARCHY **



|mux4-2:72|
|mux4-2:73|
|mux4-2:74|
|mux4-2:75|
|mux4-2:76|
|mux4-2:77|
|mux4-2:78|
|mux4-2:79|
|mux4-2:64|
|mux4-2:65|
|mux4-2:66|
|mux4-2:67|
|mux4-2:68|
|mux4-2:69|
|mux4-2:70|
|mux4-2:71|
|mux4-2:56|
|mux4-2:57|
|mux4-2:58|
|mux4-2:59|
|mux4-2:60|
|mux4-2:61|
|mux4-2:62|
|mux4-2:63|
|mux4-2:48|
|mux4-2:49|
|mux4-2:50|
|mux4-2:51|
|mux4-2:52|
|mux4-2:53|
|mux4-2:54|
|mux4-2:55|


Device-Specific Information:                         h:\lab6_cur\mux32-4-2.rpt
mux32-4-2

***** Logic for device 'mux32-4-2' compiled without errors.




Device: EPF10K30EQC208-1

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF



Device-Specific Information:                         h:\lab6_cur\mux32-4-2.rpt
mux32-4-2

** ERROR SUMMARY **

Info: Chip 'mux32-4-2' in device 'EPF10K30EQC208-1' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                                                                         
                                                                                                                         
                R     R R   R         R R R         R R     R                                                 R          
                E     E E   E         E E E         E E     E                                                 E          
                S     S S   S         S S S         S S     S         V                                       S          
                E     E E   E         E E E V       E E     E         C     V                         V       E          
                R     R R   R         R R R C       R R     R         C     C                         C       R          
                V R F V V D V G D D R V V V C D R F V V G D V G R D D I Q R C D R Q R F R G R F D R D C F Q Q V Q D F F  
                E 2 0 E E 0 E N 3 2 2 E E E I 1 1 3 E E N 1 E N 0 0 0 N 0 1 I 1 0 2 0 0 2 N 1 0 1 1 1 I 1 2 1 E 2 1 2 0  
                D 7 8 D D 8 D D 1 3 9 D D D O 9 9 1 D D D 2 D D 0 1 0 T 0 7 O 5 5 5 1 3 4 D 3 1 4 8 6 O 4 4 5 D 1 7 4 2  
              ----------------------------------------------------------------------------------------------------------_ 
             / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
            /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
      #TCK |  1                                                                                                         156 | ^DATA0 
^CONF_DONE |  2                                                                                                         155 | ^DCLK 
     ^nCEO |  3                                                                                                         154 | ^nCE 
      #TDO |  4                                                                                                         153 | #TDI 
     VCCIO |  5                                                                                                         152 | GND 
    VCCINT |  6                                                                                                         151 | GND 
       Q28 |  7                                                                                                         150 | F29 
       Q31 |  8                                                                                                         149 | R30 
       D28 |  9                                                                                                         148 | D30 
       Q29 | 10                                                                                                         147 | F30 
       Q30 | 11                                                                                                         146 | VCCIO 
       R14 | 12                                                                                                         145 | VCCINT 
       F13 | 13                                                                                                         144 | Q14 
       D24 | 14                                                                                                         143 | Q01 
       D02 | 15                                                                                                         142 | D10 
       D04 | 16                                                                                                         141 | R02 
       D25 | 17                                                                                                         140 | Q02 
       D05 | 18                                                                                                         139 | Q13 
       D03 | 19                                                                                                         138 | VCCIO 
       GND | 20                                                                                                         137 | VCCINT 
       GND | 21                                                                                                         136 | F04 
     VCCIO | 22                                                                                                         135 | Q03 
    VCCINT | 23                                                                                                         134 | Q18 
       F17 | 24                                                                                                         133 | Q04 
       Q11 | 25                                                                                                         132 | Q05 
       F11 | 26                                                                                                         131 | Q16 
       Q23 | 27                                            EPF10K30EQC208-1                                             130 | GND 
       R23 | 28                                                                                                         129 | GND 
       F23 | 29                                                                                                         128 | R09 
       Q09 | 30                                                                                                         127 | R11 
       Q12 | 31                                                                                                         126 | D11 
       GND | 32                                                                                                         125 | F12 
       GND | 33                                                                                                         124 | GND 
     VCCIO | 34                                                                                                         123 | GND 
    VCCINT | 35                                                                                                         122 | D06 
       Q07 | 36                                                                                                         121 | F06 
       Q08 | 37                                                                                                         120 | R08 
       D07 | 38                                                                                                         119 | R07 
       F22 | 39                                                                                                         118 | VCCIO 
       Q06 | 40                                                                                                         117 | VCCINT 
       R06 | 41                                                                                                         116 | R26 
     VCCIO | 42                                                                                                         115 | F27 
    VCCINT | 43                                                                                                         114 | F19 
       F26 | 44                                                                                                         113 | F20 
       Q19 | 45                                                                                                         112 | D26 
       Q27 | 46                                                                                                         111 | R20 
       Q26 | 47                                                                                                         110 | VCCIO 
       GND | 48                                                                                                         109 | VCCINT 
       GND | 49                                                                                                         108 | ^MSEL0 
      #TMS | 50                                                                                                         107 | ^MSEL1 
     #TRST | 51                                                                                                         106 | VCCINT 
  ^nSTATUS | 52                                                                                                         105 | ^nCONFIG 
           |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
            \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
             \----------------------------------------------------------------------------------------------------------- 
                R F R D R D G F R F R Q D V R D Q R D G R R R V V C F C G G Q V F R D Q R F G R F D D R F V F F R R F R  
                2 0 E 2 E 2 N 2 2 0 1 2 2 C E 0 2 E 2 N E 3 E C C 1 0 2 N N 1 C 1 2 1 1 1 1 N 2 1 1 2 1 0 C 2 2 0 1 1 0  
                2 7 S 0 S 9 D 8 8 9 2 2 2 C S 9 0 S 7 D S 1 S C C   0   D D 0 C 8 1 3 7 6 6 D 5 5 8 1 0 5 C 5 1 3 5 0 4  
                    E   E                 I E     E     E   E I I             I                           I              
                    R   R                 O R     R     R   R N N             O                           O              
                    V   V                   V     V     V   V T T                                                        
                    E   E                   E     E     E   E                                                            
                    D   D                   D     D     D   D                                                            
                                                                                                                         
                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:                         h:\lab6_cur\mux32-4-2.rpt
mux32-4-2

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A26      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2      14/22( 63%)   
B5       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    0/2    0/2      14/22( 63%)   
B18      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    0/2    0/2      14/22( 63%)   
C3       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      14/22( 63%)   
C14      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    0/2    0/2      14/22( 63%)   
D24      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2      14/22( 63%)   
E26      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      14/22( 63%)   
F24      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      14/22( 63%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                           124/141    ( 87%)
Total logic cells used:                         64/1728   (  3%)
Total embedded cells used:                       0/96     (  0%)
Total EABs used:                                 0/6      (  0%)
Average fan-in:                                 3.50/4    ( 87%)
Total fan-in:                                 224/6912    (  3%)

Total input pins required:                      98
Total input I/O cell registers required:         0
Total output pins required:                     32
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     64
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        32/1728   (  1%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  EA  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0      8/0  
 B:      0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     16/0  
 C:      0   0   8   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     16/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0      8/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0      8/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0      8/0  

Total:   0   0   8   0   8   0   0   0   0   0   0   0   0   8   0   0   0   8   0   0   0   0   0   0  16   0  16   0   0   0   0   0   0   0   0   0   0     64/0  



Device-Specific Information:                         h:\lab6_cur\mux32-4-2.rpt
mux32-4-2

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  78      -     -    -    --      INPUT             ^    0    0    0   64  C1
  80      -     -    -    --      INPUT             ^    0    0    0   32  C2
 182      -     -    -    --      INPUT             ^    0    0    0    1  D00
 183      -     -    -    --      INPUT             ^    0    0    0    1  D01
  15      -     -    B    --      INPUT             ^    0    0    0    1  D02
  19      -     -    C    --      INPUT             ^    0    0    0    1  D03
  16      -     -    C    --      INPUT             ^    0    0    0    1  D04
  18      -     -    C    --      INPUT             ^    0    0    0    1  D05
 122      -     -    E    --      INPUT             ^    0    0    0    1  D06
  38      -     -    E    --      INPUT             ^    0    0    0    1  D07
 203      -     -    -    32      INPUT             ^    0    0    0    1  D08
  68      -     -    -    24      INPUT             ^    0    0    0    1  D09
 142      -     -    B    --      INPUT             ^    0    0    0    1  D10
 126      -     -    D    --      INPUT             ^    0    0    0    1  D11
 187      -     -    -    20      INPUT             ^    0    0    0    1  D12
  87      -     -    -    14      INPUT             ^    0    0    0    1  D13
 168      -     -    -    09      INPUT             ^    0    0    0    1  D14
 177      -     -    -    16      INPUT             ^    0    0    0    1  D15
 166      -     -    -    07      INPUT             ^    0    0    0    1  D16
 159      -     -    -    03      INPUT             ^    0    0    0    1  D17
  94      -     -    -    09      INPUT             ^    0    0    0    1  D18
 193      -     -    -    25      INPUT             ^    0    0    0    1  D19
  56      -     -    -    33      INPUT             ^    0    0    0    1  D20
  95      -     -    -    09      INPUT             ^    0    0    0    1  D21
  65      -     -    -    26      INPUT             ^    0    0    0    1  D22
 199      -     -    -    29      INPUT             ^    0    0    0    1  D23
  14      -     -    B    --      INPUT             ^    0    0    0    1  D24
  17      -     -    C    --      INPUT             ^    0    0    0    1  D25
 112      -     -    F    --      INPUT             ^    0    0    0    1  D26
  71      -     -    -    21      INPUT             ^    0    0    0    1  D27
   9      -     -    A    --      INPUT             ^    0    0    0    1  D28
  58      -     -    -    31      INPUT             ^    0    0    0    1  D29
 148      -     -    A    --      INPUT             ^    0    0    0    1  D30
 200      -     -    -    30      INPUT             ^    0    0    0    1  D31
  79      -     -    -    --      INPUT             ^    0    0    0    1  F00
 169      -     -    -    10      INPUT             ^    0    0    0    1  F01
 157      -     -    -    01      INPUT             ^    0    0    0    1  F02
 173      -     -    -    13      INPUT             ^    0    0    0    1  F03
 136      -     -    C    --      INPUT             ^    0    0    0    1  F04
  97      -     -    -    07      INPUT             ^    0    0    0    1  F05
 121      -     -    E    --      INPUT             ^    0    0    0    1  F06
  54      -     -    -    35      INPUT             ^    0    0    0    1  F07
 206      -     -    -    34      INPUT             ^    0    0    0    1  F08
  62      -     -    -    28      INPUT             ^    0    0    0    1  F09
 103      -     -    -    02      INPUT             ^    0    0    0    1  F10
  26      -     -    D    --      INPUT             ^    0    0    0    1  F11
 125      -     -    D    --      INPUT             ^    0    0    0    1  F12
  13      -     -    B    --      INPUT             ^    0    0    0    1  F13
 164      -     -    -    06      INPUT             ^    0    0    0    1  F14
  93      -     -    -    10      INPUT             ^    0    0    0    1  F15
  90      -     -    -    12      INPUT             ^    0    0    0    1  F16
  24      -     -    C    --      INPUT             ^    0    0    0    1  F17
  85      -     -    -    16      INPUT             ^    0    0    0    1  F18
 114      -     -    F    --      INPUT             ^    0    0    0    1  F19
 113      -     -    F    --      INPUT             ^    0    0    0    1  F20
 100      -     -    -    05      INPUT             ^    0    0    0    1  F21
  39      -     -    E    --      INPUT             ^    0    0    0    1  F22
  29      -     -    D    --      INPUT             ^    0    0    0    1  F23
 158      -     -    -    02      INPUT             ^    0    0    0    1  F24
  99      -     -    -    06      INPUT             ^    0    0    0    1  F25
  44      -     -    F    --      INPUT             ^    0    0    0    1  F26
 115      -     -    F    --      INPUT             ^    0    0    0    1  F27
  60      -     -    -    30      INPUT             ^    0    0    0    1  F28
 150      -     -    A    --      INPUT             ^    0    0    0    1  F29
 147      -     -    A    --      INPUT             ^    0    0    0    1  F30
 191      -     -    -    23      INPUT             ^    0    0    0    1  F31
 184      -     -    -    --      INPUT             ^    0    0    0    1  R00
 174      -     -    -    14      INPUT             ^    0    0    0    1  R01
 141      -     -    B    --      INPUT             ^    0    0    0    1  R02
 101      -     -    -    04      INPUT             ^    0    0    0    1  R03
 104      -     -    -    01      INPUT             ^    0    0    0    1  R04
 176      -     -    -    15      INPUT             ^    0    0    0    1  R05
  41      -     -    E    --      INPUT             ^    0    0    0    1  R06
 119      -     -    E    --      INPUT             ^    0    0    0    1  R07
 120      -     -    E    --      INPUT             ^    0    0    0    1  R08
 128      -     -    D    --      INPUT             ^    0    0    0    1  R09
  96      -     -    -    08      INPUT             ^    0    0    0    1  R10
 127      -     -    D    --      INPUT             ^    0    0    0    1  R11
  63      -     -    -    27      INPUT             ^    0    0    0    1  R12
 170      -     -    -    11      INPUT             ^    0    0    0    1  R13
  12      -     -    B    --      INPUT             ^    0    0    0    1  R14
 102      -     -    -    03      INPUT             ^    0    0    0    1  R15
  89      -     -    -    13      INPUT             ^    0    0    0    1  R16
 179      -     -    -    17      INPUT             ^    0    0    0    1  R17
 167      -     -    -    08      INPUT             ^    0    0    0    1  R18
 192      -     -    -    24      INPUT             ^    0    0    0    1  R19
 111      -     -    F    --      INPUT             ^    0    0    0    1  R20
  86      -     -    -    15      INPUT             ^    0    0    0    1  R21
  53      -     -    -    36      INPUT             ^    0    0    0    1  R22
  28      -     -    D    --      INPUT             ^    0    0    0    1  R23
 172      -     -    -    12      INPUT             ^    0    0    0    1  R24
  92      -     -    -    11      INPUT             ^    0    0    0    1  R25
 116      -     -    F    --      INPUT             ^    0    0    0    1  R26
 207      -     -    -    35      INPUT             ^    0    0    0    1  R27
  61      -     -    -    29      INPUT             ^    0    0    0    1  R28
 198      -     -    -    28      INPUT             ^    0    0    0    1  R29
 149      -     -    A    --      INPUT             ^    0    0    0    1  R30
  74      -     -    -    20      INPUT             ^    0    0    0    1  R31


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:                         h:\lab6_cur\mux32-4-2.rpt
mux32-4-2

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 180      -     -    -    18     OUTPUT                 0    1    0    0  Q00
 143      -     -    B    --     OUTPUT                 0    1    0    0  Q01
 140      -     -    B    --     OUTPUT                 0    1    0    0  Q02
 135      -     -    C    --     OUTPUT                 0    1    0    0  Q03
 133      -     -    C    --     OUTPUT                 0    1    0    0  Q04
 132      -     -    C    --     OUTPUT                 0    1    0    0  Q05
  40      -     -    E    --     OUTPUT                 0    1    0    0  Q06
  36      -     -    E    --     OUTPUT                 0    1    0    0  Q07
  37      -     -    E    --     OUTPUT                 0    1    0    0  Q08
  30      -     -    D    --     OUTPUT                 0    1    0    0  Q09
  83      -     -    -    17     OUTPUT                 0    1    0    0  Q10
  25      -     -    D    --     OUTPUT                 0    1    0    0  Q11
  31      -     -    D    --     OUTPUT                 0    1    0    0  Q12
 139      -     -    B    --     OUTPUT                 0    1    0    0  Q13
 144      -     -    B    --     OUTPUT                 0    1    0    0  Q14
 162      -     -    -    05     OUTPUT                 0    1    0    0  Q15
 131      -     -    C    --     OUTPUT                 0    1    0    0  Q16
  88      -     -    -    14     OUTPUT                 0    1    0    0  Q17
 134      -     -    C    --     OUTPUT                 0    1    0    0  Q18
  45      -     -    F    --     OUTPUT                 0    1    0    0  Q19
  69      -     -    -    23     OUTPUT                 0    1    0    0  Q20
 160      -     -    -    04     OUTPUT                 0    1    0    0  Q21
  64      -     -    -    26     OUTPUT                 0    1    0    0  Q22
  27      -     -    D    --     OUTPUT                 0    1    0    0  Q23
 163      -     -    -    06     OUTPUT                 0    1    0    0  Q24
 175      -     -    -    14     OUTPUT                 0    1    0    0  Q25
  47      -     -    F    --     OUTPUT                 0    1    0    0  Q26
  46      -     -    F    --     OUTPUT                 0    1    0    0  Q27
   7      -     -    A    --     OUTPUT                 0    1    0    0  Q28
  10      -     -    A    --     OUTPUT                 0    1    0    0  Q29
  11      -     -    A    --     OUTPUT                 0    1    0    0  Q30
   8      -     -    A    --     OUTPUT                 0    1    0    0  Q31


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:                         h:\lab6_cur\mux32-4-2.rpt
mux32-4-2

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      3     -    B    18        OR2    s           3    0    0    1  |mux4-2:48|out~1 (|mux4-2:48|~9~1)
   -      1     -    B    18        OR2                3    1    1    0  |mux4-2:48|out (|mux4-2:48|:9)
   -      4     -    B    18        OR2    s           3    0    0    1  |mux4-2:49|out~1 (|mux4-2:49|~9~1)
   -      2     -    B    18        OR2                3    1    1    0  |mux4-2:49|out (|mux4-2:49|:9)
   -      7     -    B    18        OR2    s           3    0    0    1  |mux4-2:50|out~1 (|mux4-2:50|~9~1)
   -      5     -    B    18        OR2                3    1    1    0  |mux4-2:50|out (|mux4-2:50|:9)
   -      2     -    C    03        OR2    s           3    0    0    1  |mux4-2:51|out~1 (|mux4-2:51|~9~1)
   -      3     -    C    03        OR2                3    1    1    0  |mux4-2:51|out (|mux4-2:51|:9)
   -      4     -    C    03        OR2    s           3    0    0    1  |mux4-2:52|out~1 (|mux4-2:52|~9~1)
   -      5     -    C    03        OR2                3    1    1    0  |mux4-2:52|out (|mux4-2:52|:9)
   -      7     -    C    03        OR2    s           3    0    0    1  |mux4-2:53|out~1 (|mux4-2:53|~9~1)
   -      6     -    C    03        OR2                3    1    1    0  |mux4-2:53|out (|mux4-2:53|:9)
   -      4     -    E    26        OR2    s           3    0    0    1  |mux4-2:54|out~1 (|mux4-2:54|~9~1)
   -      5     -    E    26        OR2                3    1    1    0  |mux4-2:54|out (|mux4-2:54|:9)
   -      6     -    E    26        OR2    s           3    0    0    1  |mux4-2:55|out~1 (|mux4-2:55|~9~1)
   -      1     -    E    26        OR2                3    1    1    0  |mux4-2:55|out (|mux4-2:55|:9)
   -      7     -    E    26        OR2    s           3    0    0    1  |mux4-2:56|out~1 (|mux4-2:56|~9~1)
   -      2     -    E    26        OR2                3    1    1    0  |mux4-2:56|out (|mux4-2:56|:9)
   -      3     -    D    24        OR2    s           3    0    0    1  |mux4-2:57|out~1 (|mux4-2:57|~9~1)
   -      5     -    D    24        OR2                3    1    1    0  |mux4-2:57|out (|mux4-2:57|:9)
   -      8     -    B    18        OR2    s           3    0    0    1  |mux4-2:58|out~1 (|mux4-2:58|~9~1)
   -      6     -    B    18        OR2                3    1    1    0  |mux4-2:58|out (|mux4-2:58|:9)
   -      4     -    D    24        OR2    s           3    0    0    1  |mux4-2:59|out~1 (|mux4-2:59|~9~1)
   -      1     -    D    24        OR2                3    1    1    0  |mux4-2:59|out (|mux4-2:59|:9)
   -      7     -    D    24        OR2    s           3    0    0    1  |mux4-2:60|out~1 (|mux4-2:60|~9~1)
   -      6     -    D    24        OR2                3    1    1    0  |mux4-2:60|out (|mux4-2:60|:9)
   -      3     -    B    05        OR2    s           3    0    0    1  |mux4-2:61|out~1 (|mux4-2:61|~9~1)
   -      8     -    B    05        OR2                3    1    1    0  |mux4-2:61|out (|mux4-2:61|:9)
   -      4     -    B    05        OR2    s           3    0    0    1  |mux4-2:62|out~1 (|mux4-2:62|~9~1)
   -      1     -    B    05        OR2                3    1    1    0  |mux4-2:62|out (|mux4-2:62|:9)
   -      5     -    B    05        OR2    s           3    0    0    1  |mux4-2:63|out~1 (|mux4-2:63|~9~1)
   -      2     -    B    05        OR2                3    1    1    0  |mux4-2:63|out (|mux4-2:63|:9)
   -      2     -    C    14        OR2    s           3    0    0    1  |mux4-2:64|out~1 (|mux4-2:64|~9~1)
   -      8     -    C    14        OR2                3    1    1    0  |mux4-2:64|out (|mux4-2:64|:9)
   -      3     -    C    14        OR2    s           3    0    0    1  |mux4-2:65|out~1 (|mux4-2:65|~9~1)
   -      6     -    C    14        OR2                3    1    1    0  |mux4-2:65|out (|mux4-2:65|:9)
   -      5     -    C    14        OR2    s           3    0    0    1  |mux4-2:66|out~1 (|mux4-2:66|~9~1)
   -      4     -    C    14        OR2                3    1    1    0  |mux4-2:66|out (|mux4-2:66|:9)
   -      1     -    F    24        OR2    s           3    0    0    1  |mux4-2:67|out~1 (|mux4-2:67|~9~1)
   -      2     -    F    24        OR2                3    1    1    0  |mux4-2:67|out (|mux4-2:67|:9)
   -      4     -    F    24        OR2    s           3    0    0    1  |mux4-2:68|out~1 (|mux4-2:68|~9~1)
   -      3     -    F    24        OR2                3    1    1    0  |mux4-2:68|out (|mux4-2:68|:9)
   -      8     -    C    03        OR2    s           3    0    0    1  |mux4-2:69|out~1 (|mux4-2:69|~9~1)
   -      1     -    C    03        OR2                3    1    1    0  |mux4-2:69|out (|mux4-2:69|:9)
   -      8     -    E    26        OR2    s           3    0    0    1  |mux4-2:70|out~1 (|mux4-2:70|~9~1)
   -      3     -    E    26        OR2                3    1    1    0  |mux4-2:70|out (|mux4-2:70|:9)
   -      8     -    D    24        OR2    s           3    0    0    1  |mux4-2:71|out~1 (|mux4-2:71|~9~1)
   -      2     -    D    24        OR2                3    1    1    0  |mux4-2:71|out (|mux4-2:71|:9)
   -      7     -    B    05        OR2    s           3    0    0    1  |mux4-2:72|out~1 (|mux4-2:72|~9~1)
   -      6     -    B    05        OR2                3    1    1    0  |mux4-2:72|out (|mux4-2:72|:9)
   -      7     -    C    14        OR2    s           3    0    0    1  |mux4-2:73|out~1 (|mux4-2:73|~9~1)
   -      1     -    C    14        OR2                3    1    1    0  |mux4-2:73|out (|mux4-2:73|:9)
   -      7     -    F    24        OR2    s           3    0    0    1  |mux4-2:74|out~1 (|mux4-2:74|~9~1)
   -      6     -    F    24        OR2                3    1    1    0  |mux4-2:74|out (|mux4-2:74|:9)
   -      8     -    F    24        OR2    s           3    0    0    1  |mux4-2:75|out~1 (|mux4-2:75|~9~1)
   -      5     -    F    24        OR2                3    1    1    0  |mux4-2:75|out (|mux4-2:75|:9)
   -      3     -    A    26        OR2    s           3    0    0    1  |mux4-2:76|out~1 (|mux4-2:76|~9~1)
   -      1     -    A    26        OR2                3    1    1    0  |mux4-2:76|out (|mux4-2:76|:9)
   -      4     -    A    26        OR2    s           3    0    0    1  |mux4-2:77|out~1 (|mux4-2:77|~9~1)
   -      5     -    A    26        OR2                3    1    1    0  |mux4-2:77|out (|mux4-2:77|:9)
   -      7     -    A    26        OR2    s           3    0    0    1  |mux4-2:78|out~1 (|mux4-2:78|~9~1)
   -      6     -    A    26        OR2                3    1    1    0  |mux4-2:78|out (|mux4-2:78|:9)
   -      8     -    A    26        OR2    s           3    0    0    1  |mux4-2:79|out~1 (|mux4-2:79|~9~1)
   -      2     -    A    26        OR2                3    1    1    0  |mux4-2:79|out (|mux4-2:79|:9)


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:                         h:\lab6_cur\mux32-4-2.rpt
mux32-4-2

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       9/144(  6%)     0/ 72(  0%)     7/ 72(  9%)    5/16( 31%)      4/16( 25%)     0/16(  0%)
B:       9/144(  6%)    15/ 72( 20%)     0/ 72(  0%)    6/16( 37%)      4/16( 25%)     0/16(  0%)
C:      13/144(  9%)    16/ 72( 22%)     0/ 72(  0%)    6/16( 37%)      5/16( 31%)     0/16(  0%)
D:       9/144(  6%)     0/ 72(  0%)     7/ 72(  9%)    7/16( 43%)      4/16( 25%)     0/16(  0%)
E:       7/144(  4%)     0/ 72(  0%)     8/ 72( 11%)    7/16( 43%)      3/16( 18%)     0/16(  0%)
F:       8/144(  5%)     0/ 72(  0%)     7/ 72(  9%)    7/16( 43%)      3/16( 18%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
02:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
03:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
04:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
05:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
06:      3/24( 12%)     2/4( 50%)      1/4( 25%)       0/4(  0%)
07:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
08:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
09:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
10:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
11:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
12:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
13:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
14:      4/24( 16%)     2/4( 50%)      2/4( 50%)       0/4(  0%)
15:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
16:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
17:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
18:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
21:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
24:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
25:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
26:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
27:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
28:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
29:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
30:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
31:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
32:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
33:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
34:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
35:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
36:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:                         h:\lab6_cur\mux32-4-2.rpt
mux32-4-2

** EQUATIONS **

C1       : INPUT;
C2       : INPUT;
D00      : INPUT;
D01      : INPUT;
D02      : INPUT;
D03      : INPUT;
D04      : INPUT;
D05      : INPUT;
D06      : INPUT;
D07      : INPUT;
D08      : INPUT;
D09      : INPUT;
D10      : INPUT;
D11      : INPUT;
D12      : INPUT;
D13      : INPUT;
D14      : INPUT;
D15      : INPUT;
D16      : INPUT;
D17      : INPUT;
D18      : INPUT;
D19      : INPUT;
D20      : INPUT;
D21      : INPUT;
D22      : INPUT;
D23      : INPUT;
D24      : INPUT;
D25      : INPUT;
D26      : INPUT;
D27      : INPUT;
D28      : INPUT;
D29      : INPUT;
D30      : INPUT;
D31      : INPUT;
F00      : INPUT;
F01      : INPUT;
F02      : INPUT;
F03      : INPUT;
F04      : INPUT;
F05      : INPUT;
F06      : INPUT;
F07      : INPUT;
F08      : INPUT;
F09      : INPUT;
F10      : INPUT;
F11      : INPUT;
F12      : INPUT;
F13      : INPUT;
F14      : INPUT;
F15      : INPUT;
F16      : INPUT;
F17      : INPUT;
F18      : INPUT;
F19      : INPUT;
F20      : INPUT;
F21      : INPUT;
F22      : INPUT;
F23      : INPUT;
F24      : INPUT;
F25      : INPUT;
F26      : INPUT;
F27      : INPUT;
F28      : INPUT;
F29      : INPUT;
F30      : INPUT;
F31      : INPUT;
R00      : INPUT;
R01      : INPUT;
R02      : INPUT;
R03      : INPUT;
R04      : INPUT;
R05      : INPUT;
R06      : INPUT;
R07      : INPUT;
R08      : INPUT;
R09      : INPUT;
R10      : INPUT;
R11      : INPUT;
R12      : INPUT;
R13      : INPUT;
R14      : INPUT;
R15      : INPUT;
R16      : INPUT;
R17      : INPUT;
R18      : INPUT;
R19      : INPUT;
R20      : INPUT;
R21      : INPUT;
R22      : INPUT;
R23      : INPUT;
R24      : INPUT;
R25      : INPUT;
R26      : INPUT;
R27      : INPUT;
R28      : INPUT;
R29      : INPUT;
R30      : INPUT;
R31      : INPUT;

-- Node name is 'Q00' 
-- Equation name is 'Q00', type is output 
Q00      =  _LC1_B18;

-- Node name is 'Q01' 
-- Equation name is 'Q01', type is output 
Q01      =  _LC2_B18;

-- Node name is 'Q02' 
-- Equation name is 'Q02', type is output 
Q02      =  _LC5_B18;

-- Node name is 'Q03' 
-- Equation name is 'Q03', type is output 
Q03      =  _LC3_C3;

-- Node name is 'Q04' 
-- Equation name is 'Q04', type is output 
Q04      =  _LC5_C3;

-- Node name is 'Q05' 
-- Equation name is 'Q05', type is output 
Q05      =  _LC6_C3;

-- Node name is 'Q06' 
-- Equation name is 'Q06', type is output 
Q06      =  _LC5_E26;

-- Node name is 'Q07' 
-- Equation name is 'Q07', type is output 
Q07      =  _LC1_E26;

-- Node name is 'Q08' 
-- Equation name is 'Q08', type is output 
Q08      =  _LC2_E26;

-- Node name is 'Q09' 
-- Equation name is 'Q09', type is output 
Q09      =  _LC5_D24;

-- Node name is 'Q10' 
-- Equation name is 'Q10', type is output 
Q10      =  _LC6_B18;

-- Node name is 'Q11' 
-- Equation name is 'Q11', type is output 
Q11      =  _LC1_D24;

-- Node name is 'Q12' 
-- Equation name is 'Q12', type is output 
Q12      =  _LC6_D24;

-- Node name is 'Q13' 
-- Equation name is 'Q13', type is output 
Q13      =  _LC8_B5;

-- Node name is 'Q14' 
-- Equation name is 'Q14', type is output 
Q14      =  _LC1_B5;

-- Node name is 'Q15' 
-- Equation name is 'Q15', type is output 
Q15      =  _LC2_B5;

-- Node name is 'Q16' 
-- Equation name is 'Q16', type is output 
Q16      =  _LC8_C14;

-- Node name is 'Q17' 
-- Equation name is 'Q17', type is output 
Q17      =  _LC6_C14;

-- Node name is 'Q18' 
-- Equation name is 'Q18', type is output 
Q18      =  _LC4_C14;

-- Node name is 'Q19' 
-- Equation name is 'Q19', type is output 
Q19      =  _LC2_F24;

-- Node name is 'Q20' 
-- Equation name is 'Q20', type is output 
Q20      =  _LC3_F24;

-- Node name is 'Q21' 
-- Equation name is 'Q21', type is output 
Q21      =  _LC1_C3;

-- Node name is 'Q22' 
-- Equation name is 'Q22', type is output 
Q22      =  _LC3_E26;

-- Node name is 'Q23' 
-- Equation name is 'Q23', type is output 
Q23      =  _LC2_D24;

-- Node name is 'Q24' 
-- Equation name is 'Q24', type is output 
Q24      =  _LC6_B5;

-- Node name is 'Q25' 
-- Equation name is 'Q25', type is output 
Q25      =  _LC1_C14;

-- Node name is 'Q26' 
-- Equation name is 'Q26', type is output 
Q26      =  _LC6_F24;

-- Node name is 'Q27' 
-- Equation name is 'Q27', type is output 
Q27      =  _LC5_F24;

-- Node name is 'Q28' 
-- Equation name is 'Q28', type is output 
Q28      =  _LC1_A26;

-- Node name is 'Q29' 
-- Equation name is 'Q29', type is output 
Q29      =  _LC5_A26;

-- Node name is 'Q30' 
-- Equation name is 'Q30', type is output 
Q30      =  _LC6_A26;

-- Node name is 'Q31' 
-- Equation name is 'Q31', type is output 
Q31      =  _LC2_A26;

-- Node name is '|mux4-2:48|:9' = '|mux4-2:48|out' 
-- Equation name is '_LC1_B18', type is buried 
_LC1_B18 = LCELL( _EQ001);
  _EQ001 = !C2 &  _LC3_B18
         # !C1 &  C2 &  F00;

-- Node name is '|mux4-2:48|~9~1' = '|mux4-2:48|out~1' 
-- Equation name is '_LC3_B18', type is buried 
-- synthesized logic cell 
_LC3_B18 = LCELL( _EQ002);
  _EQ002 =  C1 &  D00
         # !C1 &  R00;

-- Node name is '|mux4-2:49|:9' = '|mux4-2:49|out' 
-- Equation name is '_LC2_B18', type is buried 
_LC2_B18 = LCELL( _EQ003);
  _EQ003 = !C2 &  _LC4_B18
         # !C1 &  C2 &  F01;

-- Node name is '|mux4-2:49|~9~1' = '|mux4-2:49|out~1' 
-- Equation name is '_LC4_B18', type is buried 
-- synthesized logic cell 
_LC4_B18 = LCELL( _EQ004);
  _EQ004 =  C1 &  D01
         # !C1 &  R01;

-- Node name is '|mux4-2:50|:9' = '|mux4-2:50|out' 
-- Equation name is '_LC5_B18', type is buried 
_LC5_B18 = LCELL( _EQ005);
  _EQ005 = !C2 &  _LC7_B18
         # !C1 &  C2 &  F02;

-- Node name is '|mux4-2:50|~9~1' = '|mux4-2:50|out~1' 
-- Equation name is '_LC7_B18', type is buried 
-- synthesized logic cell 
_LC7_B18 = LCELL( _EQ006);
  _EQ006 =  C1 &  D02
         # !C1 &  R02;

-- Node name is '|mux4-2:51|:9' = '|mux4-2:51|out' 
-- Equation name is '_LC3_C3', type is buried 
_LC3_C3  = LCELL( _EQ007);
  _EQ007 = !C2 &  _LC2_C3
         # !C1 &  C2 &  F03;

-- Node name is '|mux4-2:51|~9~1' = '|mux4-2:51|out~1' 
-- Equation name is '_LC2_C3', type is buried 
-- synthesized logic cell 
_LC2_C3  = LCELL( _EQ008);
  _EQ008 =  C1 &  D03
         # !C1 &  R03;

-- Node name is '|mux4-2:52|:9' = '|mux4-2:52|out' 
-- Equation name is '_LC5_C3', type is buried 
_LC5_C3  = LCELL( _EQ009);
  _EQ009 = !C2 &  _LC4_C3
         # !C1 &  C2 &  F04;

-- Node name is '|mux4-2:52|~9~1' = '|mux4-2:52|out~1' 
-- Equation name is '_LC4_C3', type is buried 
-- synthesized logic cell 
_LC4_C3  = LCELL( _EQ010);
  _EQ010 =  C1 &  D04
         # !C1 &  R04;

-- Node name is '|mux4-2:53|:9' = '|mux4-2:53|out' 
-- Equation name is '_LC6_C3', type is buried 
_LC6_C3  = LCELL( _EQ011);
  _EQ011 = !C2 &  _LC7_C3
         # !C1 &  C2 &  F05;

-- Node name is '|mux4-2:53|~9~1' = '|mux4-2:53|out~1' 
-- Equation name is '_LC7_C3', type is buried 
-- synthesized logic cell 
_LC7_C3  = LCELL( _EQ012);
  _EQ012 =  C1 &  D05
         # !C1 &  R05;

-- Node name is '|mux4-2:54|:9' = '|mux4-2:54|out' 
-- Equation name is '_LC5_E26', type is buried 
_LC5_E26 = LCELL( _EQ013);
  _EQ013 = !C2 &  _LC4_E26
         # !C1 &  C2 &  F06;

-- Node name is '|mux4-2:54|~9~1' = '|mux4-2:54|out~1' 
-- Equation name is '_LC4_E26', type is buried 
-- synthesized logic cell 
_LC4_E26 = LCELL( _EQ014);
  _EQ014 =  C1 &  D06
         # !C1 &  R06;

-- Node name is '|mux4-2:55|:9' = '|mux4-2:55|out' 
-- Equation name is '_LC1_E26', type is buried 
_LC1_E26 = LCELL( _EQ015);
  _EQ015 = !C2 &  _LC6_E26
         # !C1 &  C2 &  F07;

-- Node name is '|mux4-2:55|~9~1' = '|mux4-2:55|out~1' 
-- Equation name is '_LC6_E26', type is buried 
-- synthesized logic cell 
_LC6_E26 = LCELL( _EQ016);
  _EQ016 =  C1 &  D07
         # !C1 &  R07;

-- Node name is '|mux4-2:56|:9' = '|mux4-2:56|out' 
-- Equation name is '_LC2_E26', type is buried 
_LC2_E26 = LCELL( _EQ017);
  _EQ017 = !C2 &  _LC7_E26
         # !C1 &  C2 &  F08;

-- Node name is '|mux4-2:56|~9~1' = '|mux4-2:56|out~1' 
-- Equation name is '_LC7_E26', type is buried 
-- synthesized logic cell 
_LC7_E26 = LCELL( _EQ018);
  _EQ018 =  C1 &  D08
         # !C1 &  R08;

-- Node name is '|mux4-2:57|:9' = '|mux4-2:57|out' 
-- Equation name is '_LC5_D24', type is buried 
_LC5_D24 = LCELL( _EQ019);
  _EQ019 = !C2 &  _LC3_D24
         # !C1 &  C2 &  F09;

-- Node name is '|mux4-2:57|~9~1' = '|mux4-2:57|out~1' 
-- Equation name is '_LC3_D24', type is buried 
-- synthesized logic cell 
_LC3_D24 = LCELL( _EQ020);
  _EQ020 =  C1 &  D09
         # !C1 &  R09;

-- Node name is '|mux4-2:58|:9' = '|mux4-2:58|out' 
-- Equation name is '_LC6_B18', type is buried 
_LC6_B18 = LCELL( _EQ021);
  _EQ021 = !C2 &  _LC8_B18
         # !C1 &  C2 &  F10;

-- Node name is '|mux4-2:58|~9~1' = '|mux4-2:58|out~1' 
-- Equation name is '_LC8_B18', type is buried 
-- synthesized logic cell 
_LC8_B18 = LCELL( _EQ022);
  _EQ022 =  C1 &  D10
         # !C1 &  R10;

-- Node name is '|mux4-2:59|:9' = '|mux4-2:59|out' 
-- Equation name is '_LC1_D24', type is buried 
_LC1_D24 = LCELL( _EQ023);
  _EQ023 = !C2 &  _LC4_D24
         # !C1 &  C2 &  F11;

-- Node name is '|mux4-2:59|~9~1' = '|mux4-2:59|out~1' 
-- Equation name is '_LC4_D24', type is buried 
-- synthesized logic cell 
_LC4_D24 = LCELL( _EQ024);
  _EQ024 =  C1 &  D11
         # !C1 &  R11;

-- Node name is '|mux4-2:60|:9' = '|mux4-2:60|out' 
-- Equation name is '_LC6_D24', type is buried 
_LC6_D24 = LCELL( _EQ025);
  _EQ025 = !C2 &  _LC7_D24
         # !C1 &  C2 &  F12;

-- Node name is '|mux4-2:60|~9~1' = '|mux4-2:60|out~1' 
-- Equation name is '_LC7_D24', type is buried 
-- synthesized logic cell 
_LC7_D24 = LCELL( _EQ026);
  _EQ026 =  C1 &  D12
         # !C1 &  R12;

-- Node name is '|mux4-2:61|:9' = '|mux4-2:61|out' 
-- Equation name is '_LC8_B5', type is buried 
_LC8_B5  = LCELL( _EQ027);
  _EQ027 = !C2 &  _LC3_B5
         # !C1 &  C2 &  F13;

-- Node name is '|mux4-2:61|~9~1' = '|mux4-2:61|out~1' 
-- Equation name is '_LC3_B5', type is buried 
-- synthesized logic cell 
_LC3_B5  = LCELL( _EQ028);
  _EQ028 =  C1 &  D13
         # !C1 &  R13;

-- Node name is '|mux4-2:62|:9' = '|mux4-2:62|out' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = LCELL( _EQ029);
  _EQ029 = !C2 &  _LC4_B5
         # !C1 &  C2 &  F14;

-- Node name is '|mux4-2:62|~9~1' = '|mux4-2:62|out~1' 
-- Equation name is '_LC4_B5', type is buried 
-- synthesized logic cell 
_LC4_B5  = LCELL( _EQ030);
  _EQ030 =  C1 &  D14
         # !C1 &  R14;

-- Node name is '|mux4-2:63|:9' = '|mux4-2:63|out' 
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = LCELL( _EQ031);
  _EQ031 = !C2 &  _LC5_B5
         # !C1 &  C2 &  F15;

-- Node name is '|mux4-2:63|~9~1' = '|mux4-2:63|out~1' 
-- Equation name is '_LC5_B5', type is buried 
-- synthesized logic cell 
_LC5_B5  = LCELL( _EQ032);
  _EQ032 =  C1 &  D15
         # !C1 &  R15;

-- Node name is '|mux4-2:64|:9' = '|mux4-2:64|out' 
-- Equation name is '_LC8_C14', type is buried 
_LC8_C14 = LCELL( _EQ033);
  _EQ033 = !C2 &  _LC2_C14
         # !C1 &  C2 &  F16;

-- Node name is '|mux4-2:64|~9~1' = '|mux4-2:64|out~1' 
-- Equation name is '_LC2_C14', type is buried 
-- synthesized logic cell 
_LC2_C14 = LCELL( _EQ034);
  _EQ034 =  C1 &  D16
         # !C1 &  R16;

-- Node name is '|mux4-2:65|:9' = '|mux4-2:65|out' 
-- Equation name is '_LC6_C14', type is buried 
_LC6_C14 = LCELL( _EQ035);
  _EQ035 = !C2 &  _LC3_C14
         # !C1 &  C2 &  F17;

-- Node name is '|mux4-2:65|~9~1' = '|mux4-2:65|out~1' 
-- Equation name is '_LC3_C14', type is buried 
-- synthesized logic cell 
_LC3_C14 = LCELL( _EQ036);
  _EQ036 =  C1 &  D17
         # !C1 &  R17;

-- Node name is '|mux4-2:66|:9' = '|mux4-2:66|out' 
-- Equation name is '_LC4_C14', type is buried 
_LC4_C14 = LCELL( _EQ037);
  _EQ037 = !C2 &  _LC5_C14
         # !C1 &  C2 &  F18;

-- Node name is '|mux4-2:66|~9~1' = '|mux4-2:66|out~1' 
-- Equation name is '_LC5_C14', type is buried 
-- synthesized logic cell 
_LC5_C14 = LCELL( _EQ038);
  _EQ038 =  C1 &  D18
         # !C1 &  R18;

-- Node name is '|mux4-2:67|:9' = '|mux4-2:67|out' 
-- Equation name is '_LC2_F24', type is buried 
_LC2_F24 = LCELL( _EQ039);
  _EQ039 = !C2 &  _LC1_F24
         # !C1 &  C2 &  F19;

-- Node name is '|mux4-2:67|~9~1' = '|mux4-2:67|out~1' 
-- Equation name is '_LC1_F24', type is buried 
-- synthesized logic cell 
_LC1_F24 = LCELL( _EQ040);
  _EQ040 =  C1 &  D19
         # !C1 &  R19;

-- Node name is '|mux4-2:68|:9' = '|mux4-2:68|out' 
-- Equation name is '_LC3_F24', type is buried 
_LC3_F24 = LCELL( _EQ041);
  _EQ041 = !C2 &  _LC4_F24
         # !C1 &  C2 &  F20;

-- Node name is '|mux4-2:68|~9~1' = '|mux4-2:68|out~1' 
-- Equation name is '_LC4_F24', type is buried 
-- synthesized logic cell 
_LC4_F24 = LCELL( _EQ042);
  _EQ042 =  C1 &  D20
         # !C1 &  R20;

-- Node name is '|mux4-2:69|:9' = '|mux4-2:69|out' 
-- Equation name is '_LC1_C3', type is buried 
_LC1_C3  = LCELL( _EQ043);
  _EQ043 = !C2 &  _LC8_C3
         # !C1 &  C2 &  F21;

-- Node name is '|mux4-2:69|~9~1' = '|mux4-2:69|out~1' 
-- Equation name is '_LC8_C3', type is buried 
-- synthesized logic cell 
_LC8_C3  = LCELL( _EQ044);
  _EQ044 =  C1 &  D21
         # !C1 &  R21;

-- Node name is '|mux4-2:70|:9' = '|mux4-2:70|out' 
-- Equation name is '_LC3_E26', type is buried 
_LC3_E26 = LCELL( _EQ045);
  _EQ045 = !C2 &  _LC8_E26
         # !C1 &  C2 &  F22;

-- Node name is '|mux4-2:70|~9~1' = '|mux4-2:70|out~1' 
-- Equation name is '_LC8_E26', type is buried 
-- synthesized logic cell 
_LC8_E26 = LCELL( _EQ046);
  _EQ046 =  C1 &  D22
         # !C1 &  R22;

-- Node name is '|mux4-2:71|:9' = '|mux4-2:71|out' 
-- Equation name is '_LC2_D24', type is buried 
_LC2_D24 = LCELL( _EQ047);
  _EQ047 = !C2 &  _LC8_D24
         # !C1 &  C2 &  F23;

-- Node name is '|mux4-2:71|~9~1' = '|mux4-2:71|out~1' 
-- Equation name is '_LC8_D24', type is buried 
-- synthesized logic cell 
_LC8_D24 = LCELL( _EQ048);
  _EQ048 =  C1 &  D23
         # !C1 &  R23;

-- Node name is '|mux4-2:72|:9' = '|mux4-2:72|out' 
-- Equation name is '_LC6_B5', type is buried 
_LC6_B5  = LCELL( _EQ049);
  _EQ049 = !C2 &  _LC7_B5
         # !C1 &  C2 &  F24;

-- Node name is '|mux4-2:72|~9~1' = '|mux4-2:72|out~1' 
-- Equation name is '_LC7_B5', type is buried 
-- synthesized logic cell 
_LC7_B5  = LCELL( _EQ050);
  _EQ050 =  C1 &  D24
         # !C1 &  R24;

-- Node name is '|mux4-2:73|:9' = '|mux4-2:73|out' 
-- Equation name is '_LC1_C14', type is buried 
_LC1_C14 = LCELL( _EQ051);
  _EQ051 = !C2 &  _LC7_C14
         # !C1 &  C2 &  F25;

-- Node name is '|mux4-2:73|~9~1' = '|mux4-2:73|out~1' 
-- Equation name is '_LC7_C14', type is buried 
-- synthesized logic cell 
_LC7_C14 = LCELL( _EQ052);
  _EQ052 =  C1 &  D25
         # !C1 &  R25;

-- Node name is '|mux4-2:74|:9' = '|mux4-2:74|out' 
-- Equation name is '_LC6_F24', type is buried 
_LC6_F24 = LCELL( _EQ053);
  _EQ053 = !C2 &  _LC7_F24
         # !C1 &  C2 &  F26;

-- Node name is '|mux4-2:74|~9~1' = '|mux4-2:74|out~1' 
-- Equation name is '_LC7_F24', type is buried 
-- synthesized logic cell 
_LC7_F24 = LCELL( _EQ054);
  _EQ054 =  C1 &  D26
         # !C1 &  R26;

-- Node name is '|mux4-2:75|:9' = '|mux4-2:75|out' 
-- Equation name is '_LC5_F24', type is buried 
_LC5_F24 = LCELL( _EQ055);
  _EQ055 = !C2 &  _LC8_F24
         # !C1 &  C2 &  F27;

-- Node name is '|mux4-2:75|~9~1' = '|mux4-2:75|out~1' 
-- Equation name is '_LC8_F24', type is buried 
-- synthesized logic cell 
_LC8_F24 = LCELL( _EQ056);
  _EQ056 =  C1 &  D27
         # !C1 &  R27;

-- Node name is '|mux4-2:76|:9' = '|mux4-2:76|out' 
-- Equation name is '_LC1_A26', type is buried 
_LC1_A26 = LCELL( _EQ057);
  _EQ057 = !C2 &  _LC3_A26
         # !C1 &  C2 &  F28;

-- Node name is '|mux4-2:76|~9~1' = '|mux4-2:76|out~1' 
-- Equation name is '_LC3_A26', type is buried 
-- synthesized logic cell 
_LC3_A26 = LCELL( _EQ058);
  _EQ058 =  C1 &  D28
         # !C1 &  R28;

-- Node name is '|mux4-2:77|:9' = '|mux4-2:77|out' 
-- Equation name is '_LC5_A26', type is buried 
_LC5_A26 = LCELL( _EQ059);
  _EQ059 = !C2 &  _LC4_A26
         # !C1 &  C2 &  F29;

-- Node name is '|mux4-2:77|~9~1' = '|mux4-2:77|out~1' 
-- Equation name is '_LC4_A26', type is buried 
-- synthesized logic cell 
_LC4_A26 = LCELL( _EQ060);
  _EQ060 =  C1 &  D29
         # !C1 &  R29;

-- Node name is '|mux4-2:78|:9' = '|mux4-2:78|out' 
-- Equation name is '_LC6_A26', type is buried 
_LC6_A26 = LCELL( _EQ061);
  _EQ061 = !C2 &  _LC7_A26
         # !C1 &  C2 &  F30;

-- Node name is '|mux4-2:78|~9~1' = '|mux4-2:78|out~1' 
-- Equation name is '_LC7_A26', type is buried 
-- synthesized logic cell 
_LC7_A26 = LCELL( _EQ062);
  _EQ062 =  C1 &  D30
         # !C1 &  R30;

-- Node name is '|mux4-2:79|:9' = '|mux4-2:79|out' 
-- Equation name is '_LC2_A26', type is buried 
_LC2_A26 = LCELL( _EQ063);
  _EQ063 = !C2 &  _LC8_A26
         # !C1 &  C2 &  F31;

-- Node name is '|mux4-2:79|~9~1' = '|mux4-2:79|out~1' 
-- Equation name is '_LC8_A26', type is buried 
-- synthesized logic cell 
_LC8_A26 = LCELL( _EQ064);
  _EQ064 =  C1 &  D31
         # !C1 &  R31;



Project Information                                  h:\lab6_cur\mux32-4-2.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10KE' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:09
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:03
   --------------------------             --------
   Total Time                             00:00:16


Memory Allocated
-----------------

Peak memory allocated during compilation  = 22,420K
