 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Thu Dec 15 09:53:50 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[5] (input port clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[5] (in)                             0.000      0.000 f
  U349/Y (INVX1)                       576232.875 576232.875 r
  U235/Y (AND2X1)                      2198660.000
                                                  2774893.000 r
  U236/Y (INVX1)                       707942.500 3482835.500 f
  U352/Y (NAND2X1)                     1291594.000
                                                  4774429.500 r
  U219/Y (XNOR2X1)                     6321474.500
                                                  11095904.000 r
  U220/Y (INVX1)                       775452.000 11871356.000 f
  U353/Y (NAND2X1)                     918832.000 12790188.000 r
  U271/Y (AND2X1)                      1830402.000
                                                  14620590.000 r
  U281/Y (AND2X1)                      1836552.000
                                                  16457142.000 r
  U282/Y (INVX1)                       707806.000 17164948.000 f
  U358/Y (NAND2X1)                     918802.000 18083750.000 r
  U91/Y (AND2X1)                       1818828.000
                                                  19902578.000 r
  U92/Y (INVX1)                        707870.000 20610448.000 f
  U360/Y (OR2X1)                       2117892.000
                                                  22728340.000 f
  U191/Y (AND2X1)                      2434340.000
                                                  25162680.000 f
  U192/Y (INVX1)                       -1340644.000
                                                  23822036.000 r
  U273/Y (AND2X1)                      2202034.000
                                                  26024070.000 r
  U97/Y (AND2X1)                       1836560.000
                                                  27860630.000 r
  U98/Y (INVX1)                        707806.000 28568436.000 f
  U113/Y (NAND2X1)                     924338.000 29492774.000 r
  U105/Y (XNOR2X1)                     6321474.000
                                                  35814248.000 r
  U106/Y (INVX1)                       820244.000 36634492.000 f
  U375/Y (OR2X1)                       2117980.000
                                                  38752472.000 f
  U183/Y (AND2X1)                      2434340.000
                                                  41186812.000 f
  U184/Y (INVX1)                       -1328252.000
                                                  39858560.000 r
  U315/Y (XNOR2X1)                     5616968.000
                                                  45475528.000 r
  U251/Y (AND2X1)                      2191076.000
                                                  47666604.000 r
  U252/Y (INVX1)                       715268.000 48381872.000 f
  U391/Y (NOR2X1)                      1157500.000
                                                  49539372.000 r
  U211/Y (AND2X1)                      2183848.000
                                                  51723220.000 r
  U212/Y (INVX1)                       712544.000 52435764.000 f
  U394/Y (NAND2X1)                     1285616.000
                                                  53721380.000 r
  U173/Y (AND2X1)                      1818780.000
                                                  55540160.000 r
  U174/Y (INVX1)                       707580.000 56247740.000 f
  U400/Y (AND2X1)                      1862548.000
                                                  58110288.000 f
  out[1] (out)                            0.000   58110288.000 f
  data arrival time                               58110288.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -58110288.000
  -----------------------------------------------------------
  slack (MET)                                     141889712.000


1
