mult_32_20_lm.vhd,vhdl,xil_defaultlib,../../../../centroid.srcs/sources_1/ip/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd,
divider_32_20.v,verilog,xil_defaultlib,../../../../centroid.srcs/sources_1/ip/divider_32_20_0/src/divider_32_20.v,
divider_32_20_0.v,verilog,xil_defaultlib,../../../../centroid.srcs/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
