Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jul 24 15:22:02 2023
| Host         : Juan_Suarez running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file keyboard_timing_summary_routed.rpt -pb keyboard_timing_summary_routed.pb -rpx keyboard_timing_summary_routed.rpx -warn_on_violation
| Design       : keyboard
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   23          
TIMING-20  Warning   Non-clocked latch               5           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: ps2_rx_unit/d_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ps2_rx_unit/d_reg_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ps2_rx_unit/d_reg_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ps2_rx_unit/d_reg_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ps2_rx_unit/d_reg_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ps2_rx_unit/d_reg_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ps2_rx_unit/d_reg_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ps2_rx_unit/d_reg_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.016        0.000                      0                   56        0.199        0.000                      0                   56        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.016        0.000                      0                   56        0.199        0.000                      0                   56        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 ps2_rx_unit/filter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/d_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.766ns (28.231%)  route 1.947ns (71.769%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.632     5.153    ps2_rx_unit/CLK
    SLICE_X60Y36         FDCE                                         r  ps2_rx_unit/filter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  ps2_rx_unit/filter_reg_reg[3]/Q
                         net (fo=4, routed)           0.862     6.534    ps2_rx_unit/filter_next[2]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.658 f  ps2_rx_unit/f_val_reg_i_2/O
                         net (fo=3, routed)           0.438     7.096    ps2_rx_unit/f_val_reg_i_2_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.220 r  ps2_rx_unit/d_reg[10]_i_1/O
                         net (fo=10, routed)          0.647     7.867    ps2_rx_unit/d_reg[10]_i_1_n_0
    SLICE_X59Y31         FDCE                                         r  ps2_rx_unit/d_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.508    14.849    ps2_rx_unit/CLK
    SLICE_X59Y31         FDCE                                         r  ps2_rx_unit/d_reg_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.883    ps2_rx_unit/d_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 ps2_rx_unit/filter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/d_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.766ns (29.754%)  route 1.808ns (70.246%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.632     5.153    ps2_rx_unit/CLK
    SLICE_X60Y36         FDCE                                         r  ps2_rx_unit/filter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  ps2_rx_unit/filter_reg_reg[3]/Q
                         net (fo=4, routed)           0.862     6.534    ps2_rx_unit/filter_next[2]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.658 f  ps2_rx_unit/f_val_reg_i_2/O
                         net (fo=3, routed)           0.438     7.096    ps2_rx_unit/f_val_reg_i_2_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.220 r  ps2_rx_unit/d_reg[10]_i_1/O
                         net (fo=10, routed)          0.508     7.728    ps2_rx_unit/d_reg[10]_i_1_n_0
    SLICE_X61Y31         FDCE                                         r  ps2_rx_unit/d_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.508    14.849    ps2_rx_unit/CLK
    SLICE_X61Y31         FDCE                                         r  ps2_rx_unit/d_reg_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.883    ps2_rx_unit/d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 ps2_rx_unit/filter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/d_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.766ns (29.754%)  route 1.808ns (70.246%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.632     5.153    ps2_rx_unit/CLK
    SLICE_X60Y36         FDCE                                         r  ps2_rx_unit/filter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  ps2_rx_unit/filter_reg_reg[3]/Q
                         net (fo=4, routed)           0.862     6.534    ps2_rx_unit/filter_next[2]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.658 f  ps2_rx_unit/f_val_reg_i_2/O
                         net (fo=3, routed)           0.438     7.096    ps2_rx_unit/f_val_reg_i_2_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.220 r  ps2_rx_unit/d_reg[10]_i_1/O
                         net (fo=10, routed)          0.508     7.728    ps2_rx_unit/d_reg[10]_i_1_n_0
    SLICE_X61Y31         FDCE                                         r  ps2_rx_unit/d_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.508    14.849    ps2_rx_unit/CLK
    SLICE_X61Y31         FDCE                                         r  ps2_rx_unit/d_reg_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.883    ps2_rx_unit/d_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 ps2_rx_unit/filter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/d_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.766ns (30.755%)  route 1.725ns (69.245%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.632     5.153    ps2_rx_unit/CLK
    SLICE_X60Y36         FDCE                                         r  ps2_rx_unit/filter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  ps2_rx_unit/filter_reg_reg[3]/Q
                         net (fo=4, routed)           0.862     6.534    ps2_rx_unit/filter_next[2]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.658 f  ps2_rx_unit/f_val_reg_i_2/O
                         net (fo=3, routed)           0.438     7.096    ps2_rx_unit/f_val_reg_i_2_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.220 r  ps2_rx_unit/d_reg[10]_i_1/O
                         net (fo=10, routed)          0.424     7.644    ps2_rx_unit/d_reg[10]_i_1_n_0
    SLICE_X60Y34         FDCE                                         r  ps2_rx_unit/d_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    ps2_rx_unit/CLK
    SLICE_X60Y34         FDCE                                         r  ps2_rx_unit/d_reg_reg[7]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X60Y34         FDCE (Setup_fdce_C_CE)      -0.169    14.923    ps2_rx_unit/d_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 ps2_rx_unit/filter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/d_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.766ns (31.869%)  route 1.638ns (68.131%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.632     5.153    ps2_rx_unit/CLK
    SLICE_X60Y36         FDCE                                         r  ps2_rx_unit/filter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  ps2_rx_unit/filter_reg_reg[3]/Q
                         net (fo=4, routed)           0.862     6.534    ps2_rx_unit/filter_next[2]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.658 f  ps2_rx_unit/f_val_reg_i_2/O
                         net (fo=3, routed)           0.438     7.096    ps2_rx_unit/f_val_reg_i_2_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.220 r  ps2_rx_unit/d_reg[10]_i_1/O
                         net (fo=10, routed)          0.337     7.557    ps2_rx_unit/d_reg[10]_i_1_n_0
    SLICE_X59Y34         FDCE                                         r  ps2_rx_unit/d_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    ps2_rx_unit/CLK
    SLICE_X59Y34         FDCE                                         r  ps2_rx_unit/d_reg_reg[10]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.887    ps2_rx_unit/d_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 ps2_rx_unit/filter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/d_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.766ns (31.869%)  route 1.638ns (68.131%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.632     5.153    ps2_rx_unit/CLK
    SLICE_X60Y36         FDCE                                         r  ps2_rx_unit/filter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  ps2_rx_unit/filter_reg_reg[3]/Q
                         net (fo=4, routed)           0.862     6.534    ps2_rx_unit/filter_next[2]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.658 f  ps2_rx_unit/f_val_reg_i_2/O
                         net (fo=3, routed)           0.438     7.096    ps2_rx_unit/f_val_reg_i_2_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.220 r  ps2_rx_unit/d_reg[10]_i_1/O
                         net (fo=10, routed)          0.337     7.557    ps2_rx_unit/d_reg[10]_i_1_n_0
    SLICE_X59Y34         FDCE                                         r  ps2_rx_unit/d_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    ps2_rx_unit/CLK
    SLICE_X59Y34         FDCE                                         r  ps2_rx_unit/d_reg_reg[8]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.887    ps2_rx_unit/d_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 ps2_rx_unit/filter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/d_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.766ns (31.869%)  route 1.638ns (68.131%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.632     5.153    ps2_rx_unit/CLK
    SLICE_X60Y36         FDCE                                         r  ps2_rx_unit/filter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  ps2_rx_unit/filter_reg_reg[3]/Q
                         net (fo=4, routed)           0.862     6.534    ps2_rx_unit/filter_next[2]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.658 f  ps2_rx_unit/f_val_reg_i_2/O
                         net (fo=3, routed)           0.438     7.096    ps2_rx_unit/f_val_reg_i_2_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.220 r  ps2_rx_unit/d_reg[10]_i_1/O
                         net (fo=10, routed)          0.337     7.557    ps2_rx_unit/d_reg[10]_i_1_n_0
    SLICE_X59Y34         FDCE                                         r  ps2_rx_unit/d_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    ps2_rx_unit/CLK
    SLICE_X59Y34         FDCE                                         r  ps2_rx_unit/d_reg_reg[9]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.887    ps2_rx_unit/d_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 ps2_rx_unit/filter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/d_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.766ns (31.504%)  route 1.665ns (68.496%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.632     5.153    ps2_rx_unit/CLK
    SLICE_X60Y36         FDCE                                         r  ps2_rx_unit/filter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  ps2_rx_unit/filter_reg_reg[3]/Q
                         net (fo=4, routed)           0.862     6.534    ps2_rx_unit/filter_next[2]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.658 f  ps2_rx_unit/f_val_reg_i_2/O
                         net (fo=3, routed)           0.438     7.096    ps2_rx_unit/f_val_reg_i_2_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.220 r  ps2_rx_unit/d_reg[10]_i_1/O
                         net (fo=10, routed)          0.365     7.585    ps2_rx_unit/d_reg[10]_i_1_n_0
    SLICE_X60Y33         FDCE                                         r  ps2_rx_unit/d_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.511    14.852    ps2_rx_unit/CLK
    SLICE_X60Y33         FDCE                                         r  ps2_rx_unit/d_reg_reg[3]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X60Y33         FDCE (Setup_fdce_C_CE)      -0.169    14.922    ps2_rx_unit/d_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 ps2_rx_unit/filter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/d_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.766ns (31.504%)  route 1.665ns (68.496%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.632     5.153    ps2_rx_unit/CLK
    SLICE_X60Y36         FDCE                                         r  ps2_rx_unit/filter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  ps2_rx_unit/filter_reg_reg[3]/Q
                         net (fo=4, routed)           0.862     6.534    ps2_rx_unit/filter_next[2]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.658 f  ps2_rx_unit/f_val_reg_i_2/O
                         net (fo=3, routed)           0.438     7.096    ps2_rx_unit/f_val_reg_i_2_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.220 r  ps2_rx_unit/d_reg[10]_i_1/O
                         net (fo=10, routed)          0.365     7.585    ps2_rx_unit/d_reg[10]_i_1_n_0
    SLICE_X60Y33         FDCE                                         r  ps2_rx_unit/d_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.511    14.852    ps2_rx_unit/CLK
    SLICE_X60Y33         FDCE                                         r  ps2_rx_unit/d_reg_reg[4]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X60Y33         FDCE (Setup_fdce_C_CE)      -0.169    14.922    ps2_rx_unit/d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 ps2_rx_unit/filter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/d_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.766ns (31.504%)  route 1.665ns (68.496%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.632     5.153    ps2_rx_unit/CLK
    SLICE_X60Y36         FDCE                                         r  ps2_rx_unit/filter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  ps2_rx_unit/filter_reg_reg[3]/Q
                         net (fo=4, routed)           0.862     6.534    ps2_rx_unit/filter_next[2]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.124     6.658 f  ps2_rx_unit/f_val_reg_i_2/O
                         net (fo=3, routed)           0.438     7.096    ps2_rx_unit/f_val_reg_i_2_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.220 r  ps2_rx_unit/d_reg[10]_i_1/O
                         net (fo=10, routed)          0.365     7.585    ps2_rx_unit/d_reg[10]_i_1_n_0
    SLICE_X60Y33         FDCE                                         r  ps2_rx_unit/d_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.511    14.852    ps2_rx_unit/CLK
    SLICE_X60Y33         FDCE                                         r  ps2_rx_unit/d_reg_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X60Y33         FDCE (Setup_fdce_C_CE)      -0.169    14.922    ps2_rx_unit/d_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  7.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ps2_rx_unit/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/n_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.852%)  route 0.095ns (31.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    ps2_rx_unit/CLK
    SLICE_X60Y35         FDCE                                         r  ps2_rx_unit/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  ps2_rx_unit/state_reg_reg/Q
                         net (fo=6, routed)           0.095     1.732    ps2_rx_unit/state_reg
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.777 r  ps2_rx_unit/n_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    ps2_rx_unit/n_reg[0]_i_1_n_0
    SLICE_X61Y35         FDCE                                         r  ps2_rx_unit/n_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    ps2_rx_unit/CLK
    SLICE_X61Y35         FDCE                                         r  ps2_rx_unit/n_reg_reg[0]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X61Y35         FDCE (Hold_fdce_C_D)         0.092     1.578    ps2_rx_unit/n_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ps2_rx_unit/filter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/f_val_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    ps2_rx_unit/CLK
    SLICE_X60Y35         FDCE                                         r  ps2_rx_unit/filter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE (Prop_fdce_C_Q)         0.148     1.621 r  ps2_rx_unit/filter_reg_reg[0]/Q
                         net (fo=3, routed)           0.088     1.709    ps2_rx_unit/filter_reg_reg_n_0_[0]
    SLICE_X60Y35         LUT6 (Prop_lut6_I4_O)        0.098     1.807 r  ps2_rx_unit/f_val_reg_i_1/O
                         net (fo=1, routed)           0.000     1.807    ps2_rx_unit/f_val_reg_i_1_n_0
    SLICE_X60Y35         FDCE                                         r  ps2_rx_unit/f_val_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    ps2_rx_unit/CLK
    SLICE_X60Y35         FDCE                                         r  ps2_rx_unit/f_val_reg_reg/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y35         FDCE (Hold_fdce_C_D)         0.120     1.593    ps2_rx_unit/f_val_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ps2_rx_unit/d_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/d_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    ps2_rx_unit/CLK
    SLICE_X59Y34         FDCE                                         r  ps2_rx_unit/d_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  ps2_rx_unit/d_reg_reg[10]/Q
                         net (fo=1, routed)           0.170     1.784    ps2_rx_unit/d_reg_reg_n_0_[10]
    SLICE_X59Y34         FDCE                                         r  ps2_rx_unit/d_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.858     1.985    ps2_rx_unit/CLK
    SLICE_X59Y34         FDCE                                         r  ps2_rx_unit/d_reg_reg[9]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X59Y34         FDCE (Hold_fdce_C_D)         0.070     1.543    ps2_rx_unit/d_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ps2_rx_unit/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/n_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.184ns (51.617%)  route 0.172ns (48.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    ps2_rx_unit/CLK
    SLICE_X61Y35         FDCE                                         r  ps2_rx_unit/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  ps2_rx_unit/n_reg_reg[1]/Q
                         net (fo=4, routed)           0.172     1.787    ps2_rx_unit/n_reg_reg[1]
    SLICE_X61Y35         LUT5 (Prop_lut5_I1_O)        0.043     1.830 r  ps2_rx_unit/n_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.830    ps2_rx_unit/n_next[3]
    SLICE_X61Y35         FDCE                                         r  ps2_rx_unit/n_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    ps2_rx_unit/CLK
    SLICE_X61Y35         FDCE                                         r  ps2_rx_unit/n_reg_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y35         FDCE (Hold_fdce_C_D)         0.107     1.580    ps2_rx_unit/n_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ps2_rx_unit/d_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/d_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    ps2_rx_unit/CLK
    SLICE_X59Y34         FDCE                                         r  ps2_rx_unit/d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  ps2_rx_unit/d_reg_reg[9]/Q
                         net (fo=1, routed)           0.176     1.791    ps2_rx_unit/d_reg_reg_n_0_[9]
    SLICE_X59Y34         FDCE                                         r  ps2_rx_unit/d_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.858     1.985    ps2_rx_unit/CLK
    SLICE_X59Y34         FDCE                                         r  ps2_rx_unit/d_reg_reg[8]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X59Y34         FDCE (Hold_fdce_C_D)         0.066     1.539    ps2_rx_unit/d_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Seven_segment_LED_Display_Controller/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_segment_LED_Display_Controller/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.585     1.468    Seven_segment_LED_Display_Controller/CLK
    SLICE_X64Y28         FDCE                                         r  Seven_segment_LED_Display_Controller/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  Seven_segment_LED_Display_Controller/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    Seven_segment_LED_Display_Controller/refresh_counter_reg_n_0_[10]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  Seven_segment_LED_Display_Controller/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    Seven_segment_LED_Display_Controller/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y28         FDCE                                         r  Seven_segment_LED_Display_Controller/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.854     1.981    Seven_segment_LED_Display_Controller/CLK
    SLICE_X64Y28         FDCE                                         r  Seven_segment_LED_Display_Controller/refresh_counter_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.134     1.602    Seven_segment_LED_Display_Controller/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Seven_segment_LED_Display_Controller/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_segment_LED_Display_Controller/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.583     1.466    Seven_segment_LED_Display_Controller/CLK
    SLICE_X64Y26         FDCE                                         r  Seven_segment_LED_Display_Controller/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  Seven_segment_LED_Display_Controller/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.745    Seven_segment_LED_Display_Controller/refresh_counter_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  Seven_segment_LED_Display_Controller/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    Seven_segment_LED_Display_Controller/refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y26         FDCE                                         r  Seven_segment_LED_Display_Controller/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.851     1.978    Seven_segment_LED_Display_Controller/CLK
    SLICE_X64Y26         FDCE                                         r  Seven_segment_LED_Display_Controller/refresh_counter_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDCE (Hold_fdce_C_D)         0.134     1.600    Seven_segment_LED_Display_Controller/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Seven_segment_LED_Display_Controller/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_segment_LED_Display_Controller/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.585     1.468    Seven_segment_LED_Display_Controller/CLK
    SLICE_X64Y27         FDCE                                         r  Seven_segment_LED_Display_Controller/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  Seven_segment_LED_Display_Controller/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.747    Seven_segment_LED_Display_Controller/refresh_counter_reg_n_0_[6]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  Seven_segment_LED_Display_Controller/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    Seven_segment_LED_Display_Controller/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y27         FDCE                                         r  Seven_segment_LED_Display_Controller/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.853     1.980    Seven_segment_LED_Display_Controller/CLK
    SLICE_X64Y27         FDCE                                         r  Seven_segment_LED_Display_Controller/refresh_counter_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDCE (Hold_fdce_C_D)         0.134     1.602    Seven_segment_LED_Display_Controller/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Seven_segment_LED_Display_Controller/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_segment_LED_Display_Controller/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.469    Seven_segment_LED_Display_Controller/CLK
    SLICE_X64Y29         FDCE                                         r  Seven_segment_LED_Display_Controller/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  Seven_segment_LED_Display_Controller/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.748    Seven_segment_LED_Display_Controller/refresh_counter_reg_n_0_[14]
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  Seven_segment_LED_Display_Controller/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    Seven_segment_LED_Display_Controller/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y29         FDCE                                         r  Seven_segment_LED_Display_Controller/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.855     1.982    Seven_segment_LED_Display_Controller/CLK
    SLICE_X64Y29         FDCE                                         r  Seven_segment_LED_Display_Controller/refresh_counter_reg[14]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.134     1.603    Seven_segment_LED_Display_Controller/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ps2_rx_unit/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_rx_unit/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    ps2_rx_unit/CLK
    SLICE_X61Y35         FDCE                                         r  ps2_rx_unit/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  ps2_rx_unit/n_reg_reg[1]/Q
                         net (fo=4, routed)           0.172     1.787    ps2_rx_unit/n_reg_reg[1]
    SLICE_X61Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.832 r  ps2_rx_unit/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    ps2_rx_unit/n_next[2]
    SLICE_X61Y35         FDCE                                         r  ps2_rx_unit/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    ps2_rx_unit/CLK
    SLICE_X61Y35         FDCE                                         r  ps2_rx_unit/n_reg_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y35         FDCE (Hold_fdce_C_D)         0.092     1.565    ps2_rx_unit/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   Seven_segment_LED_Display_Controller/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   Seven_segment_LED_Display_Controller/refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   Seven_segment_LED_Display_Controller/refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   Seven_segment_LED_Display_Controller/refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   Seven_segment_LED_Display_Controller/refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   Seven_segment_LED_Display_Controller/refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   Seven_segment_LED_Display_Controller/refresh_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y30   Seven_segment_LED_Display_Controller/refresh_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y30   Seven_segment_LED_Display_Controller/refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   Seven_segment_LED_Display_Controller/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   Seven_segment_LED_Display_Controller/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   Seven_segment_LED_Display_Controller/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   Seven_segment_LED_Display_Controller/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   Seven_segment_LED_Display_Controller/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   Seven_segment_LED_Display_Controller/refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   Seven_segment_LED_Display_Controller/refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   Seven_segment_LED_Display_Controller/refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   Seven_segment_LED_Display_Controller/refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   Seven_segment_LED_Display_Controller/refresh_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   Seven_segment_LED_Display_Controller/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   Seven_segment_LED_Display_Controller/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   Seven_segment_LED_Display_Controller/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   Seven_segment_LED_Display_Controller/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   Seven_segment_LED_Display_Controller/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   Seven_segment_LED_Display_Controller/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   Seven_segment_LED_Display_Controller/refresh_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   Seven_segment_LED_Display_Controller/refresh_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   Seven_segment_LED_Display_Controller/refresh_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   Seven_segment_LED_Display_Controller/refresh_counter_reg[13]/C



