#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x565178a310f0 .scope module, "datapath_tb" "datapath_tb" 2 18;
 .timescale -9 -12;
v0x565178aa5890_0 .var "R", 8 0;
v0x565178aa5990_0 .var "R_alu", 3 0;
v0x565178aa5a70_0 .net "alu_result", 3 0, L_0x565178aa6900;  1 drivers
v0x565178aa5b10_0 .var "clk", 0 0;
v0x565178aa5bb0_0 .var/i "failedTests", 31 0;
v0x565178aa5c90_0 .var "instr_field", 5 0;
v0x565178aa5d50_0 .var "instr_op", 5 0;
v0x565178aa5df0_0 .net "result", 8 0, L_0x565178aa65b0;  1 drivers
v0x565178aa5eb0_0 .var/i "totalTests", 31 0;
E_0x565178a3ce10 .event posedge, v0x565178aa5b10_0;
LS_0x565178aa65b0_0_0 .concat8 [ 2 1 1 1], v0x565178aa4b00_0, v0x565178aa4e50_0, v0x565178aa53b0_0, v0x565178aa50b0_0;
LS_0x565178aa65b0_0_4 .concat8 [ 1 1 1 1], v0x565178aa56b0_0, v0x565178aa5230_0, v0x565178aa4c80_0, v0x565178aa5530_0;
L_0x565178aa65b0 .concat8 [ 5 4 0 0], LS_0x565178aa65b0_0_0, LS_0x565178aa65b0_0_4;
L_0x565178aa69c0 .part L_0x565178aa65b0, 0, 2;
S_0x565178a2c970 .scope module, "connectionsacu" "aluControlUnit" 2 57, 3 16 0, S_0x565178a310f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "instruction_5_0";
    .port_info 2 /OUTPUT 4 "alu_out";
L_0x565178aa6900 .functor BUFZ 4, v0x565178a31280_0, C4<0000>, C4<0000>, C4<0000>;
v0x565178a31590_0 .net "alu_op", 1 0, L_0x565178aa69c0;  1 drivers
v0x565178a31f70_0 .net "alu_out", 3 0, L_0x565178aa6900;  alias, 1 drivers
v0x565178a31280_0 .var "alu_out_reg", 3 0;
v0x565178a31c60_0 .net "instruction_5_0", 5 0, v0x565178aa5c90_0;  1 drivers
E_0x565178a3d110 .event edge, v0x565178a31590_0, v0x565178a31c60_0;
S_0x565178a2cd50 .scope module, "connectionscu" "controlUnit" 2 45, 4 16 0, S_0x565178a310f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x565178aa4a00_0 .net "alu_op", 1 0, v0x565178aa4b00_0;  1 drivers
v0x565178aa4b00_0 .var "alu_op_reg", 1 0;
v0x565178aa4be0_0 .net "alu_src", 0 0, v0x565178aa4c80_0;  1 drivers
v0x565178aa4c80_0 .var "alu_src_reg", 0 0;
v0x565178aa4d40_0 .net "branch", 0 0, v0x565178aa4e50_0;  1 drivers
v0x565178aa4e50_0 .var "branch_reg", 0 0;
v0x565178aa4f10_0 .net "instr_op", 5 0, v0x565178aa5d50_0;  1 drivers
v0x565178aa4ff0_0 .net "mem_read", 0 0, v0x565178aa50b0_0;  1 drivers
v0x565178aa50b0_0 .var "mem_read_reg", 0 0;
v0x565178aa5170_0 .net "mem_to_reg", 0 0, v0x565178aa5230_0;  1 drivers
v0x565178aa5230_0 .var "mem_to_reg_reg", 0 0;
v0x565178aa52f0_0 .net "mem_write", 0 0, v0x565178aa53b0_0;  1 drivers
v0x565178aa53b0_0 .var "mem_write_reg", 0 0;
v0x565178aa5470_0 .net "reg_dst", 0 0, v0x565178aa5530_0;  1 drivers
v0x565178aa5530_0 .var "reg_dst_reg", 0 0;
v0x565178aa55f0_0 .net "reg_write", 0 0, v0x565178aa56b0_0;  1 drivers
v0x565178aa56b0_0 .var "reg_write_reg", 0 0;
E_0x565178a048d0 .event edge, v0x565178aa4f10_0;
    .scope S_0x565178a2cd50;
T_0 ;
    %wait E_0x565178a048d0;
    %load/vec4 v0x565178aa4f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565178aa5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa4e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa50b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa5230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x565178aa4b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa53b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa4c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565178aa56b0_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa4e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565178aa50b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565178aa5230_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565178aa4b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa53b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565178aa4c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565178aa56b0_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x565178aa5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa4e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa50b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x565178aa5230_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565178aa4b00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565178aa53b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565178aa4c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa56b0_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x565178aa5530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565178aa4e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa50b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x565178aa5230_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x565178aa4b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa53b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa4c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa56b0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565178aa5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa4e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa50b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa5230_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x565178aa4b00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa53b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565178aa4c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565178aa56b0_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x565178a2c970;
T_1 ;
    %wait E_0x565178a3d110;
    %load/vec4 v0x565178a31590_0;
    %load/vec4 v0x565178a31c60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 63, 8;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 255, 191, 8;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 240, 112, 8;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 242, 112, 8;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 244, 112, 8;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 245, 112, 8;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %dup/vec4;
    %pushi/vec4 250, 112, 8;
    %cmp/x;
    %jmp/1 T_1.6, 4;
    %dup/vec4;
    %pushi/vec4 247, 112, 8;
    %cmp/x;
    %jmp/1 T_1.7, 4;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x565178a31280_0, 0, 4;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x565178a31280_0, 0, 4;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x565178a31280_0, 0, 4;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x565178a31280_0, 0, 4;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565178a31280_0, 0, 4;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x565178a31280_0, 0, 4;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x565178a31280_0, 0, 4;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x565178a31280_0, 0, 4;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x565178a310f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x565178a310f0;
T_3 ;
    %vpi_call 2 35 "$dumpfile", "lab04.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x565178a310f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565178aa5b10_0, 0, 1;
T_4.0 ;
    %load/vec4 v0x565178aa5b10_0;
    %inv;
    %store/vec4 v0x565178aa5b10_0, 0, 1;
    %delay 10000, 0;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x565178a310f0;
T_5 ;
    %wait E_0x565178a3ce10;
    %delay 10000, 0;
    %vpi_call 2 81 "$display", "Test Group 1: Testing Control unit... " {0 0 0};
    %vpi_call 2 83 "$write", "\011Test Case 1.1: R-format ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 290, 0, 9;
    %store/vec4 v0x565178aa5890_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5890_0;
    %load/vec4 v0x565178aa5df0_0;
    %cmp/ne;
    %jmp/0xz  T_5.0, 6;
    %vpi_call 2 90 "$display", "failed: Expected: %b, got %b", v0x565178aa5890_0, v0x565178aa5df0_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 2 93 "$display", "passed" {0 0 0};
T_5.1 ;
    %vpi_call 2 100 "$write", "\011Test Case 1.2: LW ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 240, 0, 9;
    %store/vec4 v0x565178aa5890_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5890_0;
    %load/vec4 v0x565178aa5df0_0;
    %cmp/ne;
    %jmp/0xz  T_5.2, 6;
    %vpi_call 2 107 "$display", "failed: Expected: %b, got %b", v0x565178aa5890_0, v0x565178aa5df0_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %vpi_call 2 110 "$display", "passed" {0 0 0};
T_5.3 ;
    %vpi_call 2 113 "$write", "\011Test Case 1.3: SW ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 456, 320, 9;
    %store/vec4 v0x565178aa5890_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5890_0;
    %load/vec4 v0x565178aa5df0_0;
    %cmp/ne;
    %jmp/0xz  T_5.4, 6;
    %vpi_call 2 120 "$display", "failed: Expected: %b, got %b", v0x565178aa5890_0, v0x565178aa5df0_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %vpi_call 2 123 "$display", "passed" {0 0 0};
T_5.5 ;
    %vpi_call 2 126 "$write", "\011Test Case 1.4: BEQ ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 325, 320, 9;
    %store/vec4 v0x565178aa5890_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5890_0;
    %load/vec4 v0x565178aa5df0_0;
    %cmp/ne;
    %jmp/0xz  T_5.6, 6;
    %vpi_call 2 133 "$display", "failed: Expected: %b, got %b", v0x565178aa5890_0, v0x565178aa5df0_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %vpi_call 2 136 "$display", "passed" {0 0 0};
T_5.7 ;
    %vpi_call 2 141 "$write", "\011Test Case 1.5: IMM ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 418, 0, 9;
    %store/vec4 v0x565178aa5890_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5890_0;
    %load/vec4 v0x565178aa5df0_0;
    %cmp/ne;
    %jmp/0xz  T_5.8, 6;
    %vpi_call 2 148 "$display", "failed: Expected: %b, got %b", v0x565178aa5890_0, v0x565178aa5df0_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.9;
T_5.8 ;
    %vpi_call 2 151 "$display", "passed" {0 0 0};
T_5.9 ;
    %vpi_call 2 157 "$display", "\012Test Group 2: Testing ALU Control unit... " {0 0 0};
    %vpi_call 2 159 "$write", "\011Test Case 2.1: R-type (add) ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x565178aa5c90_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x565178aa5990_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5990_0;
    %load/vec4 v0x565178aa5a70_0;
    %cmp/ne;
    %jmp/0xz  T_5.10, 6;
    %vpi_call 2 167 "$display", "failed: Expected: %b, got %b", v0x565178aa5990_0, v0x565178aa5a70_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.11;
T_5.10 ;
    %vpi_call 2 170 "$display", "passed" {0 0 0};
T_5.11 ;
    %vpi_call 2 182 "$write", "\011Test Case 2.2: R-type (subtract) ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x565178aa5c90_0, 0, 6;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x565178aa5990_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5990_0;
    %load/vec4 v0x565178aa5a70_0;
    %cmp/ne;
    %jmp/0xz  T_5.12, 6;
    %vpi_call 2 190 "$display", "failed: Expected: %b, got %b", v0x565178aa5990_0, v0x565178aa5a70_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.13;
T_5.12 ;
    %vpi_call 2 193 "$display", "passed" {0 0 0};
T_5.13 ;
    %vpi_call 2 196 "$write", "\011Test Case 2.3: R-type (AND) ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x565178aa5c90_0, 0, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565178aa5990_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5990_0;
    %load/vec4 v0x565178aa5a70_0;
    %cmp/ne;
    %jmp/0xz  T_5.14, 6;
    %vpi_call 2 204 "$display", "failed: Expected: %b, got %b", v0x565178aa5990_0, v0x565178aa5a70_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.15;
T_5.14 ;
    %vpi_call 2 207 "$display", "passed" {0 0 0};
T_5.15 ;
    %vpi_call 2 210 "$write", "\011Test Case 2.4: R-type (OR) ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x565178aa5c90_0, 0, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x565178aa5990_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5990_0;
    %load/vec4 v0x565178aa5a70_0;
    %cmp/ne;
    %jmp/0xz  T_5.16, 6;
    %vpi_call 2 218 "$display", "failed: Expected: %b, got %b", v0x565178aa5990_0, v0x565178aa5a70_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.17;
T_5.16 ;
    %vpi_call 2 221 "$display", "passed" {0 0 0};
T_5.17 ;
    %vpi_call 2 224 "$write", "\011Test Case 2.5: R-type (NOR) ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x565178aa5c90_0, 0, 6;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x565178aa5990_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5990_0;
    %load/vec4 v0x565178aa5a70_0;
    %cmp/ne;
    %jmp/0xz  T_5.18, 6;
    %vpi_call 2 232 "$display", "failed: Expected: %b, got %b", v0x565178aa5990_0, v0x565178aa5a70_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.19;
T_5.18 ;
    %vpi_call 2 235 "$display", "passed" {0 0 0};
T_5.19 ;
    %vpi_call 2 238 "$write", "\011Test Case 2.6: R-type (Set on less than) ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x565178aa5c90_0, 0, 6;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x565178aa5990_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5990_0;
    %load/vec4 v0x565178aa5a70_0;
    %cmp/ne;
    %jmp/0xz  T_5.20, 6;
    %vpi_call 2 246 "$display", "failed: Expected: %b, got %b", v0x565178aa5990_0, v0x565178aa5a70_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.21;
T_5.20 ;
    %vpi_call 2 249 "$display", "passed" {0 0 0};
T_5.21 ;
    %vpi_call 2 252 "$write", "\011Test Case 2.7: LW (load word)..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x565178aa5c90_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x565178aa5990_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5990_0;
    %load/vec4 v0x565178aa5a70_0;
    %cmp/ne;
    %jmp/0xz  T_5.22, 6;
    %vpi_call 2 260 "$display", "failed: Expected: %b, got %b", v0x565178aa5990_0, v0x565178aa5a70_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.23;
T_5.22 ;
    %vpi_call 2 263 "$display", "passed" {0 0 0};
T_5.23 ;
    %vpi_call 2 266 "$write", "\011Test Case 2.8: SW (store word) ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x565178aa5c90_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x565178aa5990_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5990_0;
    %load/vec4 v0x565178aa5a70_0;
    %cmp/ne;
    %jmp/0xz  T_5.24, 6;
    %vpi_call 2 274 "$display", "failed: Expected: %b, got %b", v0x565178aa5990_0, v0x565178aa5a70_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.25;
T_5.24 ;
    %vpi_call 2 277 "$display", "passed" {0 0 0};
T_5.25 ;
    %vpi_call 2 280 "$write", "\011Test Case 2.9: BEQ (branch equal) ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x565178aa5c90_0, 0, 6;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x565178aa5990_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5990_0;
    %load/vec4 v0x565178aa5a70_0;
    %cmp/ne;
    %jmp/0xz  T_5.26, 6;
    %vpi_call 2 288 "$display", "failed: Expected: %b, got %b", v0x565178aa5990_0, v0x565178aa5a70_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.27;
T_5.26 ;
    %vpi_call 2 291 "$display", "passed" {0 0 0};
T_5.27 ;
    %vpi_call 2 296 "$write", "\011Test Case 2.10: R-type IMM (add) ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x565178aa5c90_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x565178aa5990_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5990_0;
    %load/vec4 v0x565178aa5a70_0;
    %cmp/ne;
    %jmp/0xz  T_5.28, 6;
    %vpi_call 2 304 "$display", "failed: Expected: %b, got %b", v0x565178aa5990_0, v0x565178aa5a70_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.29;
T_5.28 ;
    %vpi_call 2 307 "$display", "passed" {0 0 0};
T_5.29 ;
    %vpi_call 2 310 "$write", "\011Test Case 2.11: R-type IMM (subtract) ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x565178aa5c90_0, 0, 6;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x565178aa5990_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5990_0;
    %load/vec4 v0x565178aa5a70_0;
    %cmp/ne;
    %jmp/0xz  T_5.30, 6;
    %vpi_call 2 318 "$display", "failed: Expected: %b, got %b", v0x565178aa5990_0, v0x565178aa5a70_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.31;
T_5.30 ;
    %vpi_call 2 321 "$display", "passed" {0 0 0};
T_5.31 ;
    %vpi_call 2 324 "$write", "\011Test Case 2.12: R-type IMM (AND) ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x565178aa5c90_0, 0, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x565178aa5990_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5990_0;
    %load/vec4 v0x565178aa5a70_0;
    %cmp/ne;
    %jmp/0xz  T_5.32, 6;
    %vpi_call 2 332 "$display", "failed: Expected: %b, got %b", v0x565178aa5990_0, v0x565178aa5a70_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.33;
T_5.32 ;
    %vpi_call 2 335 "$display", "passed" {0 0 0};
T_5.33 ;
    %vpi_call 2 338 "$write", "\011Test Case 2.13: R-type IMM (OR) ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x565178aa5c90_0, 0, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x565178aa5990_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5990_0;
    %load/vec4 v0x565178aa5a70_0;
    %cmp/ne;
    %jmp/0xz  T_5.34, 6;
    %vpi_call 2 346 "$display", "failed: Expected: %b, got %b", v0x565178aa5990_0, v0x565178aa5a70_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.35;
T_5.34 ;
    %vpi_call 2 349 "$display", "passed" {0 0 0};
T_5.35 ;
    %vpi_call 2 352 "$write", "\011Test Case 2.14: R-type IMM (NOR) ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x565178aa5c90_0, 0, 6;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x565178aa5990_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5990_0;
    %load/vec4 v0x565178aa5a70_0;
    %cmp/ne;
    %jmp/0xz  T_5.36, 6;
    %vpi_call 2 360 "$display", "failed: Expected: %b, got %b", v0x565178aa5990_0, v0x565178aa5a70_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.37;
T_5.36 ;
    %vpi_call 2 363 "$display", "passed" {0 0 0};
T_5.37 ;
    %vpi_call 2 366 "$write", "\011Test Case 2.15: R-type IMM (Set on less than) ..." {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5eb0_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x565178aa5d50_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x565178aa5c90_0, 0, 6;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x565178aa5990_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v0x565178aa5990_0;
    %load/vec4 v0x565178aa5a70_0;
    %cmp/ne;
    %jmp/0xz  T_5.38, 6;
    %vpi_call 2 374 "$display", "failed: Expected: %b, got %b", v0x565178aa5990_0, v0x565178aa5a70_0 {0 0 0};
    %load/vec4 v0x565178aa5bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565178aa5bb0_0, 0, 32;
    %jmp T_5.39;
T_5.38 ;
    %vpi_call 2 377 "$display", "passed" {0 0 0};
T_5.39 ;
    %vpi_call 2 384 "$write", "\012--------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x565178aa5eb0_0;
    %load/vec4 v0x565178aa5bb0_0;
    %sub;
    %vpi_call 2 385 "$write", "\012Testing complete\012Passed %0d / %0d tests", S<0,vec4,s32>, v0x565178aa5eb0_0 {1 0 0};
    %vpi_call 2 386 "$write", "\012--------------------------------------------------------------\012" {0 0 0};
    %vpi_call 2 387 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "aluControlUnit.v";
    "controlUnit.v";
