vendor_name = ModelSim
source_file = 1, D:/intelFPGA_lite/program/Q1_b/or_2.vhd
source_file = 1, D:/intelFPGA_lite/program/Q1_b/T_FF.vhd
source_file = 1, D:/intelFPGA_lite/program/Q1_b/inv.vhd
source_file = 1, D:/intelFPGA_lite/program/Q1_b/Waveform.vwf
source_file = 1, D:/intelFPGA_lite/program/Q1_b/Q1_b.vhd
source_file = 1, D:/intelFPGA_lite/program/Q1_b/Waveform1.vwf
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/intelFPGA_lite/program/Q1_b/db/Q1_b.cbx.xml
design_name = Q1_b
instance = comp, \test_Q_A~output\, test_Q_A~output, Q1_b, 1
instance = comp, \test_Q_B~output\, test_Q_B~output, Q1_b, 1
instance = comp, \clk~input\, clk~input, Q1_b, 1
instance = comp, \T2|temp_Q~0\, T2|temp_Q~0, Q1_b, 1
instance = comp, \T2|temp_Q\, T2|temp_Q, Q1_b, 1
instance = comp, \T1|temp_Q~0\, T1|temp_Q~0, Q1_b, 1
instance = comp, \T1|temp_Q\, T1|temp_Q, Q1_b, 1
