$date
	Sun Oct 23 05:40:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#952659
b10 !
1"
#952662
b10 &
b10 %
1$
#952663
0"
#952666
b1 &
b1 %
1#
#952670
b0 &
0#
b0 %
0$
#2006607
b1 !
1"
#2006610
b1 &
b1 %
1$
#2006611
0"
#2006614
1#
#2006618
b0 &
b0 %
0#
0$
#3002210
b11100 &
b11100 %
1$
b11100 !
1"
#3002211
0"
#3002214
b1110 &
b1110 %
#3002218
b111 &
b111 %
#3002222
b10110 &
b10110 %
#3002226
b1011 &
b1011 %
#3002230
b100010 &
b100010 %
#3002234
b10001 &
b10001 %
#3002238
b110100 &
b110100 %
#3002242
b11010 &
b11010 %
#3002246
b1101 &
b1101 %
#3002250
b101000 &
b101000 %
#3002254
b10100 &
b10100 %
#3002258
b1010 &
b1010 %
#3002262
b101 &
b101 %
#3002266
b10000 &
b10000 %
#3002270
b1000 &
b1000 %
#3002274
b100 &
b100 %
#3002278
b10 &
b10 %
#3002282
b1 &
b1 %
1#
#3002286
b0 &
0#
b0 %
0$
#4500012
