{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763553699456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763553699460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 09:01:39 2025 " "Processing started: Wed Nov 19 09:01:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763553699460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553699460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAEncrypt -c FPGAEncrypt " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAEncrypt -c FPGAEncrypt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553699460 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553700067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763553700097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763553700097 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "q_sys.qsys " "Elaborating Platform Designer system entity \"q_sys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553706429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:49 Progress: Loading FPGAEncrypt/q_sys.qsys " "2025.11.19.10:01:49 Progress: Loading FPGAEncrypt/q_sys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553709016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:49 Progress: Reading input file " "2025.11.19.10:01:49 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553709412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:49 Progress: Adding clock_bridge_0 \[altera_clock_bridge 17.1\] " "2025.11.19.10:01:49 Progress: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553709470 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clock_bridge_0: Used altera_clock_bridge 18.1 (instead of 17.1) " "Clock_bridge_0: Used altera_clock_bridge 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553709946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:49 Progress: Parameterizing module clock_bridge_0 " "2025.11.19.10:01:49 Progress: Parameterizing module clock_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553709946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:49 Progress: Adding cpu \[altera_nios2_gen2 17.1\] " "2025.11.19.10:01:49 Progress: Adding cpu \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553709948 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: Used altera_nios2_gen2 18.1 (instead of 17.1) " "Cpu: Used altera_nios2_gen2 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Parameterizing module cpu " "2025.11.19.10:01:50 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Adding descriptor_memory \[altera_avalon_onchip_memory2 17.1\] " "2025.11.19.10:01:50 Progress: Adding descriptor_memory \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710140 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Descriptor_memory: Used altera_avalon_onchip_memory2 18.1 (instead of 17.1) " "Descriptor_memory: Used altera_avalon_onchip_memory2 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Parameterizing module descriptor_memory " "2025.11.19.10:01:50 Progress: Parameterizing module descriptor_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Adding enet_clk_125m \[clock_source 17.1\] " "2025.11.19.10:01:50 Progress: Adding enet_clk_125m \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710218 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Enet_clk_125m: Used clock_source 18.1 (instead of 17.1) " "Enet_clk_125m: Used clock_source 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Parameterizing module enet_clk_125m " "2025.11.19.10:01:50 Progress: Parameterizing module enet_clk_125m" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Adding enet_pll \[altpll 17.1\] " "2025.11.19.10:01:50 Progress: Adding enet_pll \[altpll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710297 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Enet_pll: Used altpll 18.1 (instead of 17.1) " "Enet_pll: Used altpll 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Parameterizing module enet_pll " "2025.11.19.10:01:50 Progress: Parameterizing module enet_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Adding eth_tse \[altera_eth_tse 17.1\] " "2025.11.19.10:01:50 Progress: Adding eth_tse \[altera_eth_tse 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710655 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Eth_tse: Used altera_eth_tse 18.1 (instead of 17.1) " "Eth_tse: Used altera_eth_tse 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Parameterizing module eth_tse " "2025.11.19.10:01:50 Progress: Parameterizing module eth_tse" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Upgrading altera_eth_tse version 17.1 " "2025.11.19.10:01:50 Progress: eth_tse: Upgrading altera_eth_tse version 17.1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_ena with value 32 " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_ena with value 32" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter phyip_pma_bonding_mode with value x1 " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter phyip_pma_bonding_mode with value x1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter XCVR_SET_CAPABILITY_REG_ENABLE with value 0 " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter XCVR_SET_CAPABILITY_REG_ENABLE with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_ptp_1step with value false " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_ptp_1step with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter phy_identifier with value 0 " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter phy_identifier with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter ifGMII with value RGMII " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter ifGMII with value RGMII" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter use_mac_clken with value false " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter use_mac_clken with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter max_channels with value 1 " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter max_channels with value 1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter mdio_clk_div with value 40 " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter mdio_clk_div with value 40" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter phyip_pll_type with value CMU " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter phyip_pll_type with value CMU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter starting_channel_number with value 0 " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter starting_channel_number with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_mac_flow_ctrl with value false " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_mac_flow_ctrl with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_mac_vlan with value false " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_mac_vlan with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter ext_stat_cnt_ena with value false " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter ext_stat_cnt_ena with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_ecc with value false " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_ecc with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_magic_detect with value true " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_magic_detect with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter XCVR_SET_CSR_SOFT_LOGIC_ENABLE with value 0 " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter XCVR_SET_CSR_SOFT_LOGIC_ENABLE with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter use_misc_ports with value true " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter use_misc_ports with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter deviceFamilyName with value Cyclone 10 LP " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter deviceFamilyName with value Cyclone 10 LP" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_alt_reconfig with value false " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_alt_reconfig with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_timestamping with value false " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_timestamping with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter ing_addr with value 10 " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter ing_addr with value 10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_hd_logic with value false " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_hd_logic with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter phyip_en_synce_support with value false " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter phyip_en_synce_support with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter ena_hash with value false " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter ena_hash with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter phyip_pll_base_data_rate with value 1250 Mbps " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter phyip_pll_base_data_rate with value 1250 Mbps" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter nf_phyip_rcfg_enable with value true " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter nf_phyip_rcfg_enable with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter XCVR_RCFG_JTAG_ENABLE with value 0 " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter XCVR_RCFG_JTAG_ENABLE with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter export_pwrdn with value false " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter export_pwrdn with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_sgmii with value true " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_sgmii with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter useMDIO with value true " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter useMDIO with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter eg_addr with value 9 " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter eg_addr with value 9" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter tstamp_fp_width with value 4 " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter tstamp_fp_width with value 4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_gmii_loopback with value false " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_gmii_loopback with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter XCVR_SET_PRBS_SOFT_LOGIC_ENABLE with value 0 " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter XCVR_SET_PRBS_SOFT_LOGIC_ENABLE with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_use_internal_fifo with value true " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_use_internal_fifo with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter transceiver_type with value NONE " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter transceiver_type with value NONE" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter stat_cnt_ena with value true " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter stat_cnt_ena with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter core_variation with value MAC_ONLY " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter core_variation with value MAC_ONLY" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_shift16 with value true " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_shift16 with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_sup_addr with value false " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter enable_sup_addr with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter XCVR_SET_USER_IDENTIFIER with value 0 " "2025.11.19.10:01:50 Progress: eth_tse: Setting parameter XCVR_SET_USER_IDENTIFIER with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Adding ext_epcq_flash \[altera_epcq_controller2 17.1\] " "2025.11.19.10:01:50 Progress: Adding ext_epcq_flash \[altera_epcq_controller2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710845 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Ext_epcq_flash: Used altera_epcq_controller2 18.1 (instead of 17.1) " "Ext_epcq_flash: Used altera_epcq_controller2 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Parameterizing module ext_epcq_flash " "2025.11.19.10:01:50 Progress: Parameterizing module ext_epcq_flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Adding hbus_clk \[clock_source 17.1\] " "2025.11.19.10:01:50 Progress: Adding hbus_clk \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710894 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hbus_clk: Used clock_source 18.1 (instead of 17.1) " "Hbus_clk: Used clock_source 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Parameterizing module hbus_clk " "2025.11.19.10:01:50 Progress: Parameterizing module hbus_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\] " "2025.11.19.10:01:50 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710895 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Jtag_uart: Used altera_avalon_jtag_uart 18.1 (instead of 17.1) " "Jtag_uart: Used altera_avalon_jtag_uart 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Parameterizing module jtag_uart " "2025.11.19.10:01:50 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Adding led_pio \[altera_avalon_pio 17.1\] " "2025.11.19.10:01:50 Progress: Adding led_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710928 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Led_pio: Used altera_avalon_pio 18.1 (instead of 17.1) " "Led_pio: Used altera_avalon_pio 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Parameterizing module led_pio " "2025.11.19.10:01:50 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:50 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\] " "2025.11.19.10:01:50 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553710965 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 17.1) " "Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553711045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:51 Progress: Parameterizing module mm_bridge_0 " "2025.11.19.10:01:51 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553711046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:51 Progress: Adding msgdma_rx \[altera_msgdma 17.1\] " "2025.11.19.10:01:51 Progress: Adding msgdma_rx \[altera_msgdma 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553711046 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Msgdma_rx: Used altera_msgdma 18.1 (instead of 17.1) " "Msgdma_rx: Used altera_msgdma 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553711130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:51 Progress: Parameterizing module msgdma_rx " "2025.11.19.10:01:51 Progress: Parameterizing module msgdma_rx" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553711130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:51 Progress: Adding msgdma_tx \[altera_msgdma 17.1\] " "2025.11.19.10:01:51 Progress: Adding msgdma_tx \[altera_msgdma 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553711132 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Msgdma_tx: Used altera_msgdma 18.1 (instead of 17.1) " "Msgdma_tx: Used altera_msgdma 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553711136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:51 Progress: Parameterizing module msgdma_tx " "2025.11.19.10:01:51 Progress: Parameterizing module msgdma_tx" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553711136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:51 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\] " "2025.11.19.10:01:51 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553711136 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip_ram: Used altera_avalon_onchip_memory2 18.1 (instead of 17.1) " "Onchip_ram: Used altera_avalon_onchip_memory2 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553711136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:51 Progress: Parameterizing module onchip_ram " "2025.11.19.10:01:51 Progress: Parameterizing module onchip_ram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553711136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:51 Progress: Adding opencores_i2c_0 \[opencores_i2c 9.1\] " "2025.11.19.10:01:51 Progress: Adding opencores_i2c_0 \[opencores_i2c 9.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553711136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Parameterizing module opencores_i2c_0 " "2025.11.19.10:01:52 Progress: Parameterizing module opencores_i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Adding remote_update \[altera_remote_update 17.1\] " "2025.11.19.10:01:52 Progress: Adding remote_update \[altera_remote_update 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712240 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Remote_update: Used altera_remote_update 18.1 (instead of 17.1) " "Remote_update: Used altera_remote_update 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Parameterizing module remote_update " "2025.11.19.10:01:52 Progress: Parameterizing module remote_update" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Adding sll_hyperbus_controller_top_0 \[sll_hyperbus_controller_top 3.1.0\] " "2025.11.19.10:01:52 Progress: Adding sll_hyperbus_controller_top_0 \[sll_hyperbus_controller_top 3.1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Parameterizing module sll_hyperbus_controller_top_0 " "2025.11.19.10:01:52 Progress: Parameterizing module sll_hyperbus_controller_top_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Adding sys_clk_timer \[altera_avalon_timer 17.1\] " "2025.11.19.10:01:52 Progress: Adding sys_clk_timer \[altera_avalon_timer 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712497 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_clk_timer: Used altera_avalon_timer 18.1 (instead of 17.1) " "Sys_clk_timer: Used altera_avalon_timer 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Parameterizing module sys_clk_timer " "2025.11.19.10:01:52 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.1\] " "2025.11.19.10:01:52 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712545 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sysid: Used altera_avalon_sysid_qsys 18.1 (instead of 17.1) " "Sysid: Used altera_avalon_sysid_qsys 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Parameterizing module sysid " "2025.11.19.10:01:52 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Adding user_dipsw \[altera_avalon_pio 17.1\] " "2025.11.19.10:01:52 Progress: Adding user_dipsw \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712574 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "User_dipsw: Used altera_avalon_pio 18.1 (instead of 17.1) " "User_dipsw: Used altera_avalon_pio 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Parameterizing module user_dipsw " "2025.11.19.10:01:52 Progress: Parameterizing module user_dipsw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Adding user_pb \[altera_avalon_pio 17.1\] " "2025.11.19.10:01:52 Progress: Adding user_pb \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712575 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "User_pb: Used altera_avalon_pio 18.1 (instead of 17.1) " "User_pb: Used altera_avalon_pio 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Parameterizing module user_pb " "2025.11.19.10:01:52 Progress: Parameterizing module user_pb" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Adding userhw_0 \[userhw 1.0\] " "2025.11.19.10:01:52 Progress: Adding userhw_0 \[userhw 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Parameterizing module userhw_0 " "2025.11.19.10:01:52 Progress: Parameterizing module userhw_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Building connections " "2025.11.19.10:01:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Parameterizing connections " "2025.11.19.10:01:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:52 Progress: Validating " "2025.11.19.10:01:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553712694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.19.10:01:57 Progress: Done reading input file " "2025.11.19.10:01:57 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553717036 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.q_sys: Module dependency loop involving: \"sll_hyperbus_controller_top_0\" (sll_hyperbus_controller_top 3.1.0), \"cpu\" (altera_nios2_gen2 18.1) " "Q_sys.q_sys: Module dependency loop involving: \"sll_hyperbus_controller_top_0\" (sll_hyperbus_controller_top 3.1.0), \"cpu\" (altera_nios2_gen2 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Q_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.msgdma_rx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary. " "Q_sys.msgdma_rx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.msgdma_rx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block) " "Q_sys.msgdma_rx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.msgdma_tx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary. " "Q_sys.msgdma_tx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.msgdma_tx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block) " "Q_sys.msgdma_tx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.sll_hyperbus_controller_top_0: The input clock frequency (in_clk) must be manually configured by the user when using proprietary board. " "Q_sys.sll_hyperbus_controller_top_0: The input clock frequency (in_clk) must be manually configured by the user when using proprietary board." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719468 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.sll_hyperbus_controller_top_0: S/Labs HBMC: Please ignore the 'Module dependency loop' warning in the above line. That message will always be generated by Qsys when using the PLL integrated in S/Labs HBMC.  " "Q_sys.sll_hyperbus_controller_top_0: S/Labs HBMC: Please ignore the 'Module dependency loop' warning in the above line. That message will always be generated by Qsys when using the PLL integrated in S/Labs HBMC. " {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Q_sys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.sysid: Time stamp will be automatically updated when this component is generated. " "Q_sys.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.user_dipsw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Q_sys.user_dipsw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.user_pb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Q_sys.user_pb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.eth_tse.receive/msgdma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted.. " "Q_sys.eth_tse.receive/msgdma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719469 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.eth_tse: eth_tse.mac_misc_connection must be exported, or connected to a matching conduit. " "Q_sys.eth_tse: eth_tse.mac_misc_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719471 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.ext_epcq_flash: Interrupt sender ext_epcq_flash.interrupt_sender is not connected to an interrupt receiver " "Q_sys.ext_epcq_flash: Interrupt sender ext_epcq_flash.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719471 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.opencores_i2c_0: Interrupt sender opencores_i2c_0.interrupt_sender is not connected to an interrupt receiver " "Q_sys.opencores_i2c_0: Interrupt sender opencores_i2c_0.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719471 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.enet_pll: enet_pll.pll_slave must be connected to an Avalon-MM master " "Q_sys.enet_pll: enet_pll.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553719472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys: Generating q_sys \"q_sys\" for QUARTUS_SYNTH " "Q_sys: Generating q_sys \"q_sys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553720057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553722811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0 " "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553722840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553722852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_002.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_002.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553722854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553722856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1 " "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553722858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553722859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink0 " "Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553722861 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pipeline stage not inserted between cmd_mux_004.src and sll_hyperbus_controller_top_0_iavs0_burst_adapter.sink0 because they are unconnected in the interconnect. Please remove stale pipeline stage requirements. " "Pipeline stage not inserted between cmd_mux_004.src and sll_hyperbus_controller_top_0_iavs0_burst_adapter.sink0 because they are unconnected in the interconnect. Please remove stale pipeline stage requirements." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553722867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553725043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"q_sys\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"q_sys\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553729164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Descriptor_memory: Starting RTL generation for module 'q_sys_descriptor_memory' " "Descriptor_memory: Starting RTL generation for module 'q_sys_descriptor_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553729172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Descriptor_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_descriptor_memory --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0003_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0003_descriptor_memory_gen//q_sys_descriptor_memory_component_configuration.pl  --do_build_sim=0  \] " "Descriptor_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_descriptor_memory --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0003_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0003_descriptor_memory_gen//q_sys_descriptor_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553729173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Descriptor_memory: Done RTL generation for module 'q_sys_descriptor_memory' " "Descriptor_memory: Done RTL generation for module 'q_sys_descriptor_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553729354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Descriptor_memory: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"descriptor_memory\" " "Descriptor_memory: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"descriptor_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553729383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Enet_pll: \"q_sys\" instantiated altpll \"enet_pll\" " "Enet_pll: \"q_sys\" instantiated altpll \"enet_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553730206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Eth_tse: \"q_sys\" instantiated altera_eth_tse \"eth_tse\" " "Eth_tse: \"q_sys\" instantiated altera_eth_tse \"eth_tse\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553730611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_epcq_flash: \"q_sys\" instantiated altera_epcq_controller2 \"ext_epcq_flash\" " "Ext_epcq_flash: \"q_sys\" instantiated altera_epcq_controller2 \"ext_epcq_flash\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553731866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'q_sys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'q_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553731871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=q_sys_jtag_uart --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0006_jtag_uart_gen//q_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=q_sys_jtag_uart --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0006_jtag_uart_gen//q_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553731871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'q_sys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'q_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553732188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"q_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"q_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553732225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'q_sys_led_pio' " "Led_pio: Starting RTL generation for module 'q_sys_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553732232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_led_pio --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0007_led_pio_gen//q_sys_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_led_pio --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0007_led_pio_gen//q_sys_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553732232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'q_sys_led_pio' " "Led_pio: Done RTL generation for module 'q_sys_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553732395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"q_sys\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"q_sys\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553732398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0: \"q_sys\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\" " "Mm_bridge_0: \"q_sys\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553732420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Msgdma_rx: \"q_sys\" instantiated altera_msgdma \"msgdma_rx\" " "Msgdma_rx: \"q_sys\" instantiated altera_msgdma \"msgdma_rx\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553732831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Msgdma_tx: \"q_sys\" instantiated altera_msgdma \"msgdma_tx\" " "Msgdma_tx: \"q_sys\" instantiated altera_msgdma \"msgdma_tx\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553733232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Starting RTL generation for module 'q_sys_onchip_ram' " "Onchip_ram: Starting RTL generation for module 'q_sys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553733237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_ram --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0009_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0009_onchip_ram_gen//q_sys_onchip_ram_component_configuration.pl  --do_build_sim=0  \] " "Onchip_ram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_ram --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0009_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0009_onchip_ram_gen//q_sys_onchip_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553733237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Done RTL generation for module 'q_sys_onchip_ram' " "Onchip_ram: Done RTL generation for module 'q_sys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553733376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\" " "Onchip_ram: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553733435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Opencores_i2c_0: \"q_sys\" instantiated opencores_i2c \"opencores_i2c_0\" " "Opencores_i2c_0: \"q_sys\" instantiated opencores_i2c \"opencores_i2c_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553734457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Remote_update: \"q_sys\" instantiated altera_remote_update \"remote_update\" " "Remote_update: \"q_sys\" instantiated altera_remote_update \"remote_update\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553734856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sll_hyperbus_controller_top_0: create_temp_file C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0011_sll_hyperbus_controller_top_0_gen/temp.txt " "Sll_hyperbus_controller_top_0: create_temp_file C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0011_sll_hyperbus_controller_top_0_gen/temp.txt" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553734858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sll_hyperbus_controller_top_0: \"q_sys\" instantiated sll_hyperbus_controller_top \"sll_hyperbus_controller_top_0\" " "Sll_hyperbus_controller_top_0: \"q_sys\" instantiated sll_hyperbus_controller_top \"sll_hyperbus_controller_top_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553734932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'q_sys_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'q_sys_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553734937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=q_sys_sys_clk_timer --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0012_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0012_sys_clk_timer_gen//q_sys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=q_sys_sys_clk_timer --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0012_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0012_sys_clk_timer_gen//q_sys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553734937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'q_sys_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'q_sys_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553735101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"q_sys\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"q_sys\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553735142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"q_sys\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"q_sys\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553735149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "User_dipsw: Starting RTL generation for module 'q_sys_user_dipsw' " "User_dipsw: Starting RTL generation for module 'q_sys_user_dipsw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553735156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "User_dipsw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_user_dipsw --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0014_user_dipsw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0014_user_dipsw_gen//q_sys_user_dipsw_component_configuration.pl  --do_build_sim=0  \] " "User_dipsw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_user_dipsw --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0014_user_dipsw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0014_user_dipsw_gen//q_sys_user_dipsw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553735156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "User_dipsw: Done RTL generation for module 'q_sys_user_dipsw' " "User_dipsw: Done RTL generation for module 'q_sys_user_dipsw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553735307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "User_dipsw: \"q_sys\" instantiated altera_avalon_pio \"user_dipsw\" " "User_dipsw: \"q_sys\" instantiated altera_avalon_pio \"user_dipsw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553735332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Userhw_0: \"q_sys\" instantiated userhw \"userhw_0\" " "Userhw_0: \"q_sys\" instantiated userhw \"userhw_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553735334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553738414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553738632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553738841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553739051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553739268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553739485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553739697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553741461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553746407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553746618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553746839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553747061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553747282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553747493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553747703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553747914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553748125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553748335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553748542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553748750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553748963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553749185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553752401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"q_sys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"q_sys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553752405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"q_sys\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"q_sys\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553752805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"q_sys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"q_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553752808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'q_sys_cpu_cpu' " "Cpu: Starting RTL generation for module 'q_sys_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553752818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=q_sys_cpu_cpu --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0018_cpu_gen//q_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=q_sys_cpu_cpu --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0018_cpu_gen//q_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553752818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:33 (*) Starting Nios II generation " "Cpu: # 2025.11.19 09:02:33 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:33 (*)   Checking for plaintext license. " "Cpu: # 2025.11.19 09:02:33 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:33 (*)   Plaintext license not found. " "Cpu: # 2025.11.19 09:02:33 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:33 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2025.11.19 09:02:33 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:33 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2025.11.19 09:02:33 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:33 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.11.19 09:02:33 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:33 (*)   Creating all objects for CPU " "Cpu: # 2025.11.19 09:02:33 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:33 (*)     Testbench " "Cpu: # 2025.11.19 09:02:33 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:34 (*)     Instruction decoding " "Cpu: # 2025.11.19 09:02:34 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:34 (*)       Instruction fields " "Cpu: # 2025.11.19 09:02:34 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:34 (*)       Instruction decodes " "Cpu: # 2025.11.19 09:02:34 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:34 (*)       Signals for RTL simulation waveforms " "Cpu: # 2025.11.19 09:02:34 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:34 (*)       Instruction controls " "Cpu: # 2025.11.19 09:02:34 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:34 (*)     Pipeline frontend " "Cpu: # 2025.11.19 09:02:34 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:34 (*)     Pipeline backend " "Cpu: # 2025.11.19 09:02:34 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:35 (*)   Generating RTL from CPU objects " "Cpu: # 2025.11.19 09:02:35 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:36 (*)   Creating encrypted RTL " "Cpu: # 2025.11.19 09:02:36 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.19 09:02:36 (*) Done Nios II generation " "Cpu: # 2025.11.19 09:02:36 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'q_sys_cpu_cpu' " "Cpu: Done RTL generation for module 'q_sys_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_tse_mac: \"eth_tse\" instantiated altera_eth_tse_mac \"i_tse_mac\" " "I_tse_mac: \"eth_tse\" instantiated altera_eth_tse_mac \"i_tse_mac\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553756901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Asmi2_inst_epcq_ctrl: \"ext_epcq_flash\" instantiated altera_asmi_parallel2 \"asmi2_inst_epcq_ctrl\" " "Asmi2_inst_epcq_ctrl: \"ext_epcq_flash\" instantiated altera_asmi_parallel2 \"asmi2_inst_epcq_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_adaption_0: \"ext_epcq_flash\" instantiated altera_qspi_address_adaption \"addr_adaption_0\" " "Addr_adaption_0: \"ext_epcq_flash\" instantiated altera_qspi_address_adaption \"addr_adaption_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dispatcher_internal: \"msgdma_rx\" instantiated modular_sgdma_dispatcher \"dispatcher_internal\" " "Dispatcher_internal: \"msgdma_rx\" instantiated modular_sgdma_dispatcher \"dispatcher_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prefetcher_internal: \"msgdma_rx\" instantiated altera_msgdma_prefetcher \"prefetcher_internal\" " "Prefetcher_internal: \"msgdma_rx\" instantiated altera_msgdma_prefetcher \"prefetcher_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Write_mstr_internal: \"msgdma_rx\" instantiated dma_write_master \"write_mstr_internal\" " "Write_mstr_internal: \"msgdma_rx\" instantiated dma_write_master \"write_mstr_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Read_mstr_internal: \"msgdma_tx\" instantiated dma_read_master \"read_mstr_internal\" " "Read_mstr_internal: \"msgdma_tx\" instantiated dma_read_master \"read_mstr_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Remote_update_core: Generating top-level entity altera_remote_update_core. " "Remote_update_core: Generating top-level entity altera_remote_update_core." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Remote_update_core: \"remote_update\" instantiated altera_remote_update_core \"remote_update_core\" " "Remote_update_core: \"remote_update\" instantiated altera_remote_update_core \"remote_update_core\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Remote_update_controller: \"remote_update\" instantiated altera_avalon_remote_update_controller \"remote_update_controller\" " "Remote_update_controller: \"remote_update\" instantiated altera_avalon_remote_update_controller \"remote_update_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_epcq_flash_avl_csr_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ext_epcq_flash_avl_csr_translator\" " "Ext_epcq_flash_avl_csr_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ext_epcq_flash_avl_csr_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_epcq_flash_avl_csr_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ext_epcq_flash_avl_csr_agent\" " "Ext_epcq_flash_avl_csr_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ext_epcq_flash_avl_csr_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_epcq_flash_avl_csr_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ext_epcq_flash_avl_csr_agent_rsp_fifo\" " "Ext_epcq_flash_avl_csr_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ext_epcq_flash_avl_csr_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_epcq_flash_avl_csr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ext_epcq_flash_avl_csr_burst_adapter\" " "Ext_epcq_flash_avl_csr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ext_epcq_flash_avl_csr_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553757907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_004: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\" " "Cmd_demux_004: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_004: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_004\" " "Rsp_mux_004: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\" " "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Csr_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_csr_controller \"csr_controller\" " "Csr_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_csr_controller \"csr_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avst_fifo: \"Generating: avst_fifo\" " "Avst_fifo: \"Generating: avst_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Xip_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_xip_controller \"xip_controller\" " "Xip_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_xip_controller \"xip_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_demultiplexer_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_demultiplexer \"merlin_demultiplexer_0\" " "Merlin_demultiplexer_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_demultiplexer \"merlin_demultiplexer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Multiplexer: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_multiplexer \"multiplexer\" " "Multiplexer: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_multiplexer \"multiplexer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Asmi2_cmd_generator_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_cmd_generator \"asmi2_cmd_generator_0\" " "Asmi2_cmd_generator_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_cmd_generator \"asmi2_cmd_generator_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Asmi2_qspi_interface_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_qspi_interface \"asmi2_qspi_interface_0\" " "Asmi2_qspi_interface_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_qspi_interface \"asmi2_qspi_interface_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avst_fifo: \"xip_controller\" instantiated altera_asmi2_xip_controller \"avst_fifo\" " "Avst_fifo: \"xip_controller\" instantiated altera_asmi2_xip_controller \"avst_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys: Done \"q_sys\" with 82 modules, 255 files " "Q_sys: Done \"q_sys\" with 82 modules, 255 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553758690 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "q_sys.qsys " "Finished elaborating Platform Designer system entity \"q_sys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553759982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-reg32_arch " "Found design unit 1: reg32-reg32_arch" {  } { { "reg32/reg32.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/reg32/reg32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761191 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32/reg32.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/reg32/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/alteraip/enet_clk_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/alteraip/enet_clk_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 enet_clk_ddio " "Found entity 1: enet_clk_ddio" {  } { { "ip/AlteraIP/enet_clk_ddio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/ip/AlteraIP/enet_clk_ddio.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c10lp_rgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file c10lp_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 c10lp_rgmii " "Found entity 1: c10lp_rgmii" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/userhw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/userhw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 userhw-userhw_arch " "Found design unit 1: userhw-userhw_arch" {  } { { "userhw/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/userhw/userhw.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761205 ""} { "Info" "ISGN_ENTITY_NAME" "1 userhw " "Found entity 1: userhw" {  } { { "userhw/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/userhw/userhw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsa/rsa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rsa/rsa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rsa-arch_rsa " "Found design unit 1: rsa-arch_rsa" {  } { { "rsa/rsa.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/rsa/rsa.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761208 ""} { "Info" "ISGN_ENTITY_NAME" "1 rsa " "Found entity 1: rsa" {  } { { "rsa/rsa.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/rsa/rsa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/q_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/q_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys " "Found entity 1: q_sys" {  } { { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/mm_to_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/mm_to_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MM_to_ST_Adapter " "Found entity 1: MM_to_ST_Adapter" {  } { { "db/ip/q_sys/submodules/mm_to_st_adapter.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/mm_to_st_adapter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/st_to_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/st_to_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "db/ip/q_sys/submodules/st_to_mm_adapter.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/st_to_mm_adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_cmd_generator " "Found entity 1: altera_asmi2_cmd_generator" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761316 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_adapter_32_8 " "Found entity 2: data_adapter_32_8" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 593 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761316 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_adapter_8_32 " "Found entity 3: data_adapter_8_32" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_qspi_interface " "Found entity 1: altera_asmi2_qspi_interface" {  } { { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_qspi_interface_asmiblock " "Found entity 1: altera_asmi2_qspi_interface_asmiblock" {  } { { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_xip_controller " "Found entity 1: altera_asmi2_xip_controller" {  } { { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/q_sys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/q_sys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/q_sys/submodules/altera_default_burst_converter.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "db/ip/q_sys/submodules/altera_gpio_lite.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761706 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "db/ip/q_sys/submodules/altera_gpio_lite.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/q_sys/submodules/altera_incr_burst_converter.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/q_sys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761767 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761849 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761849 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761849 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761849 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553761892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553761971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553761971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/q_sys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/q_sys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762068 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/q_sys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher " "Found entity 1: altera_msgdma_prefetcher" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher_csr " "Found entity 1: altera_msgdma_prefetcher_csr" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher_fifo " "Found entity 1: altera_msgdma_prefetcher_fifo" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher_interrupt " "Found entity 1: altera_msgdma_prefetcher_interrupt" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher_read " "Found entity 1: altera_msgdma_prefetcher_read" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher_write_back " "Found entity 1: altera_msgdma_prefetcher_write_back" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_qspi_address_adaption " "Found entity 1: altera_qspi_address_adaption" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_qspi_address_adaption_core " "Found entity 1: altera_qspi_address_adaption_core" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_remote_update_core.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_remote_update_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_remote_update_core " "Found entity 1: altera_remote_update_core" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/q_sys/submodules/altera_reset_controller.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/q_sys/submodules/altera_reset_synchronizer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_24.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553762968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553762968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "db/ip/q_sys/submodules/altera_tse_altshifttaps.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553763026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553763096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "db/ip/q_sys/submodules/altera_tse_bin_cnt.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553763162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_clk_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553763232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "db/ip/q_sys/submodules/altera_tse_clock_crosser.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553763289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "db/ip/q_sys/submodules/altera_tse_crc328checker.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553763347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "db/ip/q_sys/submodules/altera_tse_crc328generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553763400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "db/ip/q_sys/submodules/altera_tse_crc32ctl8.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553763468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "db/ip/q_sys/submodules/altera_tse_crc32galois8.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553763528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553763608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553763682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_ecc_16x32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553763762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763841 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553763841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763918 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553763918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763995 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553763995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553763995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764078 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553764078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764165 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553764165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764251 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553764251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764340 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553764340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764398 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553764398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553764472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764531 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553764531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553764587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764657 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553764657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764717 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553764717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553764775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553764828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764901 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553764901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553764966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553764966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553765042 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553765042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553765042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553765114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553765114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553765190 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553765190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553765190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553765246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553765246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_status_crosser.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553765314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553765314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "db/ip/q_sys/submodules/altera_tse_false_path_marker.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553765318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553765318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "db/ip/q_sys/submodules/altera_tse_fifoless_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553765507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553765507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "db/ip/q_sys/submodules/altera_tse_fifoless_mac_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553765675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553765675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553765769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553765769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "db/ip/q_sys/submodules/altera_tse_gmii_io.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553765841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553765841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "db/ip/q_sys/submodules/altera_tse_gray_cnt.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553765898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553765898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "db/ip/q_sys/submodules/altera_tse_hashing.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553765973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553765973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "db/ip/q_sys/submodules/altera_tse_host_control.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553766050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553766050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "db/ip/q_sys/submodules/altera_tse_host_control_small.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553766129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553766129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_lb_read_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553766198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553766198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_lb_wrt_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553766268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553766268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "db/ip/q_sys/submodules/altera_tse_lfsr_10.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553766339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553766339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "db/ip/q_sys/submodules/altera_tse_loopback_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553766413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553766413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_control.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553766534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553766534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553766710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553766710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553766865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553766865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "db/ip/q_sys/submodules/altera_tse_magic_detection.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553766946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553766946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "db/ip/q_sys/submodules/altera_tse_mdio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553767029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553767029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "db/ip/q_sys/submodules/altera_tse_mdio_clk_gen.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553767100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553767100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553767177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553767177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "db/ip/q_sys/submodules/altera_tse_mii_rx_if.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553767254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553767254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "db/ip/q_sys/submodules/altera_tse_mii_tx_if.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553767314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553767314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "db/ip/q_sys/submodules/altera_tse_nf_rgmii_module.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553767376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553767376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "db/ip/q_sys/submodules/altera_tse_ph_calculator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553767447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553767447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "db/ip/q_sys/submodules/altera_tse_pipeline_base.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553767514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553767514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "db/ip/q_sys/submodules/altera_tse_pipeline_stage.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553767588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553767588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553767744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553767744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map_small.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553767896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553767896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553767931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553767931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_retransmit_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553768030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553768030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553768053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553768053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553768077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553768077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_module.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553768104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553768104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553768132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553768132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553768157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553768157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553768253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553768253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553768341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553768341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553768427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553768427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553768513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553768513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553768608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553768608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_ff_length.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553768678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553768678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553768784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553768784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_stat_extract.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553768873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553768873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "db/ip/q_sys/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553768942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553768942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "db/ip/q_sys/submodules/altera_tse_sdpm_gen.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553769016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553769016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "db/ip/q_sys/submodules/altera_tse_shared_mac_control.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553769115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553769115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "db/ip/q_sys/submodules/altera_tse_shared_register_map.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553769276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553769276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "db/ip/q_sys/submodules/altera_tse_timing_adapter32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553769339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553769339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "db/ip/q_sys/submodules/altera_tse_timing_adapter8.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553769411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553769411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553769488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553769488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553769564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553769564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "db/ip/q_sys/submodules/altera_tse_top_1geth.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553769659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553769659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "db/ip/q_sys/submodules/altera_tse_top_fifoless_1geth.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553769760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553769760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "db/ip/q_sys/submodules/altera_tse_top_gen_host.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553769888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553769888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553769949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553769949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553770064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553770064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553770178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553770178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "db/ip/q_sys/submodules/altera_tse_top_wo_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553770297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553770297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553770415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553770415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553770500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553770500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553770614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553770614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553770689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553770689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553770772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553770772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553770859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553770859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff_length.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553770914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553770914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553770994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553770994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_stat_extract.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/q_sys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553771213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/q_sys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/avst_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/avst_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 avst_fifo " "Found entity 1: avst_fifo" {  } { { "db/ip/q_sys/submodules/avst_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/avst_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file db/ip/q_sys/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771283 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771283 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771283 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771283 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771283 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771283 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771283 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "db/ip/q_sys/submodules/csr_block.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771394 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state db/ip/q_sys/submodules/i2c_master_bit_ctrl.v(188) " "Unrecognized synthesis attribute \"enum_state\" at db/ip/q_sys/submodules/i2c_master_bit_ctrl.v(188)" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 188 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771461 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state db/ip/q_sys/submodules/i2c_master_byte_ctrl.v(203) " "Unrecognized synthesis attribute \"enum_state\" at db/ip/q_sys/submodules/i2c_master_byte_ctrl.v(203)" {  } { { "db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/q_sys/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/q_sys/submodules/i2c_master_top.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/opencores_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/opencores_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 opencores_i2c " "Found entity 1: opencores_i2c" {  } { { "db/ip/q_sys/submodules/opencores_i2c.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/opencores_i2c.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_avalon_st_adapter " "Found entity 1: q_sys_avalon_st_adapter" {  } { { "db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_avalon_st_adapter_timing_adapter_0 " "Found entity 1: q_sys_avalon_st_adapter_timing_adapter_0" {  } { { "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: q_sys_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu " "Found entity 1: q_sys_cpu" {  } { { "db/ip/q_sys/submodules/q_sys_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553771657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553771657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_ic_data_module " "Found entity 1: q_sys_cpu_cpu_ic_data_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_cpu_cpu_ic_tag_module " "Found entity 2: q_sys_cpu_cpu_ic_tag_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "3 q_sys_cpu_cpu_bht_module " "Found entity 3: q_sys_cpu_cpu_bht_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "4 q_sys_cpu_cpu_register_bank_a_module " "Found entity 4: q_sys_cpu_cpu_register_bank_a_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "5 q_sys_cpu_cpu_register_bank_b_module " "Found entity 5: q_sys_cpu_cpu_register_bank_b_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "6 q_sys_cpu_cpu_dc_tag_module " "Found entity 6: q_sys_cpu_cpu_dc_tag_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "7 q_sys_cpu_cpu_dc_data_module " "Found entity 7: q_sys_cpu_cpu_dc_data_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "8 q_sys_cpu_cpu_dc_victim_module " "Found entity 8: q_sys_cpu_cpu_dc_victim_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "9 q_sys_cpu_cpu_nios2_oci_debug " "Found entity 9: q_sys_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "10 q_sys_cpu_cpu_nios2_oci_break " "Found entity 10: q_sys_cpu_cpu_nios2_oci_break" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "11 q_sys_cpu_cpu_nios2_oci_xbrk " "Found entity 11: q_sys_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "12 q_sys_cpu_cpu_nios2_oci_dbrk " "Found entity 12: q_sys_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "13 q_sys_cpu_cpu_nios2_oci_itrace " "Found entity 13: q_sys_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "14 q_sys_cpu_cpu_nios2_oci_td_mode " "Found entity 14: q_sys_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "15 q_sys_cpu_cpu_nios2_oci_dtrace " "Found entity 15: q_sys_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "16 q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "17 q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "18 q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "19 q_sys_cpu_cpu_nios2_oci_fifo " "Found entity 19: q_sys_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "20 q_sys_cpu_cpu_nios2_oci_pib " "Found entity 20: q_sys_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "21 q_sys_cpu_cpu_nios2_oci_im " "Found entity 21: q_sys_cpu_cpu_nios2_oci_im" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "22 q_sys_cpu_cpu_nios2_performance_monitors " "Found entity 22: q_sys_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "23 q_sys_cpu_cpu_nios2_avalon_reg " "Found entity 23: q_sys_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "24 q_sys_cpu_cpu_ociram_sp_ram_module " "Found entity 24: q_sys_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "25 q_sys_cpu_cpu_nios2_ocimem " "Found entity 25: q_sys_cpu_cpu_nios2_ocimem" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "26 q_sys_cpu_cpu_nios2_oci " "Found entity 26: q_sys_cpu_cpu_nios2_oci" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""} { "Info" "ISGN_ENTITY_NAME" "27 q_sys_cpu_cpu " "Found entity 27: q_sys_cpu_cpu" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_debug_slave_sysclk " "Found entity 1: q_sys_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_debug_slave_tck " "Found entity 1: q_sys_cpu_cpu_debug_slave_tck" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_tck.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_debug_slave_wrapper " "Found entity 1: q_sys_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_mult_cell " "Found entity 1: q_sys_cpu_cpu_mult_cell" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_test_bench " "Found entity 1: q_sys_cpu_cpu_test_bench" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_test_bench.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_descriptor_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_descriptor_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_descriptor_memory " "Found entity 1: q_sys_descriptor_memory" {  } { { "db/ip/q_sys/submodules/q_sys_descriptor_memory.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_descriptor_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_enet_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/q_sys/submodules/q_sys_enet_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_enet_pll_dffpipe_l2c " "Found entity 1: q_sys_enet_pll_dffpipe_l2c" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772417 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_enet_pll_stdsync_sv6 " "Found entity 2: q_sys_enet_pll_stdsync_sv6" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772417 ""} { "Info" "ISGN_ENTITY_NAME" "3 q_sys_enet_pll_altpll_bju2 " "Found entity 3: q_sys_enet_pll_altpll_bju2" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772417 ""} { "Info" "ISGN_ENTITY_NAME" "4 q_sys_enet_pll " "Found entity 4: q_sys_enet_pll" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_eth_tse.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_eth_tse.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_eth_tse " "Found entity 1: q_sys_eth_tse" {  } { { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_ext_epcq_flash " "Found entity 1: q_sys_ext_epcq_flash" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl " "Found entity 1: q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller " "Found entity 1: q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0 " "Found entity 1: q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer " "Found entity 1: q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_irq_mapper " "Found entity 1: q_sys_irq_mapper" {  } { { "db/ip/q_sys/submodules/q_sys_irq_mapper.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/q_sys/submodules/q_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_jtag_uart_sim_scfifo_w " "Found entity 1: q_sys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772661 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_jtag_uart_scfifo_w " "Found entity 2: q_sys_jtag_uart_scfifo_w" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772661 ""} { "Info" "ISGN_ENTITY_NAME" "3 q_sys_jtag_uart_sim_scfifo_r " "Found entity 3: q_sys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772661 ""} { "Info" "ISGN_ENTITY_NAME" "4 q_sys_jtag_uart_scfifo_r " "Found entity 4: q_sys_jtag_uart_scfifo_r" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772661 ""} { "Info" "ISGN_ENTITY_NAME" "5 q_sys_jtag_uart " "Found entity 5: q_sys_jtag_uart" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_led_pio " "Found entity 1: q_sys_led_pio" {  } { { "db/ip/q_sys/submodules/q_sys_led_pio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0 " "Found entity 1: q_sys_mm_interconnect_0" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: q_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_demux " "Found entity 1: q_sys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: q_sys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: q_sys_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_mux " "Found entity 1: q_sys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: q_sys_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553772968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553772968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: q_sys_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773057 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router " "Found entity 2: q_sys_mm_interconnect_0_router" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773100 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router_001 " "Found entity 2: q_sys_mm_interconnect_0_router_001" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773113 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router_002 " "Found entity 2: q_sys_mm_interconnect_0_router_002" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_004_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773151 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router_004 " "Found entity 2: q_sys_mm_interconnect_0_router_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_006_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773161 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router_006 " "Found entity 2: q_sys_mm_interconnect_0_router_006" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_008_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773169 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router_008 " "Found entity 2: q_sys_mm_interconnect_0_router_008" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_demux " "Found entity 1: q_sys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: q_sys_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_demux_003 " "Found entity 1: q_sys_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_demux_004 " "Found entity 1: q_sys_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_mux " "Found entity 1: q_sys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: q_sys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_mux_002 " "Found entity 1: q_sys_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1 " "Found entity 1: q_sys_mm_interconnect_1" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_cmd_demux " "Found entity 1: q_sys_mm_interconnect_1_cmd_demux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_cmd_demux_004 " "Found entity 1: q_sys_mm_interconnect_1_cmd_demux_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_cmd_mux " "Found entity 1: q_sys_mm_interconnect_1_cmd_mux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_cmd_mux_001 " "Found entity 1: q_sys_mm_interconnect_1_cmd_mux_001" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_router_default_decode " "Found entity 1: q_sys_mm_interconnect_1_router_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773584 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_1_router " "Found entity 2: q_sys_mm_interconnect_1_router" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_router_004_default_decode " "Found entity 1: q_sys_mm_interconnect_1_router_004_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773626 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_1_router_004 " "Found entity 2: q_sys_mm_interconnect_1_router_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_router_005_default_decode " "Found entity 1: q_sys_mm_interconnect_1_router_005_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773667 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_1_router_005 " "Found entity 2: q_sys_mm_interconnect_1_router_005" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_1_router_006.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_1_router_006.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_router_006_default_decode " "Found entity 1: q_sys_mm_interconnect_1_router_006_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773677 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_1_router_006 " "Found entity 2: q_sys_mm_interconnect_1_router_006" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_rsp_demux " "Found entity 1: q_sys_mm_interconnect_1_rsp_demux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_rsp_mux " "Found entity 1: q_sys_mm_interconnect_1_rsp_mux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_rsp_mux_004 " "Found entity 1: q_sys_mm_interconnect_1_rsp_mux_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_msgdma_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_msgdma_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_msgdma_rx " "Found entity 1: q_sys_msgdma_rx" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_msgdma_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_msgdma_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_msgdma_tx " "Found entity 1: q_sys_msgdma_tx" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_onchip_ram " "Found entity 1: q_sys_onchip_ram" {  } { { "db/ip/q_sys/submodules/q_sys_onchip_ram.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_remote_update.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_remote_update.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_remote_update " "Found entity 1: q_sys_remote_update" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CSR_RESET_TIMER csr_reset_timer q_sys_remote_update_remote_update_controller.sv(273) " "Verilog HDL Declaration information at q_sys_remote_update_remote_update_controller.sv(273): object \"CSR_RESET_TIMER\" differs only in case from object \"csr_reset_timer\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 273 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763553773871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_remote_update_remote_update_controller " "Found entity 1: q_sys_remote_update_remote_update_controller" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773884 ""} { "Info" "ISGN_ENTITY_NAME" "2 avl_controller_v_series_arria10 " "Found entity 2: avl_controller_v_series_arria10" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773884 ""} { "Info" "ISGN_ENTITY_NAME" "3 avl_controller_cycloneiii_iv " "Found entity 3: avl_controller_cycloneiii_iv" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_sys_clk_timer " "Found entity 1: q_sys_sys_clk_timer" {  } { { "db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_sysid " "Found entity 1: q_sys_sysid" {  } { { "db/ip/q_sys/submodules/q_sys_sysid.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_user_dipsw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_user_dipsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_user_dipsw " "Found entity 1: q_sys_user_dipsw" {  } { { "db/ip/q_sys/submodules/q_sys_user_dipsw.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_user_dipsw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/read_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/read_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_burst_control " "Found entity 1: read_burst_control" {  } { { "db/ip/q_sys/submodules/read_burst_control.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_burst_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553773958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553773958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553774001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "db/ip/q_sys/submodules/read_signal_breakout.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553774049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "db/ip/q_sys/submodules/response_block.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553774080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v 13 13 " "Found 13 design units, including 13 entities, in source file db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_S_5022eb8d_23b491dc_E " "Found entity 1: ID_S_5022eb8d_23b491dc_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774365 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID_S_4a300f3f_39278bd3_E " "Found entity 2: ID_S_4a300f3f_39278bd3_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774365 ""} { "Info" "ISGN_ENTITY_NAME" "3 ID_S_49e5fc40_2eb2fcd_E " "Found entity 3: ID_S_49e5fc40_2eb2fcd_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774365 ""} { "Info" "ISGN_ENTITY_NAME" "4 ID_S_40d79062_5b05bec_E " "Found entity 4: ID_S_40d79062_5b05bec_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774365 ""} { "Info" "ISGN_ENTITY_NAME" "5 ID_S_1b58793a_7890c465_E " "Found entity 5: ID_S_1b58793a_7890c465_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774365 ""} { "Info" "ISGN_ENTITY_NAME" "6 ID_S_13bb3fed_719c024a_E " "Found entity 6: ID_S_13bb3fed_719c024a_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774365 ""} { "Info" "ISGN_ENTITY_NAME" "7 ID_S_5ad7685_4a903964_E " "Found entity 7: ID_S_5ad7685_4a903964_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 996 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774365 ""} { "Info" "ISGN_ENTITY_NAME" "8 ID_S_3737a5ef_84b9e8f_E " "Found entity 8: ID_S_3737a5ef_84b9e8f_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774365 ""} { "Info" "ISGN_ENTITY_NAME" "9 sll_ca_hbc_t001 " "Found entity 9: sll_ca_hbc_t001" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774365 ""} { "Info" "ISGN_ENTITY_NAME" "10 sll_ca_hbc_t001_io " "Found entity 10: sll_ca_hbc_t001_io" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774365 ""} { "Info" "ISGN_ENTITY_NAME" "11 sll_ca_hbc_t001_ddio_out " "Found entity 11: sll_ca_hbc_t001_ddio_out" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1979 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774365 ""} { "Info" "ISGN_ENTITY_NAME" "12 sll_ca_hbc_t001_syncpll " "Found entity 12: sll_ca_hbc_t001_syncpll" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774365 ""} { "Info" "ISGN_ENTITY_NAME" "13 sll_hyperbus_controller_top " "Found entity 13: sll_hyperbus_controller_top" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553774365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/q_sys/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553774367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/userhw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/q_sys/submodules/userhw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 userhw-userhw_arch " "Found design unit 1: userhw-userhw_arch" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774388 ""} { "Info" "ISGN_ENTITY_NAME" "1 userhw " "Found entity 1: userhw" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553774388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "db/ip/q_sys/submodules/write_burst_control.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553774424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553774475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "db/ip/q_sys/submodules/write_signal_breakout.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553774482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553774482 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_top i2c_master_top.v(86) " "Verilog HDL Parameter Declaration warning at i2c_master_top.v(86): Parameter Declaration in module \"i2c_master_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_top.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_top.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774581 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(368) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(368): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 368 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(369) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(369): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 369 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(370) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(370): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 370 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(371) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(371): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 371 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(372) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(372): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 372 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(373) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(373): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 373 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(374) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(374): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 374 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(375) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(375): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 375 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(376) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(376): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 376 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(377) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(377): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 377 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(378) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(378): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 378 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(379) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(379): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 379 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(380) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(380): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 380 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(381) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(381): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 381 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(382) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(382): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 382 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(383) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(383): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 383 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(384) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(384): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 384 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(385) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(385): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 385 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763553774582 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c10lp_rgmii " "Elaborating entity \"c10lp_rgmii\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763553775797 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "system_resetn c10lp_rgmii.v(88) " "Verilog HDL or VHDL warning at c10lp_rgmii.v(88): object \"system_resetn\" assigned a value but never read" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553775797 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 c10lp_rgmii.v(117) " "Verilog HDL assignment warning at c10lp_rgmii.v(117): truncated value with size 32 to match size of target (21)" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553775797 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 c10lp_rgmii.v(119) " "Verilog HDL assignment warning at c10lp_rgmii.v(119): truncated value with size 32 to match size of target (21)" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553775798 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "usb_full c10lp_rgmii.v(37) " "Output port \"usb_full\" at c10lp_rgmii.v(37) has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763553775798 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "usb_empty c10lp_rgmii.v(38) " "Output port \"usb_empty\" at c10lp_rgmii.v(38) has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763553775798 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "arduino_rstn c10lp_rgmii.v(50) " "Output port \"arduino_rstn\" at c10lp_rgmii.v(50) has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763553775798 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hbus_cs1n c10lp_rgmii.v(66) " "Output port \"hbus_cs1n\" at c10lp_rgmii.v(66) has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763553775798 "|c10lp_rgmii"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enet_clk_ddio enet_clk_ddio:enet_clk_ddio_inst " "Elaborating entity \"enet_clk_ddio\" for hierarchy \"enet_clk_ddio:enet_clk_ddio_inst\"" {  } { { "c10lp_rgmii.v" "enet_clk_ddio_inst" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553775811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ip/AlteraIP/enet_clk_ddio.v" "ALTDDIO_OUT_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/ip/AlteraIP/enet_clk_ddio.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553775892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ip/AlteraIP/enet_clk_ddio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/ip/AlteraIP/enet_clk_ddio.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553775901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553775901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553775901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553775901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553775901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553775901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553775901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553775901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553775901 ""}  } { { "ip/AlteraIP/enet_clk_ddio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/ip/AlteraIP/enet_clk_ddio.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553775901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_knj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_knj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_knj " "Found entity 1: ddio_out_knj" {  } { { "db/ddio_out_knj.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_out_knj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553775948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553775948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_knj enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_knj:auto_generated " "Elaborating entity \"ddio_out_knj\" for hierarchy \"enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_knj:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553775952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys q_sys:q_sys_inst " "Elaborating entity \"q_sys\" for hierarchy \"q_sys:q_sys_inst\"" {  } { { "c10lp_rgmii.v" "q_sys_inst" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553775976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu q_sys:q_sys_inst\|q_sys_cpu:cpu " "Elaborating entity \"q_sys_cpu\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\"" {  } { { "db/ip/q_sys/q_sys.v" "cpu" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553776023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu " "Elaborating entity \"q_sys_cpu_cpu\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu.v" "cpu" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553776062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_test_bench q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_test_bench:the_q_sys_cpu_cpu_test_bench " "Elaborating entity \"q_sys_cpu_cpu_test_bench\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_test_bench:the_q_sys_cpu_cpu_test_bench\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_test_bench" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 5995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553776351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_ic_data_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data " "Elaborating entity \"q_sys_cpu_cpu_ic_data_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_ic_data" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 6997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553776392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553776500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jd1 " "Found entity 1: altsyncram_5jd1" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_5jd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553776566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553776566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jd1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated " "Elaborating entity \"altsyncram_5jd1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553776573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_ic_tag_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag " "Elaborating entity \"q_sys_cpu_cpu_ic_tag_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_ic_tag" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 7063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553776636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553776659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ad1 " "Found entity 1: altsyncram_2ad1" {  } { { "db/altsyncram_2ad1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_2ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553776722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553776722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ad1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_2ad1:auto_generated " "Elaborating entity \"altsyncram_2ad1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_2ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553776730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_bht_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht " "Elaborating entity \"q_sys_cpu_cpu_bht_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_bht" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 7233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553776791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553776812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27d1 " "Found entity 1: altsyncram_27d1" {  } { { "db/altsyncram_27d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_27d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553776874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553776874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27d1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated " "Elaborating entity \"altsyncram_27d1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553776881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_register_bank_a_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a " "Elaborating entity \"q_sys_cpu_cpu_register_bank_a_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_register_bank_a" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 8190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553776935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553776956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ic1 " "Found entity 1: altsyncram_8ic1" {  } { { "db/altsyncram_8ic1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_8ic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553777020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553777020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ic1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated " "Elaborating entity \"altsyncram_8ic1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553777028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_register_bank_b_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_b_module:q_sys_cpu_cpu_register_bank_b " "Elaborating entity \"q_sys_cpu_cpu_register_bank_b_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_b_module:q_sys_cpu_cpu_register_bank_b\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_register_bank_b" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 8208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553777091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_mult_cell q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell " "Elaborating entity \"q_sys_cpu_cpu_mult_cell\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_mult_cell" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 8793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553777147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553777188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hkp2 " "Found entity 1: altera_mult_add_hkp2" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altera_mult_add_hkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553777241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553777241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hkp2 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated " "Elaborating entity \"altera_mult_add_hkp2\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553777249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "altera_mult_add_rtl1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553777366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553777419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553777460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553777485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553777568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553777821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553777851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553777931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553778015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553778044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553778073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553778163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553778823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553779004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553779036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553779101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553779127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553779212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553779300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_dc_tag_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag " "Elaborating entity \"q_sys_cpu_cpu_dc_tag_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_dc_tag" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 9215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553782961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553782987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ulc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ulc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ulc1 " "Found entity 1: altsyncram_ulc1" {  } { { "db/altsyncram_ulc1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_ulc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553783051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553783051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ulc1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ulc1:auto_generated " "Elaborating entity \"altsyncram_ulc1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ulc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_dc_data_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data " "Elaborating entity \"q_sys_cpu_cpu_dc_data_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_dc_data" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 9281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rif1 " "Found entity 1: altsyncram_rif1" {  } { { "db/altsyncram_rif1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_rif1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553783206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553783206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rif1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_rif1:auto_generated " "Elaborating entity \"altsyncram_rif1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_rif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_dc_victim_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim " "Elaborating entity \"q_sys_cpu_cpu_dc_victim_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_dc_victim" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 9393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3d1 " "Found entity 1: altsyncram_k3d1" {  } { { "db/altsyncram_k3d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_k3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553783368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553783368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3d1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated " "Elaborating entity \"altsyncram_k3d1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_debug q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_debug\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_debug" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_break q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_break:the_q_sys_cpu_cpu_nios2_oci_break " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_break\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_break:the_q_sys_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_break" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_xbrk q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_xbrk:the_q_sys_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_xbrk:the_q_sys_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_xbrk" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_dbrk q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dbrk:the_q_sys_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dbrk:the_q_sys_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_dbrk" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_itrace q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_itrace:the_q_sys_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_itrace\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_itrace:the_q_sys_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_itrace" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_dtrace q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dtrace:the_q_sys_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dtrace:the_q_sys_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_dtrace" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_td_mode q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dtrace:the_q_sys_cpu_cpu_nios2_oci_dtrace\|q_sys_cpu_cpu_nios2_oci_td_mode:q_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dtrace:the_q_sys_cpu_cpu_nios2_oci_dtrace\|q_sys_cpu_cpu_nios2_oci_td_mode:q_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_fifo q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_pib q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_pib:the_q_sys_cpu_cpu_nios2_oci_pib " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_pib\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_pib:the_q_sys_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_pib" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553783988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_im q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_im:the_q_sys_cpu_cpu_nios2_oci_im " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_im\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_im:the_q_sys_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_im" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_avalon_reg q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_avalon_reg:the_q_sys_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"q_sys_cpu_cpu_nios2_avalon_reg\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_avalon_reg:the_q_sys_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_avalon_reg" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_ocimem q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem " "Elaborating entity \"q_sys_cpu_cpu_nios2_ocimem\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_ocimem" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_ociram_sp_ram_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram " "Elaborating entity \"q_sys_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_ociram_sp_ram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_3c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553784241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553784241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_debug_slave_wrapper q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"q_sys_cpu_cpu_debug_slave_wrapper\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_debug_slave_wrapper" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_debug_slave_tck q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|q_sys_cpu_cpu_debug_slave_tck:the_q_sys_cpu_cpu_debug_slave_tck " "Elaborating entity \"q_sys_cpu_cpu_debug_slave_tck\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|q_sys_cpu_cpu_debug_slave_tck:the_q_sys_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" "the_q_sys_cpu_cpu_debug_slave_tck" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_debug_slave_sysclk q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|q_sys_cpu_cpu_debug_slave_sysclk:the_q_sys_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"q_sys_cpu_cpu_debug_slave_sysclk\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|q_sys_cpu_cpu_debug_slave_sysclk:the_q_sys_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" "the_q_sys_cpu_cpu_debug_slave_sysclk" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" "q_sys_cpu_cpu_debug_slave_phy" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_descriptor_memory q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory " "Elaborating entity \"q_sys_descriptor_memory\" for hierarchy \"q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\"" {  } { { "db/ip/q_sys/q_sys.v" "descriptor_memory" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_descriptor_memory.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_descriptor_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_descriptor_memory.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_descriptor_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553784748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file q_sys_descriptor_memory.hex " "Parameter \"init_file\" = \"q_sys_descriptor_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553784748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553784748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553784748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553784748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553784748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553784748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553784748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553784748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553784748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553784748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553784748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553784748 ""}  } { { "db/ip/q_sys/submodules/q_sys_descriptor_memory.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_descriptor_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553784748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6h1 " "Found entity 1: altsyncram_q6h1" {  } { { "db/altsyncram_q6h1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_q6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553784805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553784805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6h1 q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\|altsyncram_q6h1:auto_generated " "Elaborating entity \"altsyncram_q6h1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\|altsyncram_q6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553784812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_enet_pll q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll " "Elaborating entity \"q_sys_enet_pll\" for hierarchy \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\"" {  } { { "db/ip/q_sys/q_sys.v" "enet_pll" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553785127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_enet_pll_stdsync_sv6 q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"q_sys_enet_pll_stdsync_sv6\" for hierarchy \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "stdsync2" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553785142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_enet_pll_dffpipe_l2c q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_stdsync_sv6:stdsync2\|q_sys_enet_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"q_sys_enet_pll_dffpipe_l2c\" for hierarchy \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_stdsync_sv6:stdsync2\|q_sys_enet_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "dffpipe3" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553785157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_enet_pll_altpll_bju2 q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1 " "Elaborating entity \"q_sys_enet_pll_altpll_bju2\" for hierarchy \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\"" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "sd1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553785173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_eth_tse q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse " "Elaborating entity \"q_sys_eth_tse\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\"" {  } { { "db/ip/q_sys/q_sys.v" "eth_tse" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553785187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_mac q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac " "Elaborating entity \"altera_eth_tse_mac\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\"" {  } { { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "i_tse_mac" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553785222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0 " "Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "reset_sync_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553785263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL " "Elaborating entity \"altera_tse_mac_control\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "U_MAC_CONTROL" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553785313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Elaborating entity \"altera_tse_register_map\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_control.v" "U_REG" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_control.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553785375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_SYNC_1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553785473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553785478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_EXCESS_COL" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553785533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_SYNC_6" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553785635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_RXCNT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553785858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" "U_SYNC_1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553785908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786060 ""}  } { { "db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553786060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dpl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dpl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dpl1 " "Found entity 1: altsyncram_dpl1" {  } { { "db/altsyncram_dpl1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_dpl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553786117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553786117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dpl1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_dpl1:auto_generated " "Elaborating entity \"altsyncram_dpl1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_dpl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_TXCNT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786375 ""}  } { { "db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553786375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dml1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dml1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dml1 " "Found entity 1: altsyncram_dml1" {  } { { "db/altsyncram_dml1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_dml1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553786434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553786434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dml1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_dml1:auto_generated " "Elaborating entity \"altsyncram_dml1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_dml1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_SYNC_8" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Elaborating entity \"altera_tse_host_control\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_control.v" "U_CTRL" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_control.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_mdio q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO " "Elaborating entity \"altera_tse_top_mdio\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "U_MDIO" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_clk_gen q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN " "Elaborating entity \"altera_tse_mdio_clk_gen\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "U_CLKGEN" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_cntl q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL " "Elaborating entity \"altera_tse_mdio_cntl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "U_CNTL" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO " "Elaborating entity \"altera_tse_mdio\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "U_MDIO" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_module q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII " "Elaborating entity \"altera_tse_rgmii_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "U_RGMII" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in4 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4 " "Elaborating entity \"altera_tse_rgmii_in4\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_module.v" "the_rgmii_in4" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_module.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" "altddio_in_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553786992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553786992 ""}  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553786992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_q2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_q2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_q2e " "Found entity 1: ddio_in_q2e" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553787035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553787035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_q2e q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated " "Elaborating entity \"ddio_in_q2e\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1 " "Elaborating entity \"altera_tse_rgmii_in1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_module.v" "the_rgmii_in1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_module.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" "altddio_in_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553787086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553787086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553787086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553787086 ""}  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553787086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_n2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_n2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_n2e " "Found entity 1: ddio_in_n2e" {  } { { "db/ddio_in_n2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_n2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553787132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553787132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_n2e q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated " "Elaborating entity \"ddio_in_n2e\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out4 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4 " "Elaborating entity \"altera_tse_rgmii_out4\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_module.v" "the_rgmii_out4" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_module.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" "altddio_out_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553787190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553787190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553787190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553787190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553787190 ""}  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553787190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_qnb " "Found entity 1: ddio_out_qnb" {  } { { "db/ddio_out_qnb.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_out_qnb.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553787237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553787237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_qnb q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_qnb:auto_generated " "Elaborating entity \"ddio_out_qnb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_qnb:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1 " "Elaborating entity \"altera_tse_rgmii_out1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_module.v" "the_rgmii_out1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_module.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" "altddio_out_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553787294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553787294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553787294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553787294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553787294 ""}  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553787294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_nnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_nnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_nnb " "Found entity 1: ddio_out_nnb" {  } { { "db/ddio_out_nnb.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_out_nnb.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553787340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553787340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_nnb q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_nnb:auto_generated " "Elaborating entity \"ddio_out_nnb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_nnb:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "U_MAC_TOP" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "U_GETH" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_1geth.v" "U_RXSTAT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_1geth.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_1geth.v" "U_RX" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_1geth.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553787996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "U_CRC" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553788138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "db/ip/q_sys/submodules/altera_tse_crc328checker.v" "U_GALS" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc328checker.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553788196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553788254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_1geth.v" "U_TXSTAT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_1geth.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553788318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_1geth.v" "U_TX" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_1geth.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553788388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "U_SYNC_3" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553788453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "U_CRC" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553788504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "db/ip/q_sys/submodules/altera_tse_crc328generator.v" "U_CTL" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc328generator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553788583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_magic_detection q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC " "Elaborating entity \"altera_tse_magic_detection\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "U_MAGIC" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553788641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "U_RXFF" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553788710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "U_SYNC_2" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553788759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "RX_DATA" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553788918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553788989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553789034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i1i1 " "Found entity 1: altsyncram_i1i1" {  } { { "db/altsyncram_i1i1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_i1i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553789099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553789099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i1i1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated " "Elaborating entity \"altsyncram_i1i1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553789105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553789171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "RX_STATUS" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553789442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "U_RAM" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553789509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553789530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esh1 " "Found entity 1: altsyncram_esh1" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553789656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553789656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_esh1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated " "Elaborating entity \"altsyncram_esh1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553789662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "U_WRT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553789723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "U_RD" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553789758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "U_SYNC_WR_G_PTR" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553789787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553789793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553789799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "U_TXFF" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553789864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "U_SYNC_1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553789907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "U_RTSM" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sh1 " "Found entity 1: altsyncram_0sh1" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553790094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sh1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated " "Elaborating entity \"altsyncram_0sh1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "TX_DATA" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fsh1 " "Found entity 1: altsyncram_fsh1" {  } { { "db/altsyncram_fsh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_fsh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553790282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fsh1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_fsh1:auto_generated " "Elaborating entity \"altsyncram_fsh1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_fsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "TX_STATUS" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" "U_RAM" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ph1 " "Found entity 1: altsyncram_2ph1" {  } { { "db/altsyncram_2ph1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_2ph1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553790724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ph1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_2ph1:auto_generated " "Elaborating entity \"altsyncram_2ph1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_2ph1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" "U_WRT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_ext_epcq_flash q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash " "Elaborating entity \"q_sys_ext_epcq_flash\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\"" {  } { { "db/ip/q_sys/q_sys.v" "ext_epcq_flash" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl " "Elaborating entity \"q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" "asmi2_inst_epcq_ctrl" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller " "Elaborating entity \"q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "csr_controller" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790936 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_rd_status q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(157) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(157): object \"write_csr_rd_status\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790937 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_isr q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(160) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(160): object \"write_csr_isr\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790937 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_ier q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(161) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(161): object \"write_csr_ier\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_10 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(164) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(164): object \"write_csr_com_10\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_11 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(165) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(165): object \"write_csr_com_11\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_12 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(166) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(166): object \"write_csr_com_12\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_misc_14 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(168) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(168): object \"write_csr_misc_14\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_misc_15 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(169) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(169): object \"write_csr_misc_15\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_0 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(177) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(177): object \"write_csr_device_id_data_0\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(178) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(178): object \"write_csr_device_id_data_1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_2 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(179) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(179): object \"write_csr_device_id_data_2\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_3 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(180) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(180): object \"write_csr_device_id_data_3\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_4 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(181) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(181): object \"write_csr_device_id_data_4\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_enable q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(183) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(183): object \"read_csr_wr_enable\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_disable q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(184) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(184): object \"read_csr_wr_disable\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_status q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(185) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(185): object \"read_csr_wr_status\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_sector_erase q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(187) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(187): object \"read_csr_sector_erase\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_subsector_erase q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(188) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(188): object \"read_csr_subsector_erase\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_isr q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(189) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(189): object \"read_csr_isr\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_ier q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(190) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(190): object \"read_csr_ier\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_control q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(191) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(191): object \"read_csr_control\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_10 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(193) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(193): object \"read_csr_com_10\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_11 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(194) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(194): object \"read_csr_com_11\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_12 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(195) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(195): object \"read_csr_com_12\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_13 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(196) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(196): object \"read_csr_misc_13\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_16 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(199) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(199): object \"read_csr_misc_16\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_17 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(200) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(200): object \"read_csr_misc_17\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_18 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(201) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(201): object \"read_csr_misc_18\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_4bytes_addr_en q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(202) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(202): object \"read_csr_4bytes_addr_en\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_4bytes_addr_ex q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(203) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(203): object \"read_csr_4bytes_addr_ex\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_sector_protect q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(204) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(204): object \"read_csr_sector_protect\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_0 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(208) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(208): object \"read_csr_device_id_data_0\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(209) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(209): object \"read_csr_device_id_data_1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_2 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(210) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(210): object \"read_csr_device_id_data_2\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_3 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(211) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(211): object \"read_csr_device_id_data_3\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_4 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(212) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(212): object \"read_csr_device_id_data_4\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_14_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(493) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(493): object csr_misc_14_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 493 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763553790939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_15_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(494) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(494): object csr_misc_15_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 494 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763553790939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_18_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(497) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(497): object csr_misc_18_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 497 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763553790939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_rd_device_id_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(506) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(506): object \"csr_rd_device_id_data_reg\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790940 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_device_id_data_0_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(507) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(507): object csr_device_id_data_0_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 507 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763553790940 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_device_id_data_1_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(508) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(508): object csr_device_id_data_1_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 508 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763553790940 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_device_id_data_2_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(509) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(509): object csr_device_id_data_2_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 509 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763553790940 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_device_id_data_3_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(510) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(510): object csr_device_id_data_3_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 510 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763553790940 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_device_id_data_4_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(511) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(511): object csr_device_id_data_4_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 511 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763553790940 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(432) " "Verilog HDL assignment warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(432): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553790942 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_control_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Verilog HDL Always Construct warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564): inferring latch(es) for variable \"csr_control_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763553790943 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[1\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[1\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790952 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[2\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[2\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790952 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[3\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[3\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790952 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[8\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[8\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790952 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[9\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[9\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790952 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[10\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[10\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790952 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[11\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[11\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790952 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[12\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[12\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790952 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[13\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[13\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790952 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[14\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[14\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790952 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[15\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[15\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790952 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[16\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[16\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[17\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[17\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[18\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[18\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[19\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[19\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[20\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[20\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[21\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[21\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[22\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[22\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[23\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[23\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[24\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[24\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[25\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[25\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[26\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[26\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[27\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[27\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[28\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[28\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[29\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[29\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[30\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[30\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[31\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[31\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553790953 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_xip_controller q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller " "Elaborating entity \"altera_asmi2_xip_controller\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "xip_controller" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553790981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_wr_combi_reg altera_asmi2_xip_controller.sv(60) " "Verilog HDL or VHDL warning at altera_asmi2_xip_controller.sv(60): object \"mem_wr_combi_reg\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790982 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr_burstcount_cnt_done altera_asmi2_xip_controller.sv(75) " "Verilog HDL warning at altera_asmi2_xip_controller.sv(75): object wr_burstcount_cnt_done used but never assigned" {  } { { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 75 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763553790982 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_burst altera_asmi2_xip_controller.sv(506) " "Verilog HDL or VHDL warning at altera_asmi2_xip_controller.sv(506): object \"is_burst\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553790982 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avst_fifo q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst " "Elaborating entity \"avst_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\"" {  } { { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "avst_fifo_inst" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\"" {  } { { "db/ip/q_sys/submodules/avst_fifo.v" "avst_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/avst_fifo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0 q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0:merlin_demultiplexer_0 " "Elaborating entity \"q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0:merlin_demultiplexer_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "merlin_demultiplexer_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer " "Elaborating entity \"q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "multiplexer" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv" "arb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_cmd_generator q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0 " "Elaborating entity \"altera_asmi2_cmd_generator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "asmi2_cmd_generator_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791099 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "has_dummy altera_asmi2_cmd_generator.sv(86) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(86): object \"has_dummy\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791101 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_data_word_in altera_asmi2_cmd_generator.sv(111) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(111): object \"last_data_word_in\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791101 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "discard_rsp_pck altera_asmi2_cmd_generator.sv(112) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(112): object \"discard_rsp_pck\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791102 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_cmd_eop_reg altera_asmi2_cmd_generator.sv(114) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(114): object \"in_cmd_eop_reg\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791102 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "has_data_in_reg altera_asmi2_cmd_generator.sv(498) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(498): object \"has_data_in_reg\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 498 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791102 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 altera_asmi2_cmd_generator.sv(144) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(144): truncated value with size 9 to match size of target (8)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553791102 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 altera_asmi2_cmd_generator.sv(216) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(216): truncated value with size 4 to match size of target (3)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553791103 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(446) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(446): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553791106 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(453) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(453): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553791106 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(460) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(460): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553791106 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_adapter_32_8 q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_32_8:data_adapter_32_8_inst " "Elaborating entity \"data_adapter_32_8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_32_8:data_adapter_32_8_inst\"" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "data_adapter_32_8_inst" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791124 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr altera_asmi2_cmd_generator.sv(615) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(615): object \"state_read_addr\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791124 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 altera_asmi2_cmd_generator.sv(619) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(619): object \"state_d1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 619 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791124 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 altera_asmi2_cmd_generator.sv(621) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(621): object \"in_ready_d1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791124 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire altera_asmi2_cmd_generator.sv(640) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(640): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 640 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791125 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 altera_asmi2_cmd_generator.sv(646) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(646): object \"mem_readdata0\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 646 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791125 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 altera_asmi2_cmd_generator.sv(651) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(651): object \"mem_readdata1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 651 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791125 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata2 altera_asmi2_cmd_generator.sv(656) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(656): object \"mem_readdata2\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791125 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest altera_asmi2_cmd_generator.sv(663) " "Verilog HDL warning at altera_asmi2_cmd_generator.sv(663): object state_waitrequest used but never assigned" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 663 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763553791125 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 altera_asmi2_cmd_generator.sv(664) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(664): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 664 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791125 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel altera_asmi2_cmd_generator.sv(667) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(667): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 667 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791125 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_startofpacket altera_asmi2_cmd_generator.sv(671) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(671): object \"out_startofpacket\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 671 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791125 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_endofpacket altera_asmi2_cmd_generator.sv(672) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(672): object \"out_endofpacket\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791125 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty altera_asmi2_cmd_generator.sv(675) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(675): object \"out_empty\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 675 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791125 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error altera_asmi2_cmd_generator.sv(678) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(678): object \"out_error\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 678 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791125 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_asmi2_cmd_generator.sv(716) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(716): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553791125 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_asmi2_cmd_generator.sv(844) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(844): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553791127 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_asmi2_cmd_generator.sv(861) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(861): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553791127 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_adapter_8_32 q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_8_32:data_adapter_8_32_inst " "Elaborating entity \"data_adapter_8_32\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_8_32:data_adapter_8_32_inst\"" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "data_adapter_8_32_inst" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791135 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr altera_asmi2_cmd_generator.sv(942) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(942): object \"state_read_addr\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 942 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791136 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest altera_asmi2_cmd_generator.sv(987) " "Verilog HDL warning at altera_asmi2_cmd_generator.sv(987): object state_waitrequest used but never assigned" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 987 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763553791136 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 altera_asmi2_cmd_generator.sv(988) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(988): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 988 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791136 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel altera_asmi2_cmd_generator.sv(991) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(991): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 991 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791136 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error altera_asmi2_cmd_generator.sv(997) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(997): object \"out_error\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 997 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791136 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1141) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1141): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553791138 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1164) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1164): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 1164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553791138 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1190) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1190): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 1190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553791138 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1213) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1213): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 1213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553791138 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_qspi_interface q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0 " "Elaborating entity \"altera_asmi2_qspi_interface\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "asmi2_qspi_interface_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_qspi_interface_asmiblock q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface " "Elaborating entity \"altera_asmi2_qspi_interface_asmiblock\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\"" {  } { { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" "dedicated_interface" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791163 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "atom_ports_datain\[0\] altera_asmi2_qspi_interface_asmiblock.sv(29) " "Output port \"atom_ports_datain\[0\]\" at altera_asmi2_qspi_interface_asmiblock.sv(29) has no driver" {  } { { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763553791164 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "rst_controller" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/q_sys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/q_sys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_qspi_address_adaption q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|altera_qspi_address_adaption:addr_adaption_0 " "Elaborating entity \"altera_qspi_address_adaption\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|altera_qspi_address_adaption:addr_adaption_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" "addr_adaption_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_write altera_qspi_address_adaption.sv(72) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(72): object \"temp_mem_write\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791214 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_read altera_qspi_address_adaption.sv(72) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(72): object \"temp_mem_read\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791214 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_addr altera_qspi_address_adaption.sv(73) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(73): object \"temp_mem_addr\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791214 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_wrdata altera_qspi_address_adaption.sv(74) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(74): object \"temp_mem_wrdata\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791214 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_byteenable altera_qspi_address_adaption.sv(75) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(75): object \"temp_mem_byteenable\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791214 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_burstcount altera_qspi_address_adaption.sv(76) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(76): object \"temp_mem_burstcount\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791214 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_qspi_address_adaption_core q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|altera_qspi_address_adaption:addr_adaption_0\|altera_qspi_address_adaption_core:addr_adaption " "Elaborating entity \"altera_qspi_address_adaption_core\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|altera_qspi_address_adaption:addr_adaption_0\|altera_qspi_address_adaption_core:addr_adaption\"" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "addr_adaption" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791225 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_0_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_0_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791226 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_1_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_1_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791226 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_2_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_2_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791226 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_3_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_3_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791226 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_4_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_4_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791226 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_sid_combi altera_qspi_address_adaption_core.sv(92) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(92): object \"write_sid_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791226 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_mem_combi altera_qspi_address_adaption_core.sv(107) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(107): object \"read_mem_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791226 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_mem_combi altera_qspi_address_adaption_core.sv(107) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(107): object \"write_mem_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791226 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_trigger_pulse altera_qspi_address_adaption_core.sv(114) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(114): object \"reset_trigger_pulse\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763553791226 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_qspi_address_adaption_core.sv(395) " "Verilog HDL Case Statement warning at altera_qspi_address_adaption_core.sv(395): incomplete case statement has no default case item" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 395 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763553791227 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_jtag_uart q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart " "Elaborating entity \"q_sys_jtag_uart\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\"" {  } { { "db/ip/q_sys/q_sys.v" "jtag_uart" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_jtag_uart_scfifo_w q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w " "Elaborating entity \"q_sys_jtag_uart_scfifo_w\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "the_q_sys_jtag_uart_scfifo_w" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "wfifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553791458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553791458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553791458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553791458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553791458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553791458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553791458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553791458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553791458 ""}  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553791458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cr21 " "Found entity 1: scfifo_cr21" {  } { { "db/scfifo_cr21.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_cr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553791510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553791510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cr21 q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated " "Elaborating entity \"scfifo_cr21\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e011 " "Found entity 1: a_dpfifo_e011" {  } { { "db/a_dpfifo_e011.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_e011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553791543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553791543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e011 q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo " "Elaborating entity \"a_dpfifo_e011\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\"" {  } { { "db/scfifo_cr21.tdf" "dpfifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_cr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553791579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553791579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_e011.tdf" "fifo_state" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_e011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6o7 " "Found entity 1: cntr_6o7" {  } { { "db/cntr_6o7.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_6o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553791634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553791634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6o7 q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw " "Elaborating entity \"cntr_6o7\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gio1 " "Found entity 1: altsyncram_gio1" {  } { { "db/altsyncram_gio1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_gio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553791701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553791701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gio1 q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram " "Elaborating entity \"altsyncram_gio1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram\"" {  } { { "db/a_dpfifo_e011.tdf" "FIFOram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_e011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnb " "Found entity 1: cntr_qnb" {  } { { "db/cntr_qnb.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_qnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553791760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553791760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnb q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count " "Elaborating entity \"cntr_qnb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e011.tdf" "rd_ptr_count" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_e011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_jtag_uart_scfifo_r q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_r:the_q_sys_jtag_uart_scfifo_r " "Elaborating entity \"q_sys_jtag_uart_scfifo_r\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_r:the_q_sys_jtag_uart_scfifo_r\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "the_q_sys_jtag_uart_scfifo_r" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553791823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "q_sys_jtag_uart_alt_jtag_atlantic" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792198 ""}  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553792198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_led_pio q_sys:q_sys_inst\|q_sys_led_pio:led_pio " "Elaborating entity \"q_sys_led_pio\" for hierarchy \"q_sys:q_sys_inst\|q_sys_led_pio:led_pio\"" {  } { { "db/ip/q_sys/q_sys.v" "led_pio" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge q_sys:q_sys_inst\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"q_sys:q_sys_inst\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "db/ip/q_sys/q_sys.v" "mm_bridge_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_msgdma_rx q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx " "Elaborating entity \"q_sys_msgdma_rx\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\"" {  } { { "db/ip/q_sys/q_sys.v" "msgdma_rx" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\"" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "dispatcher_internal" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "db/ip/q_sys/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "db/ip/q_sys/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "db/ip/q_sys/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "db/ip/q_sys/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792419 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763553792420 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792456 ""}  } { { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553792456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2d1 " "Found entity 1: altsyncram_g2d1" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553792523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553792523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2d1 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated " "Elaborating entity \"altsyncram_g2d1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|csr_block:the_csr_block\"" {  } { { "db/ip/q_sys/submodules/dispatcher.v" "the_csr_block" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\"" {  } { { "db/ip/q_sys/submodules/dispatcher.v" "the_response_block" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\"" {  } { { "db/ip/q_sys/submodules/response_block.v" "the_response_FIFO" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/response_block.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\"" {  } { { "db/ip/q_sys/submodules/response_block.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/response_block.v" 187 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 51 " "Parameter \"lpm_width\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553792783 ""}  } { { "db/ip/q_sys/submodules/response_block.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/response_block.v" 187 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553792783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9l01 " "Found entity 1: scfifo_9l01" {  } { { "db/scfifo_9l01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_9l01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553792837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553792837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9l01 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated " "Elaborating entity \"scfifo_9l01\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gr01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gr01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gr01 " "Found entity 1: a_dpfifo_gr01" {  } { { "db/a_dpfifo_gr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_gr01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553792874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553792874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gr01 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo " "Elaborating entity \"a_dpfifo_gr01\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\"" {  } { { "db/scfifo_9l01.tdf" "dpfifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_9l01.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdh1 " "Found entity 1: altsyncram_sdh1" {  } { { "db/altsyncram_sdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_sdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553792934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553792934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sdh1 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|altsyncram_sdh1:FIFOram " "Elaborating entity \"altsyncram_sdh1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|altsyncram_sdh1:FIFOram\"" {  } { { "db/a_dpfifo_gr01.tdf" "FIFOram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_gr01.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553792949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_es8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_es8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_es8 " "Found entity 1: cmpr_es8" {  } { { "db/cmpr_es8.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cmpr_es8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553793005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553793005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cmpr_es8:almost_full_comparer " "Elaborating entity \"cmpr_es8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cmpr_es8:almost_full_comparer\"" {  } { { "db/a_dpfifo_gr01.tdf" "almost_full_comparer" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_gr01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cmpr_es8:three_comparison " "Elaborating entity \"cmpr_es8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cmpr_es8:three_comparison\"" {  } { { "db/a_dpfifo_gr01.tdf" "three_comparison" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_gr01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rnb " "Found entity 1: cntr_rnb" {  } { { "db/cntr_rnb.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_rnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553793088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553793088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rnb q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_rnb:rd_ptr_msb " "Elaborating entity \"cntr_rnb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_rnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gr01.tdf" "rd_ptr_msb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_gr01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8o7 " "Found entity 1: cntr_8o7" {  } { { "db/cntr_8o7.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_8o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553793155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553793155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8o7 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_8o7:usedw_counter " "Elaborating entity \"cntr_8o7\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_8o7:usedw_counter\"" {  } { { "db/a_dpfifo_gr01.tdf" "usedw_counter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_gr01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_snb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_snb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_snb " "Found entity 1: cntr_snb" {  } { { "db/cntr_snb.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_snb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553793219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553793219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_snb q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_snb:wr_ptr " "Elaborating entity \"cntr_snb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_snb:wr_ptr\"" {  } { { "db/a_dpfifo_gr01.tdf" "wr_ptr" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_gr01.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal " "Elaborating entity \"altera_msgdma_prefetcher\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\"" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "prefetcher_internal" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher_read q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_read:u_prefetcher_read " "Elaborating entity \"altera_msgdma_prefetcher_read\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_read:u_prefetcher_read\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "u_prefetcher_read" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_msgdma_prefetcher_read.v(231) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(231): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553793281 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_msgdma_prefetcher_read.v(233) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(233): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553793281 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_msgdma_prefetcher_read.v(252) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(252): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553793282 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_msgdma_prefetcher_read.v(254) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(254): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553793282 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_msgdma_prefetcher_read.v(275) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(275): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553793282 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_read.v(310) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(310): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553793282 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_msgdma_prefetcher_read.v(315) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(315): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553793282 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_read.v(487) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(487): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553793284 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher_write_back q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back " "Elaborating entity \"altera_msgdma_prefetcher_write_back\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "u_prefetcher_write_back" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_msgdma_prefetcher_write_back.v(195) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(195): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553793304 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_msgdma_prefetcher_write_back.v(215) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(215): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553793304 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_write_back.v(355) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(355): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553793305 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_write_back.v(358) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(358): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553793305 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_write_back.v(359) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(359): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553793305 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_write_back.v(360) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(360): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553793305 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher_fifo q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo " "Elaborating entity \"altera_msgdma_prefetcher_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "u_prefetcher_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793319 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_msgdma_prefetcher_fifo.v(124) " "Verilog HDL Case Statement information at altera_msgdma_prefetcher_fifo.v(124): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 124 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763553793321 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "the_dp_ram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793350 ""}  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553793350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tvb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tvb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tvb1 " "Found entity 1: altsyncram_tvb1" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553793411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553793411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tvb1 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated " "Elaborating entity \"altsyncram_tvb1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher_csr q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_csr:u_prefetcher_csr " "Elaborating entity \"altera_msgdma_prefetcher_csr\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_csr:u_prefetcher_csr\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "u_prefetcher_csr" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher_interrupt q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_interrupt:u_prefetcher_interrupt " "Elaborating entity \"altera_msgdma_prefetcher_interrupt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_interrupt:u_prefetcher_interrupt\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "u_prefetcher_interrupt" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal " "Elaborating entity \"write_master\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\"" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "write_mstr_internal" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793487 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(757) " "Verilog HDL Case Statement information at write_master.v(757): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 757 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763553793491 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|write_master:write_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "db/ip/q_sys/submodules/write_master.v" "the_st_to_master_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 42 " "Parameter \"lpm_width\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553793622 ""}  } { { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553793622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8211 " "Found entity 1: scfifo_8211" {  } { { "db/scfifo_8211.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_8211.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553793676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553793676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8211 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated " "Elaborating entity \"scfifo_8211\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rp01 " "Found entity 1: a_dpfifo_rp01" {  } { { "db/a_dpfifo_rp01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_rp01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553793711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553793711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rp01 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo " "Elaborating entity \"a_dpfifo_rp01\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\"" {  } { { "db/scfifo_8211.tdf" "dpfifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_8211.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iah1 " "Found entity 1: altsyncram_iah1" {  } { { "db/altsyncram_iah1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_iah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553793772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553793772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iah1 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|altsyncram_iah1:FIFOram " "Elaborating entity \"altsyncram_iah1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|altsyncram_iah1:FIFOram\"" {  } { { "db/a_dpfifo_rp01.tdf" "FIFOram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_rp01.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cs8 " "Found entity 1: cmpr_cs8" {  } { { "db/cmpr_cs8.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cmpr_cs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553793841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553793841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cs8 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cmpr_cs8:almost_full_comparer " "Elaborating entity \"cmpr_cs8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cmpr_cs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_rp01.tdf" "almost_full_comparer" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_rp01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cs8 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cmpr_cs8:three_comparison " "Elaborating entity \"cmpr_cs8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cmpr_cs8:three_comparison\"" {  } { { "db/a_dpfifo_rp01.tdf" "three_comparison" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_rp01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pnb " "Found entity 1: cntr_pnb" {  } { { "db/cntr_pnb.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_pnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553793925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553793925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pnb q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cntr_pnb:rd_ptr_msb " "Elaborating entity \"cntr_pnb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cntr_pnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_rp01.tdf" "rd_ptr_msb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_rp01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553793940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ST_to_MM_Adapter q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter " "Elaborating entity \"ST_to_MM_Adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter\"" {  } { { "db/ip/q_sys/submodules/write_master.v" "the_ST_to_MM_Adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553794009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_enable_generator q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator " "Elaborating entity \"byte_enable_generator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\"" {  } { { "db/ip/q_sys/submodules/write_master.v" "the_byte_enable_generator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553794021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\"" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "the_thirty_two_bit_byteenable_FSM" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553794033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM\"" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "lower_sixteen_bit_byteenable_FSM" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553794053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_burst_control q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control " "Elaborating entity \"write_burst_control\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control\"" {  } { { "db/ip/q_sys/submodules/write_master.v" "the_write_burst_control" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553794079 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_burst_control.v(268) " "Verilog HDL Case Statement information at write_burst_control.v(268): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/write_burst_control.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_burst_control.v" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763553794081 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|write_master:write_mstr_internal|write_burst_control:the_write_burst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_msgdma_tx q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx " "Elaborating entity \"q_sys_msgdma_tx\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\"" {  } { { "db/ip/q_sys/q_sys.v" "msgdma_tx" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553794094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\"" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "dispatcher_internal" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553794128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "db/ip/q_sys/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553794157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal " "Elaborating entity \"read_master\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\"" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "read_mstr_internal" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553794643 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "read_master.v(719) " "Verilog HDL Case Statement information at read_master.v(719): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 719 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763553794647 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MM_to_ST_Adapter q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter " "Elaborating entity \"MM_to_ST_Adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter\"" {  } { { "db/ip/q_sys/submodules/read_master.v" "the_MM_to_ST_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553794668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Elaborating entity \"scfifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\"" {  } { { "db/ip/q_sys/submodules/read_master.v" "the_master_to_st_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553794783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\"" {  } { { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553794790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553794791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553794791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553794791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553794791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553794791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553794791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553794791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553794791 ""}  } { { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553794791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_t311.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_t311.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_t311 " "Found entity 1: scfifo_t311" {  } { { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553794843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553794843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_t311 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated " "Elaborating entity \"scfifo_t311\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553794852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hr01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hr01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hr01 " "Found entity 1: a_dpfifo_hr01" {  } { { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553794879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553794879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hr01 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo " "Elaborating entity \"a_dpfifo_hr01\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\"" {  } { { "db/scfifo_t311.tdf" "dpfifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553794891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdh1 " "Found entity 1: altsyncram_tdh1" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553794938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553794938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tdh1 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram " "Elaborating entity \"altsyncram_tdh1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\"" {  } { { "db/a_dpfifo_hr01.tdf" "FIFOram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553794954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ds8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ds8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ds8 " "Found entity 1: cmpr_ds8" {  } { { "db/cmpr_ds8.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cmpr_ds8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553795009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553795009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ds8 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cmpr_ds8:almost_full_comparer " "Elaborating entity \"cmpr_ds8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cmpr_ds8:almost_full_comparer\"" {  } { { "db/a_dpfifo_hr01.tdf" "almost_full_comparer" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ds8 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cmpr_ds8:three_comparison " "Elaborating entity \"cmpr_ds8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cmpr_ds8:three_comparison\"" {  } { { "db/a_dpfifo_hr01.tdf" "three_comparison" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7o7 " "Found entity 1: cntr_7o7" {  } { { "db/cntr_7o7.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_7o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553795111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553795111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7o7 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cntr_7o7:usedw_counter " "Elaborating entity \"cntr_7o7\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cntr_7o7:usedw_counter\"" {  } { { "db/a_dpfifo_hr01.tdf" "usedw_counter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_burst_control q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control " "Elaborating entity \"read_burst_control\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control\"" {  } { { "db/ip/q_sys/submodules/read_master.v" "the_read_burst_control" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_onchip_ram q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram " "Elaborating entity \"q_sys_onchip_ram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\"" {  } { { "db/ip/q_sys/q_sys.v" "onchip_ram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_onchip_ram.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_onchip_ram.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file q_sys_onchip_ram.hex " "Parameter \"init_file\" = \"q_sys_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795225 ""}  } { { "db/ip/q_sys/submodules/q_sys_onchip_ram.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553795225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9g1 " "Found entity 1: altsyncram_e9g1" {  } { { "db/altsyncram_e9g1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_e9g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553795283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553795283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e9g1 q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_e9g1:auto_generated " "Elaborating entity \"altsyncram_e9g1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_e9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opencores_i2c q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0 " "Elaborating entity \"opencores_i2c\" for hierarchy \"q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\"" {  } { { "db/ip/q_sys/q_sys.v" "opencores_i2c_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\"" {  } { { "db/ip/q_sys/submodules/opencores_i2c.v" "i2c_master_top_inst" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/opencores_i2c.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_master_top.v(202) " "Verilog HDL assignment warning at i2c_master_top.v(202): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/q_sys/submodules/i2c_master_top.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_top.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553795665 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "db/ip/q_sys/submodules/i2c_master_top.v" "byte_controller" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_top.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_master_bit_ctrl.v(229) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(229): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553795695 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(260) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(260): truncated value with size 16 to match size of target (14)" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553795695 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(261) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(261): truncated value with size 32 to match size of target (14)" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763553795696 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(413) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(413): ignoring full_case attribute on case statement with explicit default case item" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 413 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1763553795696 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(413) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(413): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 413 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763553795696 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(409) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(409): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 409 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1763553795696 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_remote_update q_sys:q_sys_inst\|q_sys_remote_update:remote_update " "Elaborating entity \"q_sys_remote_update\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\"" {  } { { "db/ip/q_sys/q_sys.v" "remote_update" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_remote_update_core q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core " "Elaborating entity \"altera_remote_update_core\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\"" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update.v" "remote_update_core" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5 " "Elaborating entity \"lpm_counter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5\"" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "cntr5" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5\"" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 702 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553795886 ""}  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 702 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553795886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iaj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iaj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iaj " "Found entity 1: cntr_iaj" {  } { { "db/cntr_iaj.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_iaj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553795949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553795949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_iaj q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5\|cntr_iaj:auto_generated " "Elaborating entity \"cntr_iaj\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5\|cntr_iaj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553795955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6 " "Elaborating entity \"lpm_counter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6\"" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "cntr6" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6\"" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 732 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553796018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553796018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553796018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553796018 ""}  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 732 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553796018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_haj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_haj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_haj " "Found entity 1: cntr_haj" {  } { { "db/cntr_haj.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_haj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553796082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553796082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_haj q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6\|cntr_haj:auto_generated " "Elaborating entity \"cntr_haj\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6\|cntr_haj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_remote_update_remote_update_controller q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|q_sys_remote_update_remote_update_controller:remote_update_controller " "Elaborating entity \"q_sys_remote_update_remote_update_controller\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|q_sys_remote_update_remote_update_controller:remote_update_controller\"" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update.v" "remote_update_controller" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avl_controller_cycloneiii_iv q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|q_sys_remote_update_remote_update_controller:remote_update_controller\|avl_controller_cycloneiii_iv:cycloneiii_iv_ctrl " "Elaborating entity \"avl_controller_cycloneiii_iv\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|q_sys_remote_update_remote_update_controller:remote_update_controller\|avl_controller_cycloneiii_iv:cycloneiii_iv_ctrl\"" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "cycloneiii_iv_ctrl" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_hyperbus_controller_top q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0 " "Elaborating entity \"sll_hyperbus_controller_top\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\"" {  } { { "db/ip/q_sys/q_sys.v" "sll_hyperbus_controller_top_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_io q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO " "Elaborating entity \"sll_ca_hbc_t001_io\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_IO" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_syncpll q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL " "Elaborating entity \"sll_ca_hbc_t001_syncpll\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "pll_.U_SLL_HBC_T001_PLL" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "altpll_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/syncpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/syncpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncpll_altpll " "Found entity 1: syncpll_altpll" {  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553796526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553796526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncpll_altpll q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated " "Elaborating entity \"syncpll_altpll\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796536 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1666.66666666667  1666  " "Time value \"1666.66666666667 \" truncated to \"1666 \"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796538 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "3333.33333333333  3333  " "Time value \"3333.33333333333 \" truncated to \"3333 \"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_ddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ " "Elaborating entity \"sll_ca_hbc_t001_ddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_DQ" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ALTDDIO_OUT_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_62l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_62l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_62l " "Found entity 1: ddio_out_62l" {  } { { "db/ddio_out_62l.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_out_62l.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553796669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553796669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_62l q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ\|altddio_out:ALTDDIO_OUT_component\|ddio_out_62l:auto_generated " "Elaborating entity \"ddio_out_62l\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ\|altddio_out:ALTDDIO_OUT_component\|ddio_out_62l:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_ddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS " "Elaborating entity \"sll_ca_hbc_t001_ddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_RWDS" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ALTDDIO_OUT_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_v1l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_v1l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_v1l " "Found entity 1: ddio_out_v1l" {  } { { "db/ddio_out_v1l.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_out_v1l.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553796806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553796806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_v1l q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS\|altddio_out:ALTDDIO_OUT_component\|ddio_out_v1l:auto_generated " "Elaborating entity \"ddio_out_v1l\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS\|altddio_out:ALTDDIO_OUT_component\|ddio_out_v1l:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_ddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0 " "Elaborating entity \"sll_ca_hbc_t001_ddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_CLK0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ALTDDIO_OUT_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_bqk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_bqk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_bqk " "Found entity 1: ddio_out_bqk" {  } { { "db/ddio_out_bqk.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_out_bqk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553796943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553796943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_bqk q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_bqk:auto_generated " "Elaborating entity \"ddio_out_bqk\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_bqk:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553796952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_ddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n " "Elaborating entity \"sll_ca_hbc_t001_ddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_CLK0n" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ALTDDIO_OUT_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_mqk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_mqk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_mqk " "Found entity 1: ddio_out_mqk" {  } { { "db/ddio_out_mqk.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_out_mqk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553797082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553797082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_mqk q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n\|altddio_out:ALTDDIO_OUT_component\|ddio_out_mqk:auto_generated " "Elaborating entity \"ddio_out_mqk\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n\|altddio_out:ALTDDIO_OUT_component\|ddio_out_mqk:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001 q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC " "Elaborating entity \"sll_ca_hbc_t001\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_HBC" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_5022eb8d_23b491dc_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_5022eb8d_23b491dc_E:ID_S_19bb2790_485a74a7_E " "Elaborating entity \"ID_S_5022eb8d_23b491dc_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_5022eb8d_23b491dc_E:ID_S_19bb2790_485a74a7_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_19bb2790_485a74a7_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_40d79062_5b05bec_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E " "Elaborating entity \"ID_S_40d79062_5b05bec_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_30981c79_49c7799c_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_5ad7685_4a903964_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|ID_S_5ad7685_4a903964_E:ID_S_30999148_68db8198_E " "Elaborating entity \"ID_S_5ad7685_4a903964_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|ID_S_5ad7685_4a903964_E:ID_S_30999148_68db8198_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_30999148_68db8198_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|altsyncram:ID_S_30a0d7d7_4d5dde42_E " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|altsyncram:ID_S_30a0d7d7_4d5dde42_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_30a0d7d7_4d5dde42_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okk1 " "Found entity 1: altsyncram_okk1" {  } { { "db/altsyncram_okk1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_okk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553797576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553797576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_okk1 q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|altsyncram:ID_S_30a0d7d7_4d5dde42_E\|altsyncram_okk1:auto_generated " "Elaborating entity \"altsyncram_okk1\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|altsyncram:ID_S_30a0d7d7_4d5dde42_E\|altsyncram_okk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_3737a5ef_84b9e8f_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|ID_S_3737a5ef_84b9e8f_E:ID_S_188b96de_42e07c61_E " "Elaborating entity \"ID_S_3737a5ef_84b9e8f_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|ID_S_3737a5ef_84b9e8f_E:ID_S_188b96de_42e07c61_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_188b96de_42e07c61_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_13bb3fed_719c024a_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_13bb3fed_719c024a_E:ID_S_2a827d2_3b32e4e1_E " "Elaborating entity \"ID_S_13bb3fed_719c024a_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_13bb3fed_719c024a_E:ID_S_2a827d2_3b32e4e1_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_2a827d2_3b32e4e1_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_1b58793a_7890c465_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E " "Elaborating entity \"ID_S_1b58793a_7890c465_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_64e31859_6660ca3d_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_3737a5ef_84b9e8f_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|ID_S_3737a5ef_84b9e8f_E:ID_S_6961e689_3db461_E " "Elaborating entity \"ID_S_3737a5ef_84b9e8f_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|ID_S_3737a5ef_84b9e8f_E:ID_S_6961e689_3db461_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_6961e689_3db461_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_5ad7685_4a903964_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|ID_S_5ad7685_4a903964_E:ID_S_44ce66ed_3f2dbafc_E " "Elaborating entity \"ID_S_5ad7685_4a903964_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|ID_S_5ad7685_4a903964_E:ID_S_44ce66ed_3f2dbafc_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_44ce66ed_3f2dbafc_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|altsyncram:ID_S_44d5ad7c_1aabe526_E " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|altsyncram:ID_S_44d5ad7c_1aabe526_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_44d5ad7c_1aabe526_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vkk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vkk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vkk1 " "Found entity 1: altsyncram_vkk1" {  } { { "db/altsyncram_vkk1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_vkk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553797896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553797896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vkk1 q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|altsyncram:ID_S_44d5ad7c_1aabe526_E\|altsyncram_vkk1:auto_generated " "Elaborating entity \"altsyncram_vkk1\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|altsyncram:ID_S_44d5ad7c_1aabe526_E\|altsyncram_vkk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_4a300f3f_39278bd3_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_4a300f3f_39278bd3_E:ID_S_1595f496_71604ea4_E " "Elaborating entity \"ID_S_4a300f3f_39278bd3_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_4a300f3f_39278bd3_E:ID_S_1595f496_71604ea4_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_1595f496_71604ea4_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_sys_clk_timer q_sys:q_sys_inst\|q_sys_sys_clk_timer:sys_clk_timer " "Elaborating entity \"q_sys_sys_clk_timer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/q_sys/q_sys.v" "sys_clk_timer" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553797991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_sysid q_sys:q_sys_inst\|q_sys_sysid:sysid " "Elaborating entity \"q_sys_sysid\" for hierarchy \"q_sys:q_sys_inst\|q_sys_sysid:sysid\"" {  } { { "db/ip/q_sys/q_sys.v" "sysid" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_user_dipsw q_sys:q_sys_inst\|q_sys_user_dipsw:user_dipsw " "Elaborating entity \"q_sys_user_dipsw\" for hierarchy \"q_sys:q_sys_inst\|q_sys_user_dipsw:user_dipsw\"" {  } { { "db/ip/q_sys/q_sys.v" "user_dipsw" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userhw q_sys:q_sys_inst\|userhw:userhw_0 " "Elaborating entity \"userhw\" for hierarchy \"q_sys:q_sys_inst\|userhw:userhw_0\"" {  } { { "db/ip/q_sys/q_sys.v" "userhw_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 q_sys:q_sys_inst\|userhw:userhw_0\|reg32:con " "Elaborating entity \"reg32\" for hierarchy \"q_sys:q_sys_inst\|userhw:userhw_0\|reg32:con\"" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "con" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"q_sys_mm_interconnect_0\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/q_sys/q_sys.v" "mm_interconnect_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_tx_mm_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_tx_mm_read_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "msgdma_tx_mm_read_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_rx_mm_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_rx_mm_write_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "msgdma_rx_mm_write_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ext_epcq_flash_avl_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ext_epcq_flash_avl_csr_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_csr_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:remote_update_avl_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:remote_update_avl_csr_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "remote_update_avl_csr_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ext_epcq_flash_avl_mem_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ext_epcq_flash_avl_mem_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_mem_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sll_hyperbus_controller_top_0_iavs0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sll_hyperbus_controller_top_0_iavs0_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "sll_hyperbus_controller_top_0_iavs0_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_tx_mm_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_tx_mm_read_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "msgdma_tx_mm_read_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_rx_mm_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_rx_mm_write_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "msgdma_rx_mm_write_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_epcq_flash_avl_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_epcq_flash_avl_csr_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_csr_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_epcq_flash_avl_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_epcq_flash_avl_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_csr_agent_rsp_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_csr_agent_rsp_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_csr_agent_rdata_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_csr_agent_rdata_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_epcq_flash_avl_mem_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_epcq_flash_avl_mem_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_mem_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_mem_agent_rdata_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sll_hyperbus_controller_top_0_iavs0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sll_hyperbus_controller_top_0_iavs0_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "sll_hyperbus_controller_top_0_iavs0_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router:router " "Elaborating entity \"q_sys_mm_interconnect_0_router\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router:router\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "router" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router:router\|q_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router:router\|q_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_001 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"q_sys_mm_interconnect_0_router_001\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "router_001" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_001_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_001:router_001\|q_sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_001:router_001\|q_sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_002 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"q_sys_mm_interconnect_0_router_002\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "router_002" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_002_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_002:router_002\|q_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_002:router_002\|q_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_004 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"q_sys_mm_interconnect_0_router_004\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "router_004" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_004_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_004:router_004\|q_sys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_004:router_004\|q_sys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_006 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"q_sys_mm_interconnect_0_router_006\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "router_006" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_006_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_006:router_006\|q_sys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_006:router_006\|q_sys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_008 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"q_sys_mm_interconnect_0_router_008\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "router_008" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_008_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_008:router_008\|q_sys_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_0_router_008_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_008:router_008\|q_sys_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_csr_burst_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553798998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_mem_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_mem_burst_adapter\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_mem_burst_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_mem_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_mem_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cpu_debug_mem_slave_burst_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_cmd_demux q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"q_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cmd_demux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_cmd_demux_001 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"q_sys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_cmd_demux_002 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"q_sys_mm_interconnect_0_cmd_demux_002\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_cmd_mux q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"q_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cmd_mux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_cmd_mux_002 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"q_sys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_cmd_mux_004 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"q_sys_mm_interconnect_0_cmd_mux_004\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_rsp_demux q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"q_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "rsp_demux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_rsp_demux_002 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"q_sys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_rsp_demux_003 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"q_sys_mm_interconnect_0_rsp_demux_003\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_rsp_demux_004 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"q_sys_mm_interconnect_0_rsp_demux_004\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_rsp_mux q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"q_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "rsp_mux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_rsp_mux_001 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"q_sys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_rsp_mux_002 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"q_sys_mm_interconnect_0_rsp_mux_002\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "crosser" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 4010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_avalon_st_adapter q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"q_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 4277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1 q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"q_sys_mm_interconnect_1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/q_sys/q_sys.v" "mm_interconnect_1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553799891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:msgdma_rx_descriptor_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:msgdma_rx_descriptor_read_master_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_rx_descriptor_read_master_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:msgdma_rx_descriptor_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:msgdma_rx_descriptor_write_master_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_rx_descriptor_write_master_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "mm_bridge_0_m0_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:descriptor_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:descriptor_memory_s1_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "descriptor_memory_s1_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:opencores_i2c_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:opencores_i2c_0_avalon_slave_0_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "opencores_i2c_0_avalon_slave_0_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:userhw_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:userhw_0_avalon_slave_0_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "userhw_0_avalon_slave_0_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:eth_tse_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:eth_tse_control_port_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "eth_tse_control_port_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_rx_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_rx_csr_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_rx_csr_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_tx_prefetcher_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_tx_prefetcher_csr_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_tx_prefetcher_csr_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "sys_clk_timer_s1_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "led_pio_s1_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_rx_descriptor_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_rx_descriptor_read_master_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_rx_descriptor_read_master_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_tx_descriptor_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_tx_descriptor_read_master_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_tx_descriptor_read_master_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_rx_descriptor_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_rx_descriptor_write_master_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_rx_descriptor_write_master_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_tx_descriptor_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_tx_descriptor_write_master_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_tx_descriptor_write_master_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "mm_bridge_0_m0_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:descriptor_memory_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:descriptor_memory_s1_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "descriptor_memory_s1_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:descriptor_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:descriptor_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "descriptor_memory_s1_agent_rsp_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router:router " "Elaborating entity \"q_sys_mm_interconnect_1_router\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router:router\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "router" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 4486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router:router\|q_sys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_1_router_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router:router\|q_sys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router_004 q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_004:router_004 " "Elaborating entity \"q_sys_mm_interconnect_1_router_004\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_004:router_004\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "router_004" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 4550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router_004_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_004:router_004\|q_sys_mm_interconnect_1_router_004_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_1_router_004_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_004:router_004\|q_sys_mm_interconnect_1_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router_005 q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_005:router_005 " "Elaborating entity \"q_sys_mm_interconnect_1_router_005\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_005:router_005\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "router_005" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 4566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router_005_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_005:router_005\|q_sys_mm_interconnect_1_router_005_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_1_router_005_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_005:router_005\|q_sys_mm_interconnect_1_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router_006 q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_006:router_006 " "Elaborating entity \"q_sys_mm_interconnect_1_router_006\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_006:router_006\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "router_006" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 4582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router_006_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_006:router_006\|q_sys_mm_interconnect_1_router_006_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_1_router_006_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_006:router_006\|q_sys_mm_interconnect_1_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "mm_bridge_0_m0_limiter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 4824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_cmd_demux q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"q_sys_mm_interconnect_1_cmd_demux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "cmd_demux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 4841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_cmd_demux_004 q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"q_sys_mm_interconnect_1_cmd_demux_004\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_demux_004:cmd_demux_004\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "cmd_demux_004" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 4987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_cmd_mux q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"q_sys_mm_interconnect_1_cmd_mux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "cmd_mux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 5028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv" "arb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_cmd_mux_001 q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"q_sys_mm_interconnect_1_cmd_mux_001\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "cmd_mux_001" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 5045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553800966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_rsp_demux q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"q_sys_mm_interconnect_1_rsp_demux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "rsp_demux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 5290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553801063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_rsp_mux q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"q_sys_mm_interconnect_1_rsp_mux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "rsp_mux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 5528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553801174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_rsp_mux_004 q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux_004:rsp_mux_004 " "Elaborating entity \"q_sys_mm_interconnect_1_rsp_mux_004\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux_004:rsp_mux_004\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "rsp_mux_004" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 5674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553801209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv" "arb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553801246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553801252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_irq_mapper q_sys:q_sys_inst\|q_sys_irq_mapper:irq_mapper " "Elaborating entity \"q_sys_irq_mapper\" for hierarchy \"q_sys:q_sys_inst\|q_sys_irq_mapper:irq_mapper\"" {  } { { "db/ip/q_sys/q_sys.v" "irq_mapper" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553801453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_avalon_st_adapter q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"q_sys_avalon_st_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/q_sys/q_sys.v" "avalon_st_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553801466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_avalon_st_adapter_timing_adapter_0 q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"q_sys_avalon_st_adapter_timing_adapter_0\" for hierarchy \"q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v" "timing_adapter_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553801477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_avalon_st_adapter_timing_adapter_0_fifo q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"q_sys_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv" "q_sys_avalon_st_adapter_timing_adapter_0_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553801488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller q_sys:q_sys_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"q_sys:q_sys_inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/q_sys/q_sys.v" "rst_controller" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553801502 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk altpll_component 4 5 " "Port \"clk\" on the entity instantiation of \"altpll_component\" is connected to a signal of width 4. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "altpll_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2381 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1763553803803 "|c10lp_rgmii|q_sys:q_sys_inst|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0|sll_ca_hbc_t001_io:U_IO|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL|altpll:altpll_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_q_sys_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_q_sys_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_itrace" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1763553803967 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_cpu:cpu|q_sys_cpu_cpu:cpu|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci|q_sys_cpu_cpu_nios2_oci_itrace:the_q_sys_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1763553805095 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.11.19.10:03:27 Progress: Loading slda9471cee/alt_sld_fab_wrapper_hw.tcl " "2025.11.19.10:03:27 Progress: Loading slda9471cee/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553807721 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553809297 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553809432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553811280 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553811377 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553811465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553811576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553811581 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553811581 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1763553812286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda9471cee/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda9471cee/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda9471cee/alt_sld_fab.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/slda9471cee/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553812505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553812505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553812616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553812616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553812680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553812680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553812752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553812752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553812850 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553812850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553812850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553812923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553812923 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[36\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1191 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[37\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1223 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[38\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1255 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[39\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1287 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[40\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1319 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[41\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1351 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[42\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1383 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[43\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1415 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[0\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[1\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[15\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[16\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[17\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[18\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[19\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[20\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[21\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[22\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[23\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 796 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[24\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[25\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[26\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[27\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[28\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[29\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[30\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 1027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[31\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 1060 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[62\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 2083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[2\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[3\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[4\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[5\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[6\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[7\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[8\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[9\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[10\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[11\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[12\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[13\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[14\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[15\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[16\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[17\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[18\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[19\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[20\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[21\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[22\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[23\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[34\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[35\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[36\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[37\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[38\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[39\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[40\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[41\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[42\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[43\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[44\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[45\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[46\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[47\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[48\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[49\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[50\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[51\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[52\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1858 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[53\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[54\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[55\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[64\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[65\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[66\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[67\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[68\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2418 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[69\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[70\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[71\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[72\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[73\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2593 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[74\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[75\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[76\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[77\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[78\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[79\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[80\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2838 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[81\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[82\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[83\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[104\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[105\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[106\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[107\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[108\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[110\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[111\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[112\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[113\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3993 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[114\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[115\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[116\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[117\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[118\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[119\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[34\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[35\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[36\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[37\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[38\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[39\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[40\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[41\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[42\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[43\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[44\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[45\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[46\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[47\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[48\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[49\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[50\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[51\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[52\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1858 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[53\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[54\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[55\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[83\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[107\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[108\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[111\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[113\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3993 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[114\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[115\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[116\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[117\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[118\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[119\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|altsyncram_iah1:FIFOram\|q_b\[33\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|altsyncram_iah1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_iah1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_iah1.tdf" 1095 2 0 } } { "db/a_dpfifo_rp01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_rp01.tdf" 46 2 0 } } { "db/scfifo_8211.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_8211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 588 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 198 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_8211:auto_generated|a_dpfifo_rp01:dpfifo|altsyncram_iah1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[0\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[1\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[15\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[16\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[17\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[18\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[19\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[20\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[21\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[22\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[23\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 796 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[24\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[25\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[26\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[27\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[28\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[29\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[30\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 1027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[31\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 1060 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[62\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 2083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[2\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[3\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[4\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[5\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[6\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[7\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[8\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[9\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[10\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[11\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[12\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[13\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[14\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[15\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[16\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[17\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[18\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[19\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[20\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[21\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[22\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[23\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[104\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[105\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[106\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[2\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[3\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[4\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[5\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[6\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[7\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[8\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[9\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[10\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[11\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[12\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[13\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[14\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[15\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[16\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[17\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[18\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[19\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[20\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[21\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[22\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[23\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[34\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[35\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[36\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[37\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[38\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[39\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[40\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[41\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[42\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[43\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[44\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[45\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[46\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[47\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[48\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[49\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[50\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[51\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[52\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1858 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[53\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[54\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[55\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[64\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[65\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[66\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[67\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[68\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2418 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[69\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[70\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[71\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[72\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[73\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2593 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[74\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[75\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[76\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[77\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[78\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[79\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[80\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2838 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[81\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[82\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[83\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[104\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[105\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[106\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[107\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[108\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[110\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[111\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[112\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[113\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3993 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[114\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[115\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[116\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[117\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[118\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[119\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[0\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[1\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[2\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[3\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[4\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[5\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[6\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[7\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[8\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[9\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[4\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[5\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[6\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[7\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[8\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[9\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[10\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[11\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[12\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[13\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[14\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[15\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[16\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[17\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[18\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[19\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[20\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[22\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[34\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_i1i1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_i1i1.tdf" 1092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[35\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_i1i1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_i1i1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[36\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_i1i1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_i1i1.tdf" 1154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[37\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_i1i1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_i1i1.tdf" 1185 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814783 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|ram_block1a37"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1763553814783 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1763553814783 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814831 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814831 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814831 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814831 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814831 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814831 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814831 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553814831 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a103"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1763553814831 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1763553814831 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk_to_the_tse_mac " "Found clock multiplexer tx_clk_to_the_tse_mac" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1763553815360 "|c10lp_rgmii|tx_clk_to_the_tse_mac"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk_to_the_tse_mac~0 " "Found clock multiplexer tx_clk_to_the_tse_mac~0" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1763553815360 "|c10lp_rgmii|tx_clk_to_the_tse_mac~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1763553815360 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[3\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[3\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[2\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[2\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[1\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[1\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[0\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[0\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[4\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[4\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[5\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[5\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[6\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[6\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[7\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[7\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[8\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[8\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[9\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[9\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[10\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[10\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[11\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[11\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[12\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[12\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[13\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[13\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[14\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[14\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[15\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[15\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[16\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[16\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[17\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[17\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[18\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[18\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[19\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[19\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[20\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[20\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[21\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[21\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[22\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[22\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[23\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[23\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[24\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[24\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[25\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[25\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[26\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[26\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[27\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[27\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[28\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[28\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[29\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[29\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[30\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[30\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[31\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[31\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763553816050 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1763553816050 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[13\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553816218 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[14\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553816218 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[13\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553816218 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[14\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553816218 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a14"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1763553816218 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1763553816218 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553820958 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553827548 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553827548 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553827548 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553827548 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1763553827548 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1763553827548 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553827580 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553827580 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553827580 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553827580 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553827580 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553827580 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a56"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1763553827580 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1763553827580 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 42 " "Parameter WIDTH_A set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 42 " "Parameter WIDTH_B set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763553828260 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1763553828260 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1763553828260 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|Add7 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|Add7\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "Add7" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 8225 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553828262 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553828262 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553828262 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553828262 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1763553828262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553828302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 42 " "Parameter \"WIDTH_A\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 42 " "Parameter \"WIDTH_B\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828303 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553828303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsg1 " "Found entity 1: altsyncram_bsg1" {  } { { "db/altsyncram_bsg1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_bsg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553828364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553828364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553828410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828410 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553828410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsg1 " "Found entity 1: altsyncram_lsg1" {  } { { "db/altsyncram_lsg1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_lsg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553828470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553828470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553828514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828514 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553828514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9sg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9sg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9sg1 " "Found entity 1: altsyncram_9sg1" {  } { { "db/altsyncram_9sg1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_9sg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553828575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553828575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|lpm_add_sub:Add7 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|lpm_add_sub:Add7\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 8225 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553828699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|lpm_add_sub:Add7 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|lpm_add_sub:Add7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828699 ""}  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 8225 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553828699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jvi " "Found entity 1: add_sub_jvi" {  } { { "db/add_sub_jvi.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/add_sub_jvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553828762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553828762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553828884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553828884 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553828884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dp01 " "Found entity 1: mult_dp01" {  } { { "db/mult_dp01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/mult_dp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553828940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553828940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553828999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553829000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553829000 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763553829000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c011 " "Found entity 1: mult_c011" {  } { { "db/mult_c011.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/mult_c011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763553829056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553829056 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1763553831492 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "Triple-Speed Ethernet " "\"Triple-Speed Ethernet\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1763553831492 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10min_trial_edition (AE7C_0014) " "\"SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10min_trial_edition (AE7C_0014)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1763553831492 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1763553831492 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "TSE_MAC " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature TSE_MAC" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached " "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1763553831582 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1763553831582 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "sll_hyperbus_controller_top " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature sll_hyperbus_controller_top" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "This IP will be held in reset when the hardware evaluation time expires. " "This IP will be held in reset when the hardware evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1763553831582 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1763553831582 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1763553831582 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1763553831582 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1763553831582 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "10 minutes " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 10 minutes after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1763553831582 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1763553831611 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 130 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 130 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1763553831758 ""}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_SPI_HDR" "" "WYSIWYG ASMI primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_SPI" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|atom_ports_datain\[1\] " "WYSIWYG SPI primitive \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|atom_ports_datain\[1\]\" converted to equivalent logic" {  } { { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" 456 0 0 } } { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 239 0 0 } } { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" 148 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 429 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 17011 "WYSIWYG SPI primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1763553831819 ""}  } {  } 0 17010 "WYSIWYG ASMI primitives converted to equivalent logic" 0 0 "Analysis & Synthesis" 0 -1 1763553831819 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[0\] " "bidirectional pin \"pmod_d\[0\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[1\] " "bidirectional pin \"pmod_d\[1\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[2\] " "bidirectional pin \"pmod_d\[2\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[3\] " "bidirectional pin \"pmod_d\[3\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[4\] " "bidirectional pin \"pmod_d\[4\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[5\] " "bidirectional pin \"pmod_d\[5\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[6\] " "bidirectional pin \"pmod_d\[6\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[7\] " "bidirectional pin \"pmod_d\[7\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[0\] " "bidirectional pin \"usb_data\[0\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[1\] " "bidirectional pin \"usb_data\[1\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[2\] " "bidirectional pin \"usb_data\[2\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[3\] " "bidirectional pin \"usb_data\[3\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[4\] " "bidirectional pin \"usb_data\[4\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[5\] " "bidirectional pin \"usb_data\[5\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[6\] " "bidirectional pin \"usb_data\[6\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[7\] " "bidirectional pin \"usb_data\[7\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_addr\[0\] " "bidirectional pin \"usb_addr\[0\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_addr\[1\] " "bidirectional pin \"usb_addr\[1\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_scl " "bidirectional pin \"usb_scl\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_sda " "bidirectional pin \"usb_sda\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[0\] " "bidirectional pin \"gpio\[0\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[1\] " "bidirectional pin \"gpio\[1\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[2\] " "bidirectional pin \"gpio\[2\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[3\] " "bidirectional pin \"gpio\[3\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[4\] " "bidirectional pin \"gpio\[4\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[5\] " "bidirectional pin \"gpio\[5\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[6\] " "bidirectional pin \"gpio\[6\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[7\] " "bidirectional pin \"gpio\[7\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[8\] " "bidirectional pin \"gpio\[8\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[9\] " "bidirectional pin \"gpio\[9\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[10\] " "bidirectional pin \"gpio\[10\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[11\] " "bidirectional pin \"gpio\[11\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[12\] " "bidirectional pin \"gpio\[12\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[13\] " "bidirectional pin \"gpio\[13\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[14\] " "bidirectional pin \"gpio\[14\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[15\] " "bidirectional pin \"gpio\[15\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[16\] " "bidirectional pin \"gpio\[16\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[17\] " "bidirectional pin \"gpio\[17\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[18\] " "bidirectional pin \"gpio\[18\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[19\] " "bidirectional pin \"gpio\[19\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[20\] " "bidirectional pin \"gpio\[20\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[21\] " "bidirectional pin \"gpio\[21\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[22\] " "bidirectional pin \"gpio\[22\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[23\] " "bidirectional pin \"gpio\[23\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[24\] " "bidirectional pin \"gpio\[24\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[25\] " "bidirectional pin \"gpio\[25\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[26\] " "bidirectional pin \"gpio\[26\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[27\] " "bidirectional pin \"gpio\[27\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[28\] " "bidirectional pin \"gpio\[28\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[29\] " "bidirectional pin \"gpio\[29\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[30\] " "bidirectional pin \"gpio\[30\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[31\] " "bidirectional pin \"gpio\[31\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[32\] " "bidirectional pin \"gpio\[32\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[33\] " "bidirectional pin \"gpio\[33\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[34\] " "bidirectional pin \"gpio\[34\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[35\] " "bidirectional pin \"gpio\[35\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[0\] " "bidirectional pin \"arduino_io\[0\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[1\] " "bidirectional pin \"arduino_io\[1\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[2\] " "bidirectional pin \"arduino_io\[2\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[3\] " "bidirectional pin \"arduino_io\[3\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[4\] " "bidirectional pin \"arduino_io\[4\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[5\] " "bidirectional pin \"arduino_io\[5\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[6\] " "bidirectional pin \"arduino_io\[6\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[7\] " "bidirectional pin \"arduino_io\[7\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[8\] " "bidirectional pin \"arduino_io\[8\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[9\] " "bidirectional pin \"arduino_io\[9\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[10\] " "bidirectional pin \"arduino_io\[10\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[11\] " "bidirectional pin \"arduino_io\[11\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[12\] " "bidirectional pin \"arduino_io\[12\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[13\] " "bidirectional pin \"arduino_io\[13\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_sda " "bidirectional pin \"arduino_sda\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_scl " "bidirectional pin \"arduino_scl\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "c10_m10_io\[0\] " "bidirectional pin \"c10_m10_io\[0\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "c10_m10_io\[1\] " "bidirectional pin \"c10_m10_io\[1\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "c10_m10_io\[2\] " "bidirectional pin \"c10_m10_io\[2\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "c10_m10_io\[3\] " "bidirectional pin \"c10_m10_io\[3\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763553831903 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1763553831903 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/q_sys/submodules/q_sys_led_pio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_led_pio.v" 58 -1 0 } } { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 87 -1 0 } } { "db/ip/q_sys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "db/ip/q_sys/submodules/altera_reset_synchronizer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1938 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 246 -1 0 } } { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 85 -1 0 } } { "db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" 98 -1 0 } } { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 352 -1 0 } } { "db/ip/q_sys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 66 -1 0 } } { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 167 -1 0 } } { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 87 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 80 -1 0 } } { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 106 -1 0 } } { "db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" 159 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" 278 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 852 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 881 -1 0 } } { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 398 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 83 -1 0 } } { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 181 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1160 -1 0 } } { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 7639 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mdio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio.v" 94 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 273 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mdio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio.v" 255 -1 0 } } { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 177 -1 0 } } { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 178 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1130 -1 0 } } { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 139 -1 0 } } { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 203 -1 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 149 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" 245 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 183 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 270 -1 0 } } { "db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" 227 -1 0 } } { "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv" 88 -1 0 } } { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2618 -1 0 } } { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 5913 -1 0 } } { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 7648 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" 65 -1 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 228 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 155 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 127 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 193 -1 0 } } { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 845 -1 0 } } { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 446 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 193 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 366 -1 0 } } { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 5835 -1 0 } } { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 4046 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 926 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 807 -1 0 } } { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 568 -1 0 } } { "db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" 167 -1 0 } } { "db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" 176 -1 0 } } { "db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 378 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 412 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mdio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio.v" 119 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_register_map.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 2215 -1 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 231 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_register_map.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 2178 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 3222 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 1756 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_register_map.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 899 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_register_map.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 1220 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 380 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 317 -1 0 } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" 276 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 187 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 395 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 2386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1763553832031 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1763553832032 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "usb_full GND " "Pin \"usb_full\" is stuck at GND" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763553839214 "|c10lp_rgmii|usb_full"} { "Warning" "WMLS_MLS_STUCK_PIN" "usb_empty GND " "Pin \"usb_empty\" is stuck at GND" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763553839214 "|c10lp_rgmii|usb_empty"} { "Warning" "WMLS_MLS_STUCK_PIN" "arduino_rstn GND " "Pin \"arduino_rstn\" is stuck at GND" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763553839214 "|c10lp_rgmii|arduino_rstn"} { "Warning" "WMLS_MLS_STUCK_PIN" "hbus_cs1n GND " "Pin \"hbus_cs1n\" is stuck at GND" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763553839214 "|c10lp_rgmii|hbus_cs1n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1763553839214 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_4a300f3f_39278bd3_E:ID_S_1595f496_71604ea4_E\|ck_en " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_4a300f3f_39278bd3_E:ID_S_1595f496_71604ea4_E\|ck_en\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 72 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553849845 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "7 q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|dq_out_en_270_r " "Inserted 7 logic cells for Maximum Fan-Out assignment on \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|dq_out_en_270_r\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1748 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1763553849845 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1763553849845 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "674 " "674 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1763553849985 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk " "Logic cell \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "rds_clk" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1637 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553850079 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1763553850079 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553850394 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1763553852294 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 24 clocks " "Found 24 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   c10_clk50m " "  20.000   c10_clk50m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666      clkout0 " "   6.666      clkout0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_clk_125m " "   8.000 enet_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 enet_rx_clk_2m5 " " 400.000 enet_rx_clk_2m5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 enet_rx_clk_25m " "  40.000 enet_rx_clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_rx_clk_125m " "   8.000 enet_rx_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 enet_tx_clk_2m5 " " 400.000 enet_tx_clk_2m5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 enet_tx_clk_25m " "  40.000 enet_tx_clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_tx_clk_125m " "   8.000 enet_tx_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 hbus_clk_50m " "  20.000 hbus_clk_50m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " " 400.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\] " "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\] " "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  13.333 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666     rds_clk0 " "   6.666     rds_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 virt_enet_rx_clk_2m5 " " 400.000 virt_enet_rx_clk_2m5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 virt_enet_rx_clk_25m " "  40.000 virt_enet_rx_clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 virt_enet_rx_clk_125m " "   8.000 virt_enet_rx_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 virt_rwds_clk " "   6.666 virt_rwds_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763553852295 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553852295 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553852890 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1763553853108 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553853125 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1763553853458 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553853900 ""}
{ "Warning" "WCSYN_PHYSICAL_SYNTHESIS_SKIPPED_DUE_TO_TIMING_NETLIST" "" "Physical synthesis is skipping optimizations because it could not initialize the timing netlist" {  } {  } 0 128011 "Physical synthesis is skipping optimizations because it could not initialize the timing netlist" 0 0 "Analysis & Synthesis" 0 -1 1763553854052 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553854052 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/vhdl/projetofinal/FPGAEncrypt/output_files/FPGAEncrypt.map.smsg " "Generated suppressed messages file C:/vhdl/projetofinal/FPGAEncrypt/output_files/FPGAEncrypt.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553858183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763553865025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763553865025 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c10_clk_adj " "No output dependent on input pin \"c10_clk_adj\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553866100 "|c10lp_rgmii|c10_clk_adj"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enet_int " "No output dependent on input pin \"enet_int\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553866100 "|c10lp_rgmii|enet_int"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_reset_n " "No output dependent on input pin \"usb_reset_n\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553866100 "|c10lp_rgmii|usb_reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c10_usb_clk " "No output dependent on input pin \"c10_usb_clk\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553866100 "|c10lp_rgmii|c10_usb_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_wr_n " "No output dependent on input pin \"usb_wr_n\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553866100 "|c10lp_rgmii|usb_wr_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_rd_n " "No output dependent on input pin \"usb_rd_n\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553866100 "|c10lp_rgmii|usb_rd_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_oe_n " "No output dependent on input pin \"usb_oe_n\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553866100 "|c10lp_rgmii|usb_oe_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hbus_rston " "No output dependent on input pin \"hbus_rston\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553866100 "|c10lp_rgmii|hbus_rston"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hbus_intn " "No output dependent on input pin \"hbus_intn\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763553866100 "|c10lp_rgmii|hbus_intn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1763553866100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19748 " "Implemented 19748 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763553866101 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763553866101 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "88 " "Implemented 88 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1763553866101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18552 " "Implemented 18552 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763553866101 ""} { "Info" "ICUT_CUT_TM_RAMS" "1026 " "Implemented 1026 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1763553866101 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1763553866101 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1763553866101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763553866101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 831 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 831 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5429 " "Peak virtual memory: 5429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763553866309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 09:04:26 2025 " "Processing ended: Wed Nov 19 09:04:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763553866309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:47 " "Elapsed time: 00:02:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763553866309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:00 " "Total CPU time (on all processors): 00:03:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763553866309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763553866309 ""}
