// Seed: 457142510
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    output wor void id_4,
    input wor id_5,
    output uwire id_6,
    output wor id_7,
    output supply1 id_8,
    input wand id_9,
    input wor id_10
);
  wire [-1 : 1 'h0] id_12;
  wire id_13;
  wire id_14, id_15;
  assign id_8 = ~1;
  assign module_1.id_8 = 0;
  logic id_16;
  ;
  assign id_15 = id_10;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri void id_4,
    input tri1 id_5,
    input tri id_6,
    input supply0 id_7,
    input supply1 id_8,
    output logic id_9,
    input wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    input supply1 id_13,
    output uwire id_14,
    input wire id_15
);
  always_latch if (1) id_9 = 1;
  module_0 modCall_1 (
      id_6,
      id_14,
      id_2,
      id_0,
      id_0,
      id_3,
      id_14,
      id_0,
      id_14,
      id_15,
      id_12
  );
  assign id_0 = -1;
endmodule
