ENTRADAS:
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111

SALIDAS:
0000001
1001111
0010010
0000110
1001100
0100100
0100000
0001111
0000000
0000100
0001000
1100000
0110001
1000010
0110000
0111000


=======SWICTH VHDL==========
when "0000" => display <= "0000001";
when "0001" => display <= "1001111";
when "0010" => display <= "0010010";
when "0011" => display <= "0000110";
when "0100" => display <= "1001100";
when "0101" => display <= "0100100";
when "0110" => display <= "0100000";
when "0111" => display <= "0001111";
when "1000" => display <= "0000000";
when "1001" => display <= "0000100";
when "1010" => display <= "0001000";
when "1011" => display <= "1100000";
when "1100" => display <= "0110001";
when "1101" => display <= "1000010";
when "1110" => display <= "0110000";
when "1111" => display <= "0111000";
