 0x0
#define PCIE_PLL_RECONF__RECONF_WRAPPER_MASK 0xff00
#define PCIE_PLL_RECONF__RECONF_WRAPPER__SHIFT 0x8
#define PCIE_PLL_RECONF__SB_RELOCATE_EN_MASK 0xff0000
#define PCIE_PLL_RECONF__SB_RELOCATE_EN__SHIFT 0x10
#define PCIE_PLL_RECONF__SB_NEW_PORT_MASK 0xff000000
#define PCIE_PLL_RECONF__SB_NEW_PORT__SHIFT 0x18
#define PM_INTERVAL_CNTL_0__LCLK_DPM_MASK 0xff
#define PM_INTERVAL_CNTL_0__LCLK_DPM__SHIFT 0x0
#define PM_INTERVAL_CNTL_0__THERMAL_CNTL_MASK 0xff00
#define PM_INTERVAL_CNTL_0__THERMAL_CNTL__SHIFT 0x8
#define PM_INTERVAL_CNTL_0__VOLTAGE_CNTL_MASK 0xff0000
#define PM_INTERVAL_CNTL_0__VOLTAGE_CNTL__SHIFT 0x10
#define PM_INTERVAL_CNTL_0__LOADLINE_MASK 0xff000000
#define PM_INTERVAL_CNTL_0__LOADLINE__SHIFT 0x18
#define PM_INTERVAL_CNTL_1__NB_DPM_MASK 0xff
#define PM_INTERVAL_CNTL_1__NB_DPM__SHIFT 0x0
#define PM_INTERVAL_CNTL_1__AVS_PERIOD_MASK 0xff00
#define PM_INTERVAL_CNTL_1__AVS_PERIOD__SHIFT 0x8
#define PM_INTERVAL_CNTL_1__PKGPWR_PERIOD_MASK 0xff0000
#define PM_INTERVAL_CNTL_1__PKGPWR_PERIOD__SHIFT 0x10
#define PM_INTERVAL_CNTL_1__TDP_CNTL_MASK 0xff000000
#define PM_INTERVAL_CNTL_1__TDP_CNTL__SHIFT 0x18
#define PM_INTERVAL_CNTL_2__BAPM_PERIOD_MASK 0xff
#define PM_INTERVAL_CNTL_2__BAPM_PERIOD__SHIFT 0x0
#define PM_INTERVAL_CNTL_2__HTC_PERIOD_MASK 0xff00
#define PM_INTERVAL_CNTL_2__HTC_PERIOD__SHIFT 0x8
#define PM_INTERVAL_CNTL_2__TDC_PERIOD_MASK 0xff0000
#define PM_INTERVAL_CNTL_2__TDC_PERIOD__SHIFT 0x10
#define PM_INTERVAL_CNTL_2__LPMX_PERIOD_MASK 0xff000000
#define PM_INTERVAL_CNTL_2__LPMX_PERIOD__SHIFT 0x18
#define VPC_INTERVAL_CNTL__VPC_PERIOD_MASK 0xffffffff
#define VPC_INTERVAL_CNTL__VPC_PERIOD__SHIFT 0x0
#define DISP_PHY_TDP_LIMIT__DisplayPhyTdpLimit_MASK 0xffffffff
#define DISP_PHY_TDP_LIMIT__DisplayPhyTdpLimit__SHIFT 0x0
#define FCH_PWR_CREDIT__FchPwrCredit_MASK 0xffffffff
#define FCH_PWR_CREDIT__FchPwrCredit__SHIFT 0x0
#define PKGPWR_MV_AVG__Avg_Pkg_Pwr_MASK 0xffffffff
#define PKGPWR_MV_AVG__Avg_Pkg_Pwr__SHIFT 0x0
#define PACKAGE_POWER__Pkg_power_MASK 0xffffffff
#define PACKAGE_POWER__Pkg_power__SHIFT 0x0
#define PKG_PWR_CNTL__CpcGpuPerfPri_MASK 0x1
#define PKG_PWR_CNTL__CpcGpuPerfPri__SHIFT 0x0
#define PKG_PWR_CNTL__PkgPwrLimit_MASK 0x1fffe
#define PKG_PWR_CNTL__PkgPwrLimit__SHIFT 0x1
#define PKG_PWR_CNTL__FchPwrCreditScale_MASK 0x7e0000
#define PKG_PWR_CNTL__FchPwrCreditScale__SHIFT 0x11
#define PKG_PWR_CNTL__PkgHystCoeff_MASK 0x1f800000
#define PKG_PWR_CNTL__PkgHystCoeff__SHIFT 0x17
#define PKG_PWR_CNTL__RESERVED_MASK 0xe0000000
#define PKG_PWR_CNTL__RESERVED__SHIFT 0x1d
#define PKG_PWR_STATUS__GnbMinLimitSetFlag_MASK 0x1
#define PKG_PWR_STATUS__GnbMinLimitSetFlag__SHIFT 0x0
#define PKG_PWR_STATUS__PstateLimitSetFlag_MASK 0x2
#define PKG_PWR_STATUS__PstateLimitSetFlag__SHIFT 0x1
#define PKG_PWR_STATUS__PkgPwrLimit_base_MASK 0x3fffc
#define PKG_PWR_STATUS__PkgPwrLimit_base__SHIFT 0x2
#define PKG_PWR_STATUS__RESERVED_MASK 0xfc0000
#define PKG_PWR_STATUS__RESERVED__SHIFT 0x12
#define PKG_PWR_STATUS__PkgPwr_MAWt_MASK 0xff000000
#define PKG_PWR_STATUS__PkgPwr_MAWt__SHIFT 0x18
#define DISP_PHY_CONFIG__Corner_MASK 0xff
#define DISP_PHY_CONFIG__Corner__SHIFT 0x0
#define DISP_PHY_CONFIG__DispPHYConfig_MASK 0xff00
#define DISP_PHY_CONFIG__DispPHYConfig__SHIFT 0x8
#define GPU_TDP_LIMIT__Gpu_Tdp_Limit_MASK 0xffff
#define GPU_TDP_LIMIT__Gpu_Tdp_Limit__SHIFT 0x0
#define GPU_TDP_LIMIT__Reserved_MASK 0xffff0000
#define GPU_TDP_LIMIT__Reserved__SHIFT 0x10
#define EXT_API_IN_DATA_0_0__byte0_MASK 0xff
#define EXT_API_IN_DATA_0_0__byte0__SHIFT 0x0
#define EXT_API_IN_DATA_0_0__byte1_MASK 0xff00
#define EXT_API_IN_DATA_0_0__byte1__SHIFT 0x8
#define EXT_API_IN_DATA_0_0__byte2_MASK 0xff0000
#define EXT_API_IN_DATA_0_0__byte2__SHIFT 0x10
#define EXT_API_IN_DATA_0_0__byte3_MASK 0xff000000
#define EXT_API_IN_DATA_0_0__byte3__SHIFT 0x18
#define EXT_API_IN_DATA_0_1__byte0_MASK 0xff
#define EXT_API_IN_DATA_0_1__byte0__SHIFT 0x0
#define EXT_API_IN_DATA_0_1__byte1_MASK 0xff00
#define EXT_API_IN_DATA_0_1__byte1__SHIFT 0x8
#define EXT_API_IN_DATA_0_1__byte2_MASK 0xff0000
#define EXT_API_IN_