{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681659642862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681659642863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 22:40:42 2023 " "Processing started: Sun Apr 16 22:40:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681659642863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681659642863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper_8 -c wrapper_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper_8 -c wrapper_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681659642863 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1681659643631 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "wrapper_8.sv(19) " "Verilog HDL Module Instantiation warning at wrapper_8.sv(19): ignored dangling comma in List of Port Connections" {  } { { "wrapper_8.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/wrapper_8.sv" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1681659643711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_8 " "Found entity 1: wrapper_8" {  } { { "wrapper_8.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/wrapper_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681659643716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681659643716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681659643719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681659643719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/bin2dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681659643724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681659643724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681659643729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681659643729 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" design_8.sv(4) " "Verilog HDL syntax error at design_8.sv(4) near text \"output\";  expecting \")\"" {  } { { "design_8.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/design_8.sv" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1681659643732 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "design_8.sv(31) " "Verilog HDL Module Instantiation warning at design_8.sv(31): ignored dangling comma in List of Port Connections" {  } { { "design_8.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/design_8.sv" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1681659643732 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "design_8 design_8.sv(1) " "Ignored design unit \"design_8\" at design_8.sv(1) due to previous errors" {  } { { "design_8.sv" "" { Text "D:/HocTap/FPGA/Test/test8.1/design_8.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1681659643732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_8.sv 0 0 " "Found 0 design units, including 0 entities, in source file design_8.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681659643732 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681659644074 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 16 22:40:44 2023 " "Processing ended: Sun Apr 16 22:40:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681659644074 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681659644074 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681659644074 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681659644074 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681659644684 ""}
