$date
	Fri Nov  1 21:01:43 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_Serial_Adder $end
$var wire 1 ! sum $end
$var wire 4 " a [3:0] $end
$var reg 1 # SI $end
$var reg 4 $ b [0:3] $end
$var reg 1 % clear $end
$var reg 1 & clock $end
$var reg 1 ' shiftCtrl $end
$var integer 32 ( i [31:0] $end
$scope module SA $end
$var wire 1 # SI $end
$var wire 1 % clear $end
$var wire 1 & clock $end
$var wire 1 ' shiftCtrl $end
$var wire 1 ! sum $end
$var wire 1 ) q $end
$var wire 1 * cout $end
$var wire 4 + SO2 [3:0] $end
$var wire 4 , SO1 [3:0] $end
$scope module DFF $end
$var wire 1 - clock $end
$var wire 1 % not_clear $end
$var wire 1 * d $end
$var reg 1 ) q $end
$upscope $end
$scope module FA $end
$var wire 1 ) Cin $end
$var wire 1 . In1 $end
$var wire 1 / In2 $end
$var wire 1 ! Sum $end
$var wire 1 * Cout $end
$upscope $end
$scope module SR1 $end
$var wire 1 & clock $end
$var wire 1 ' en $end
$var wire 1 ! in $end
$var reg 4 0 q [3:0] $end
$upscope $end
$scope module SR2 $end
$var wire 1 & clock $end
$var wire 1 ' en $end
$var wire 1 # in $end
$var reg 4 1 q [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 1
b1010 0
0/
0.
0-
b1010 ,
b1010 +
0*
0)
bx (
1'
0&
0%
bx $
x#
b1010 "
0!
$end
#2000000000
0#
b0 (
b110 $
1%
#4000000000
1*
1.
1/
1-
b101 "
b101 ,
b101 0
b101 +
b101 1
1&
#6000000000
0-
1#
b1 (
0&
#8000000000
1!
1)
0*
0/
0.
1-
b1010 +
b1010 1
b10 "
b10 ,
b10 0
1&
#10000000000
0-
b10 (
0&
#12000000000
0!
0)
1*
1.
1/
1-
b1001 "
b1001 ,
b1001 0
b1101 +
b1101 1
1&
#14000000000
0-
0#
b11 (
0&
#16000000000
1!
1)
0*
0/
0.
1-
b110 +
b110 1
b100 "
b100 ,
b100 0
1&
#18000000000
0-
b100 (
0&
