<stg><name>applyMixer_hls<3>_Pipeline_VITIS_LOOP_166_7</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufB_im, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufB_re, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufA_im, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufA_re, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_im, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_re, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %state_cur_030126_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %state_cur_030126

]]></Node>
<StgValue><ssdm name="state_cur_030126_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:8 %store_ln166 = store i10 0, i10 %k

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc100

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc100:0 %k_1 = load i10 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc100:1 %icmp_ln166 = icmp_eq  i10 %k_1, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc100:2 %add_ln166 = add i10 %k_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc100:3 %br_ln166 = br i1 %icmp_ln166, void %for.inc100.split_ifconv, void %for.end102.exitStub

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="10">
<![CDATA[
for.inc100.split_ifconv:0 %zext_ln166 = zext i10 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="state_cur_030126_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc100.split_ifconv:6 %bufB_re_addr = getelementptr i32 %bufB_re, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="bufB_re_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="state_cur_030126_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="9">
<![CDATA[
for.inc100.split_ifconv:7 %bufB_re_load = load i9 %bufB_re_addr

]]></Node>
<StgValue><ssdm name="bufB_re_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="state_cur_030126_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc100.split_ifconv:8 %bufB_im_addr = getelementptr i32 %bufB_im, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="bufB_im_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="state_cur_030126_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="9">
<![CDATA[
for.inc100.split_ifconv:9 %bufB_im_load = load i9 %bufB_im_addr

]]></Node>
<StgValue><ssdm name="bufB_im_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="state_cur_030126_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc100.split_ifconv:10 %bufA_re_addr = getelementptr i32 %bufA_re, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="bufA_re_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="state_cur_030126_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
for.inc100.split_ifconv:11 %bufA_re_load = load i9 %bufA_re_addr

]]></Node>
<StgValue><ssdm name="bufA_re_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="state_cur_030126_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc100.split_ifconv:12 %bufA_im_addr = getelementptr i32 %bufA_im, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="bufA_im_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="state_cur_030126_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="9">
<![CDATA[
for.inc100.split_ifconv:13 %bufA_im_load = load i9 %bufA_im_addr

]]></Node>
<StgValue><ssdm name="bufA_im_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.split_ifconv:18 %store_ln166 = store i10 %add_ln166, i10 %k

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
for.end102.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc100.split_ifconv:1 %specpipeline_ln166 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln166"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc100.split_ifconv:2 %speclooptripcount_ln166 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln166"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc100.split_ifconv:3 %specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln166"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc100.split_ifconv:4 %state_re_addr = getelementptr i32 %state_re, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="state_re_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc100.split_ifconv:5 %state_im_addr = getelementptr i32 %state_im, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="state_im_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_cur_030126_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="9">
<![CDATA[
for.inc100.split_ifconv:7 %bufB_re_load = load i9 %bufB_re_addr

]]></Node>
<StgValue><ssdm name="bufB_re_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_cur_030126_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="9">
<![CDATA[
for.inc100.split_ifconv:9 %bufB_im_load = load i9 %bufB_im_addr

]]></Node>
<StgValue><ssdm name="bufB_im_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_cur_030126_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
for.inc100.split_ifconv:11 %bufA_re_load = load i9 %bufA_re_addr

]]></Node>
<StgValue><ssdm name="bufA_re_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_cur_030126_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="9">
<![CDATA[
for.inc100.split_ifconv:13 %bufA_im_load = load i9 %bufA_im_addr

]]></Node>
<StgValue><ssdm name="bufA_im_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc100.split_ifconv:14 %empty = select i1 %state_cur_030126_read, i32 %bufB_re_load, i32 %bufA_re_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc100.split_ifconv:15 %empty_57 = select i1 %state_cur_030126_read, i32 %bufB_im_load, i32 %bufA_im_load

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.inc100.split_ifconv:16 %store_ln166 = store i32 %empty, i9 %state_re_addr

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.inc100.split_ifconv:17 %store_ln166 = store i32 %empty_57, i9 %state_im_addr

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.split_ifconv:19 %br_ln166 = br void %for.inc100

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="state_re" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="state_re"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="state_im" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="state_im"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="bufB_re" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="bufB_re"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="bufB_im" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="bufB_im"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="bufA_re" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="bufA_re"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="bufA_im" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="bufA_im"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="state_cur_030126" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_cur_030126"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="StgValue_60" to="k" fromId="60" toId="5">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="62" toId="6">
</dataflow>
<dataflow id="64" from="bufB_im" to="specmemcore_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="6">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="72" from="bufB_re" to="specmemcore_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="74" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="77" from="bufA_im" to="specmemcore_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="82" from="bufA_re" to="specmemcore_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="84" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="87" from="state_im" to="specmemcore_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="88" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="92" from="state_re" to="specmemcore_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="93" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="97" from="_ssdm_op_Read.ap_auto.i1" to="state_cur_030126_read" fromId="96" toId="12">
</dataflow>
<dataflow id="98" from="state_cur_030126" to="state_cur_030126_read" fromId="59" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_99" to="store_ln166" fromId="99" toId="13">
</dataflow>
<dataflow id="101" from="k" to="store_ln166" fromId="5" toId="13">
</dataflow>
<dataflow id="102" from="k" to="k_1" fromId="5" toId="15">
</dataflow>
<dataflow id="103" from="k_1" to="icmp_ln166" fromId="15" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_104" to="icmp_ln166" fromId="104" toId="16">
</dataflow>
<dataflow id="106" from="k_1" to="add_ln166" fromId="15" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_107" to="add_ln166" fromId="107" toId="17">
</dataflow>
<dataflow id="109" from="icmp_ln166" to="br_ln166" fromId="16" toId="18">
</dataflow>
<dataflow id="110" from="k_1" to="zext_ln166" fromId="15" toId="19">
</dataflow>
<dataflow id="111" from="bufB_re" to="bufB_re_addr" fromId="55" toId="20">
</dataflow>
<dataflow id="113" from="StgValue_112" to="bufB_re_addr" fromId="112" toId="20">
</dataflow>
<dataflow id="114" from="zext_ln166" to="bufB_re_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="115" from="bufB_re_addr" to="bufB_re_load" fromId="20" toId="21">
</dataflow>
<dataflow id="116" from="bufB_im" to="bufB_im_addr" fromId="56" toId="22">
</dataflow>
<dataflow id="117" from="StgValue_112" to="bufB_im_addr" fromId="112" toId="22">
</dataflow>
<dataflow id="118" from="zext_ln166" to="bufB_im_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="119" from="bufB_im_addr" to="bufB_im_load" fromId="22" toId="23">
</dataflow>
<dataflow id="120" from="bufA_re" to="bufA_re_addr" fromId="57" toId="24">
</dataflow>
<dataflow id="121" from="StgValue_112" to="bufA_re_addr" fromId="112" toId="24">
</dataflow>
<dataflow id="122" from="zext_ln166" to="bufA_re_addr" fromId="19" toId="24">
</dataflow>
<dataflow id="123" from="bufA_re_addr" to="bufA_re_load" fromId="24" toId="25">
</dataflow>
<dataflow id="124" from="bufA_im" to="bufA_im_addr" fromId="58" toId="26">
</dataflow>
<dataflow id="125" from="StgValue_112" to="bufA_im_addr" fromId="112" toId="26">
</dataflow>
<dataflow id="126" from="zext_ln166" to="bufA_im_addr" fromId="19" toId="26">
</dataflow>
<dataflow id="127" from="bufA_im_addr" to="bufA_im_load" fromId="26" toId="27">
</dataflow>
<dataflow id="128" from="add_ln166" to="store_ln166" fromId="17" toId="28">
</dataflow>
<dataflow id="129" from="k" to="store_ln166" fromId="5" toId="28">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecPipeline" to="specpipeline_ln166" fromId="130" toId="29">
</dataflow>
<dataflow id="133" from="StgValue_132" to="specpipeline_ln166" fromId="132" toId="29">
</dataflow>
<dataflow id="135" from="StgValue_134" to="specpipeline_ln166" fromId="134" toId="29">
</dataflow>
<dataflow id="136" from="StgValue_134" to="specpipeline_ln166" fromId="134" toId="29">
</dataflow>
<dataflow id="137" from="StgValue_134" to="specpipeline_ln166" fromId="134" toId="29">
</dataflow>
<dataflow id="139" from="empty_0" to="specpipeline_ln166" fromId="138" toId="29">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln166" fromId="140" toId="30">
</dataflow>
<dataflow id="143" from="StgValue_142" to="speclooptripcount_ln166" fromId="142" toId="30">
</dataflow>
<dataflow id="144" from="StgValue_142" to="speclooptripcount_ln166" fromId="142" toId="30">
</dataflow>
<dataflow id="145" from="StgValue_142" to="speclooptripcount_ln166" fromId="142" toId="30">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopName" to="specloopname_ln166" fromId="146" toId="31">
</dataflow>
<dataflow id="149" from="empty_13" to="specloopname_ln166" fromId="148" toId="31">
</dataflow>
<dataflow id="150" from="state_re" to="state_re_addr" fromId="53" toId="32">
</dataflow>
<dataflow id="151" from="StgValue_112" to="state_re_addr" fromId="112" toId="32">
</dataflow>
<dataflow id="152" from="zext_ln166" to="state_re_addr" fromId="19" toId="32">
</dataflow>
<dataflow id="153" from="state_im" to="state_im_addr" fromId="54" toId="33">
</dataflow>
<dataflow id="154" from="StgValue_112" to="state_im_addr" fromId="112" toId="33">
</dataflow>
<dataflow id="155" from="zext_ln166" to="state_im_addr" fromId="19" toId="33">
</dataflow>
<dataflow id="156" from="bufB_re_addr" to="bufB_re_load" fromId="20" toId="34">
</dataflow>
<dataflow id="157" from="bufB_im_addr" to="bufB_im_load" fromId="22" toId="35">
</dataflow>
<dataflow id="158" from="bufA_re_addr" to="bufA_re_load" fromId="24" toId="36">
</dataflow>
<dataflow id="159" from="bufA_im_addr" to="bufA_im_load" fromId="26" toId="37">
</dataflow>
<dataflow id="160" from="state_cur_030126_read" to="empty" fromId="12" toId="38">
</dataflow>
<dataflow id="161" from="bufB_re_load" to="empty" fromId="34" toId="38">
</dataflow>
<dataflow id="162" from="bufA_re_load" to="empty" fromId="36" toId="38">
</dataflow>
<dataflow id="163" from="state_cur_030126_read" to="empty_57" fromId="12" toId="39">
</dataflow>
<dataflow id="164" from="bufB_im_load" to="empty_57" fromId="35" toId="39">
</dataflow>
<dataflow id="165" from="bufA_im_load" to="empty_57" fromId="37" toId="39">
</dataflow>
<dataflow id="166" from="empty" to="store_ln166" fromId="38" toId="40">
</dataflow>
<dataflow id="167" from="state_re_addr" to="store_ln166" fromId="32" toId="40">
</dataflow>
<dataflow id="168" from="empty_57" to="store_ln166" fromId="39" toId="41">
</dataflow>
<dataflow id="169" from="state_im_addr" to="store_ln166" fromId="33" toId="41">
</dataflow>
<dataflow id="170" from="icmp_ln166" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="171" from="state_cur_030126_read" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="172" from="state_cur_030126_read" to="StgValue_3" fromId="12" toId="3">
</dataflow>
</dataflows>


</stg>
