// Seed: 3988097630
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri id_3,
    output supply1 id_4,
    input tri id_5,
    output supply1 id_6,
    input uwire id_7,
    output wor id_8,
    input wand id_9,
    output supply1 id_10,
    output uwire id_11,
    input wor id_12,
    input wire id_13,
    output uwire id_14,
    output supply0 id_15,
    output wire id_16,
    input wand id_17,
    output wand id_18,
    output tri0 id_19,
    input tri0 id_20,
    input supply0 id_21,
    input wor id_22
    , id_25,
    output tri0 id_23
    , id_26
);
  assign id_2 = 1;
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    input  tri  id_3,
    output tri0 id_4,
    input  wand id_5,
    output tri  id_6,
    output wor  id_7,
    input  wor  id_8,
    output tri  id_9,
    output tri0 id_10,
    input  tri  id_11,
    input  wire id_12
);
  wire id_14;
  module_0(
      id_8,
      id_12,
      id_6,
      id_9,
      id_9,
      id_8,
      id_6,
      id_5,
      id_4,
      id_2,
      id_10,
      id_9,
      id_2,
      id_3,
      id_0,
      id_4,
      id_6,
      id_3,
      id_4,
      id_4,
      id_12,
      id_12,
      id_12,
      id_7
  );
  tri  id_15 = 1;
  wire id_16;
endmodule
