Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 14 20:36:56 2023
| Host         : UJJAYANTKADIAN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            4 |
|     11 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            6 |
| No           | No                    | Yes                    |              55 |           14 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              11 |            2 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------------------------------+--------------------------------+------------------+----------------+
|   Clock Signal  |                  Enable Signal                  |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------+-------------------------------------------------+--------------------------------+------------------+----------------+
|  CCLK_IBUF_BUFG |                                                 |                                |                1 |              1 |
|  clk_BUFG       | detect_pattern/E[0]                             | num_of_times/d0_next           |                1 |              4 |
|  clk_BUFG       | num_of_times/d3_reg[3]_i_2_n_0                  | num_of_times/d3_reg[3]_i_1_n_0 |                1 |              4 |
|  clk_BUFG       | num_of_times/d1_reg[3]_i_2_n_0                  | num_of_times/d1_reg[3]_i_1_n_0 |                1 |              4 |
|  clk_BUFG       | num_of_times/d2_next                            | num_of_times/d2_reg[3]_i_1_n_0 |                2 |              4 |
|  clk_BUFG       | detect_pattern/FSM_onehot_state_reg[10]_i_1_n_0 | reset_IBUF                     |                2 |             11 |
|  clk_BUFG       |                                                 |                                |                5 |             18 |
|  CCLK_IBUF_BUFG |                                                 | clk_signal/clear               |                8 |             32 |
|  clk_BUFG       |                                                 | reset_IBUF                     |               14 |             55 |
+-----------------+-------------------------------------------------+--------------------------------+------------------+----------------+


