<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd"><html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta name="viewport" content="width=device-width, initial-scale=1" /><title>foxdec-0.1.0.0: Formally Verified x86-64 Decompilation (Index)</title><link href="linuwial.css" rel="stylesheet" type="text/css" title="Linuwial" /><link rel="stylesheet" type="text/css" href="quick-jump.css" /><link rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=PT+Sans:400,400i,700" /><script src="haddock-bundle.min.js" async="async" type="text/javascript"></script><script type="text/x-mathjax-config">MathJax.Hub.Config({ tex2jax: { processClass: "mathjax", ignoreClass: ".*" } });</script><script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-AMS-MML_HTMLorMML" type="text/javascript"></script></head><body><div id="package-header"><span class="caption">foxdec-0.1.0.0: Formally Verified x86-64 Decompilation</span><ul class="links" id="page-menu"><li><a href="index.html">Contents</a></li><li><a href="doc-index.html">Index</a></li></ul></div><div id="content"><div id="index"><p class="caption">Index</p><table><tr><td class="src">AAA</td><td class="module"><a href="X86-Opcode.html#v:AAA" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">AAD</td><td class="module"><a href="X86-Opcode.html#v:AAD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">AAM</td><td class="module"><a href="X86-Opcode.html#v:AAM" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">AAS</td><td class="module"><a href="X86-Opcode.html#v:AAS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">ADC</td><td class="module"><a href="X86-Opcode.html#v:ADC" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">ADD</td><td class="module"><a href="X86-Opcode.html#v:ADD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">ADDPD</td><td class="module"><a href="X86-Opcode.html#v:ADDPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">ADDPS</td><td class="module"><a href="X86-Opcode.html#v:ADDPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">addr</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Function)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:addr" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">2 (Function)</td><td class="module"><a href="Data-JSON.html#v:addr" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">Address</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="X86-Address.html#t:Address" title="X86.Address">X86.Address</a></td></tr><tr><td class="alt">2 (Type/Class)</td><td class="module"><a href="IR-Address.html#t:Address" title="IR.Address">IR.Address</a></td></tr><tr><td class="alt">3 (Type/Class)</td><td class="module"><a href="Data-JSON_Taxonomy.html#t:Address" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">4 (Type/Class)</td><td class="module"><a href="Data-JSON.html#t:Address" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">AddressImm</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Data Constructor)</td><td class="module"><a href="Generic-Address.html#v:AddressImm" title="Generic.Address">Generic.Address</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:AddressImm" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">3 (Data Constructor)</td><td class="module"><a href="Data-JSON.html#v:AddressImm" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">AddressMinus</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Data Constructor)</td><td class="module"><a href="Generic-Address.html#v:AddressMinus" title="Generic.Address">Generic.Address</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:AddressMinus" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">3 (Data Constructor)</td><td class="module"><a href="Data-JSON.html#v:AddressMinus" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">addressof</td><td class="module"><a href="Typeclasses-HasAddress.html#v:addressof" title="Typeclasses.HasAddress">Typeclasses.HasAddress</a></td></tr><tr><td class="src">AddressPlus</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Data Constructor)</td><td class="module"><a href="Generic-Address.html#v:AddressPlus" title="Generic.Address">Generic.Address</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:AddressPlus" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">3 (Data Constructor)</td><td class="module"><a href="Data-JSON.html#v:AddressPlus" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">AddressRegister</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Data Constructor)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:AddressRegister" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-JSON.html#v:AddressRegister" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">AddressStorage</td><td class="module"><a href="Generic-Address.html#v:AddressStorage" title="Generic.Address">Generic.Address</a></td></tr><tr><td class="src">AddressTimes</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Data Constructor)</td><td class="module"><a href="Generic-Address.html#v:AddressTimes" title="Generic.Address">Generic.Address</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:AddressTimes" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">3 (Data Constructor)</td><td class="module"><a href="Data-JSON.html#v:AddressTimes" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">AddressWord64</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="Generic-Address.html#t:AddressWord64" title="Generic.Address">Generic.Address</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Generic-Address.html#v:AddressWord64" title="Generic.Address">Generic.Address</a></td></tr><tr><td class="src">address_has_instruction</td><td class="module"><a href="Data-ControlFlow.html#v:address_has_instruction" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">address_has_symbol</td><td class="module"><a href="Data-ControlFlow.html#v:address_has_symbol" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">address_is_external</td><td class="module"><a href="Data-ControlFlow.html#v:address_is_external" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">address_is_unwritable</td><td class="module"><a href="Data-MachineState.html#v:address_is_unwritable" title="Data.MachineState">Data.MachineState</a></td></tr><tr><td class="src">ADDSD</td><td class="module"><a href="X86-Opcode.html#v:ADDSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">ADDSS</td><td class="module"><a href="X86-Opcode.html#v:ADDSS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">ADDSUBPD</td><td class="module"><a href="X86-Opcode.html#v:ADDSUBPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">ADDUBPS</td><td class="module"><a href="X86-Opcode.html#v:ADDUBPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">AH</td><td class="module"><a href="X86-Register.html#v:AH" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">AL</td><td class="module"><a href="X86-Register.html#v:AL" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">allp</td><td class="module"><a href="Base.html#v:allp" title="Base">Base</a></td></tr><tr><td class="src">all_bot_satisfy</td><td class="module"><a href="Data-SimplePred.html#v:all_bot_satisfy" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">AND</td><td class="module"><a href="X86-Opcode.html#v:AND" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">And</td><td class="module"><a href="Data-SimplePred.html#v:And" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">ANDNPD</td><td class="module"><a href="X86-Opcode.html#v:ANDNPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">ANDNPS</td><td class="module"><a href="X86-Opcode.html#v:ANDNPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">ANDPD</td><td class="module"><a href="X86-Opcode.html#v:ANDPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">ANDPS</td><td class="module"><a href="X86-Opcode.html#v:ANDPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">annot</td><td class="module"><a href="Generic-Instruction.html#v:annot" title="Generic.Instruction">Generic.Instruction</a></td></tr><tr><td class="src">ARPL</td><td class="module"><a href="X86-Opcode.html#v:ARPL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Assertion</td><td class="module"><a href="Analysis-Context.html#v:Assertion" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">AX</td><td class="module"><a href="X86-Register.html#v:AX" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">BasicBlock</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Data Constructor)</td><td class="module"><a href="Generic-BasicBlock.html#v:BasicBlock" title="Generic.BasicBlock">Generic.BasicBlock</a></td></tr><tr><td class="alt">2 (Type/Class)</td><td class="module"><a href="X86-BasicBlock.html#t:BasicBlock" title="X86.BasicBlock">X86.BasicBlock</a></td></tr><tr><td class="alt">3 (Type/Class)</td><td class="module"><a href="IR-BasicBlock.html#t:BasicBlock" title="IR.BasicBlock">IR.BasicBlock</a></td></tr><tr><td class="src">basicBlocks</td><td class="module"><a href="Generic-Program.html#v:basicBlocks" title="Generic.Program">Generic.Program</a></td></tr><tr><td class="src">BH</td><td class="module"><a href="X86-Register.html#v:BH" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">Binary</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="Data-Binary.html#t:Binary" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-Binary.html#v:Binary" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">BinaryClass</td><td class="module"><a href="Data-Binary.html#t:BinaryClass" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">binary_entry</td><td class="module"><a href="Data-Binary.html#v:binary_entry" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">binary_get_relocs</td><td class="module"><a href="Data-Binary.html#v:binary_get_relocs" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">binary_get_sections_info</td><td class="module"><a href="Data-Binary.html#v:binary_get_sections_info" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">binary_get_symbols</td><td class="module"><a href="Data-Binary.html#v:binary_get_symbols" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">binary_pp</td><td class="module"><a href="Data-Binary.html#v:binary_pp" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">binary_read_data</td><td class="module"><a href="Data-Binary.html#v:binary_read_data" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">binary_read_ro_data</td><td class="module"><a href="Data-Binary.html#v:binary_read_ro_data" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">BL</td><td class="module"><a href="X86-Register.html#v:BL" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">BLENDVPD</td><td class="module"><a href="X86-Opcode.html#v:BLENDVPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">BLENDVPS</td><td class="module"><a href="X86-Opcode.html#v:BLENDVPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">BND</td><td class="module"><a href="X86-Prefix.html#v:BND" title="X86.Prefix">X86.Prefix</a></td></tr><tr><td class="src">BotSrc</td><td class="module"><a href="Data-SimplePred.html#t:BotSrc" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">Bottom</td><td class="module"><a href="Data-SimplePred.html#v:Bottom" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">BotTyp</td><td class="module"><a href="Data-SimplePred.html#t:BotTyp" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">BOUND</td><td class="module"><a href="X86-Opcode.html#v:BOUND" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">BP</td><td class="module"><a href="X86-Register.html#v:BP" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">BPL</td><td class="module"><a href="X86-Register.html#v:BPL" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">BSF</td><td class="module"><a href="X86-Opcode.html#v:BSF" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">BSR</td><td class="module"><a href="X86-Opcode.html#v:BSR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Bsr</td><td class="module"><a href="Data-SimplePred.html#v:Bsr" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">BSWAP</td><td class="module"><a href="X86-Opcode.html#v:BSWAP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Bswap</td><td class="module"><a href="Data-SimplePred.html#v:Bswap" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">BT</td><td class="module"><a href="X86-Opcode.html#v:BT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">BTC</td><td class="module"><a href="X86-Opcode.html#v:BTC" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">BTR</td><td class="module"><a href="X86-Opcode.html#v:BTR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">BTS</td><td class="module"><a href="X86-Opcode.html#v:BTS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">BX</td><td class="module"><a href="X86-Register.html#v:BX" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">bytes_to_word</td><td class="module"><a href="Base.html#v:bytes_to_word" title="Base">Base</a></td></tr><tr><td class="src">CALL</td><td class="module"><a href="X86-Opcode.html#v:CALL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">callee_saved_registers</td><td class="module"><a href="X86-Conventions.html#v:callee_saved_registers" title="X86.Conventions">X86.Conventions</a></td></tr><tr><td class="src">CALLF</td><td class="module"><a href="X86-Opcode.html#v:CALLF" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">canonicalize</td><td class="module"><a href="X86-Instruction.html#v:canonicalize" title="X86.Instruction">X86.Instruction</a></td></tr><tr><td class="src">CBW</td><td class="module"><a href="X86-Opcode.html#v:CBW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CDQ</td><td class="module"><a href="X86-Opcode.html#v:CDQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CDQE</td><td class="module"><a href="X86-Opcode.html#v:CDQE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CF</td><td class="module"><a href="X86-Flag.html#v:CF" title="X86.Flag">X86.Flag</a></td></tr><tr><td class="src">CFG</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="Analysis-Context.html#t:CFG" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Analysis-Context.html#v:CFG" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">cfg_addr_to_blockID</td><td class="module"><a href="Analysis-Context.html#v:cfg_addr_to_blockID" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">cfg_blocks</td><td class="module"><a href="Analysis-Context.html#v:cfg_blocks" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">cfg_edges</td><td class="module"><a href="Analysis-Context.html#v:cfg_edges" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">cfg_fresh</td><td class="module"><a href="Analysis-Context.html#v:cfg_fresh" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">cfg_gen</td><td class="module"><a href="Pass-CFG_Gen.html#v:cfg_gen" title="Pass.CFG_Gen">Pass.CFG_Gen</a></td></tr><tr><td class="src">cfg_instrs</td><td class="module"><a href="Analysis-Context.html#v:cfg_instrs" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">cfg_to_dot</td><td class="module"><a href="Pass-CFG_Gen.html#v:cfg_to_dot" title="Pass.CFG_Gen">Pass.CFG_Gen</a></td></tr><tr><td class="src">CH</td><td class="module"><a href="X86-Register.html#v:CH" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">CL</td><td class="module"><a href="X86-Register.html#v:CL" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">CLC</td><td class="module"><a href="X86-Opcode.html#v:CLC" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CLD</td><td class="module"><a href="X86-Opcode.html#v:CLD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CLFLUSH</td><td class="module"><a href="X86-Opcode.html#v:CLFLUSH" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CLI</td><td class="module"><a href="X86-Opcode.html#v:CLI" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CLTS</td><td class="module"><a href="X86-Opcode.html#v:CLTS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMC</td><td class="module"><a href="X86-Opcode.html#v:CMC" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVA</td><td class="module"><a href="X86-Opcode.html#v:CMOVA" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVAE</td><td class="module"><a href="X86-Opcode.html#v:CMOVAE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVB</td><td class="module"><a href="X86-Opcode.html#v:CMOVB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVBE</td><td class="module"><a href="X86-Opcode.html#v:CMOVBE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVC</td><td class="module"><a href="X86-Opcode.html#v:CMOVC" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVE</td><td class="module"><a href="X86-Opcode.html#v:CMOVE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVG</td><td class="module"><a href="X86-Opcode.html#v:CMOVG" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVGE</td><td class="module"><a href="X86-Opcode.html#v:CMOVGE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVL</td><td class="module"><a href="X86-Opcode.html#v:CMOVL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVLE</td><td class="module"><a href="X86-Opcode.html#v:CMOVLE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVNA</td><td class="module"><a href="X86-Opcode.html#v:CMOVNA" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVNAE</td><td class="module"><a href="X86-Opcode.html#v:CMOVNAE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVNB</td><td class="module"><a href="X86-Opcode.html#v:CMOVNB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVNBE</td><td class="module"><a href="X86-Opcode.html#v:CMOVNBE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVNC</td><td class="module"><a href="X86-Opcode.html#v:CMOVNC" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVNE</td><td class="module"><a href="X86-Opcode.html#v:CMOVNE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVNG</td><td class="module"><a href="X86-Opcode.html#v:CMOVNG" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVNGE</td><td class="module"><a href="X86-Opcode.html#v:CMOVNGE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVNL</td><td class="module"><a href="X86-Opcode.html#v:CMOVNL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVNLE</td><td class="module"><a href="X86-Opcode.html#v:CMOVNLE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVNO</td><td class="module"><a href="X86-Opcode.html#v:CMOVNO" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVNP</td><td class="module"><a href="X86-Opcode.html#v:CMOVNP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVNS</td><td class="module"><a href="X86-Opcode.html#v:CMOVNS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVNZ</td><td class="module"><a href="X86-Opcode.html#v:CMOVNZ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVO</td><td class="module"><a href="X86-Opcode.html#v:CMOVO" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVP</td><td class="module"><a href="X86-Opcode.html#v:CMOVP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVPE</td><td class="module"><a href="X86-Opcode.html#v:CMOVPE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVPO</td><td class="module"><a href="X86-Opcode.html#v:CMOVPO" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVS</td><td class="module"><a href="X86-Opcode.html#v:CMOVS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMOVZ</td><td class="module"><a href="X86-Opcode.html#v:CMOVZ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMP</td><td class="module"><a href="X86-Opcode.html#v:CMP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMPEQSD</td><td class="module"><a href="X86-Opcode.html#v:CMPEQSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMPLTSD</td><td class="module"><a href="X86-Opcode.html#v:CMPLTSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMPNEQSD</td><td class="module"><a href="X86-Opcode.html#v:CMPNEQSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMPNLESD</td><td class="module"><a href="X86-Opcode.html#v:CMPNLESD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMPS</td><td class="module"><a href="X86-Opcode.html#v:CMPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMPSB</td><td class="module"><a href="X86-Opcode.html#v:CMPSB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMPSD</td><td class="module"><a href="X86-Opcode.html#v:CMPSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMPSW</td><td class="module"><a href="X86-Opcode.html#v:CMPSW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMPXCHG</td><td class="module"><a href="X86-Opcode.html#v:CMPXCHG" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMPXCHG16B</td><td class="module"><a href="X86-Opcode.html#v:CMPXCHG16B" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CMPXCHG8B</td><td class="module"><a href="X86-Opcode.html#v:CMPXCHG8B" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">COMISD</td><td class="module"><a href="X86-Opcode.html#v:COMISD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">COMISS</td><td class="module"><a href="X86-Opcode.html#v:COMISS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Config</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="Config.html#t:Config" title="Config">Config</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Config.html#v:Config" title="Config">Config</a></td></tr><tr><td class="src">contains_bot</td><td class="module"><a href="Data-SimplePred.html#v:contains_bot" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">contains_bot_sp</td><td class="module"><a href="Data-SimplePred.html#v:contains_bot_sp" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">Context</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="Analysis-Context.html#t:Context" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Analysis-Context.html#v:Context" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">Context_</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="Analysis-Context.html#t:Context_" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Analysis-Context.html#v:Context_" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">continue_on_unknown_instruction</td><td class="module"><a href="Config.html#v:continue_on_unknown_instruction" title="Config">Config</a></td></tr><tr><td class="src">ControlFlow</td><td class="module"><a href="Data-JSON_Taxonomy.html#t:ControlFlow" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">controlFlow</td><td class="module"><a href="Generic-Program.html#v:controlFlow" title="Generic.Program">Generic.Program</a></td></tr><tr><td class="src">control_flow</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:control_flow" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">count_instructions_with_assertions</td><td class="module"><a href="Analysis-Context.html#v:count_instructions_with_assertions" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">count_sourceless_memwrites</td><td class="module"><a href="Analysis-Context.html#v:count_sourceless_memwrites" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">CPUID</td><td class="module"><a href="X86-Opcode.html#v:CPUID" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CQO</td><td class="module"><a href="X86-Opcode.html#v:CQO" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CS</td><td class="module"><a href="X86-Register.html#v:CS" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">ctxt_binary</td><td class="module"><a href="Analysis-Context.html#v:ctxt_binary" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_calls</td><td class="module"><a href="Analysis-Context.html#v:ctxt_calls" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_cfgs</td><td class="module"><a href="Analysis-Context.html#v:ctxt_cfgs" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_config</td><td class="module"><a href="Analysis-Context.html#v:ctxt_config" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_continue_on_unknown_instruction</td><td class="module"><a href="Analysis-Context.html#v:ctxt_continue_on_unknown_instruction" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_ctxt_</td><td class="module"><a href="Analysis-Context.html#v:ctxt_ctxt_" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_dirname</td><td class="module"><a href="Analysis-Context.html#v:ctxt_dirname" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_entries</td><td class="module"><a href="Analysis-Context.html#v:ctxt_entries" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_finits</td><td class="module"><a href="Analysis-Context.html#v:ctxt_finits" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_generate_pdfs</td><td class="module"><a href="Analysis-Context.html#v:ctxt_generate_pdfs" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_get_cfg</td><td class="module"><a href="VerificationReportInterface.html#v:ctxt_get_cfg" title="VerificationReportInterface">VerificationReportInterface</a></td></tr><tr><td class="src">ctxt_get_function_entries</td><td class="module"><a href="VerificationReportInterface.html#v:ctxt_get_function_entries" title="VerificationReportInterface">VerificationReportInterface</a></td></tr><tr><td class="src">ctxt_get_function_init</td><td class="module"><a href="VerificationReportInterface.html#v:ctxt_get_function_init" title="VerificationReportInterface">VerificationReportInterface</a></td></tr><tr><td class="src">ctxt_get_indirections</td><td class="module"><a href="VerificationReportInterface.html#v:ctxt_get_indirections" title="VerificationReportInterface">VerificationReportInterface</a></td></tr><tr><td class="src">ctxt_get_instruction</td><td class="module"><a href="VerificationReportInterface.html#v:ctxt_get_instruction" title="VerificationReportInterface">VerificationReportInterface</a></td></tr><tr><td class="src">ctxt_get_instruction_addresses</td><td class="module"><a href="VerificationReportInterface.html#v:ctxt_get_instruction_addresses" title="VerificationReportInterface">VerificationReportInterface</a></td></tr><tr><td class="src">ctxt_get_internal_function_calls</td><td class="module"><a href="VerificationReportInterface.html#v:ctxt_get_internal_function_calls" title="VerificationReportInterface">VerificationReportInterface</a></td></tr><tr><td class="src">ctxt_get_invariant</td><td class="module"><a href="VerificationReportInterface.html#v:ctxt_get_invariant" title="VerificationReportInterface">VerificationReportInterface</a></td></tr><tr><td class="src">ctxt_get_postcondition</td><td class="module"><a href="VerificationReportInterface.html#v:ctxt_get_postcondition" title="VerificationReportInterface">VerificationReportInterface</a></td></tr><tr><td class="src">ctxt_inds</td><td class="module"><a href="Analysis-Context.html#v:ctxt_inds" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_invs</td><td class="module"><a href="Analysis-Context.html#v:ctxt_invs" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_ioref</td><td class="module"><a href="Analysis-Context.html#v:ctxt_ioref" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_max_expr_size</td><td class="module"><a href="Analysis-Context.html#v:ctxt_max_expr_size" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_max_jump_table_size</td><td class="module"><a href="Analysis-Context.html#v:ctxt_max_jump_table_size" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_max_num_of_bases</td><td class="module"><a href="Analysis-Context.html#v:ctxt_max_num_of_bases" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_max_num_of_cases</td><td class="module"><a href="Analysis-Context.html#v:ctxt_max_num_of_cases" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_max_num_of_sources</td><td class="module"><a href="Analysis-Context.html#v:ctxt_max_num_of_sources" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_max_time</td><td class="module"><a href="Analysis-Context.html#v:ctxt_max_time" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_name</td><td class="module"><a href="Analysis-Context.html#v:ctxt_name" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_posts</td><td class="module"><a href="Analysis-Context.html#v:ctxt_posts" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_read_report</td><td class="module"><a href="VerificationReportInterface.html#v:ctxt_read_report" title="VerificationReportInterface">VerificationReportInterface</a></td></tr><tr><td class="src">ctxt_recursions</td><td class="module"><a href="Analysis-Context.html#v:ctxt_recursions" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_relocs</td><td class="module"><a href="Analysis-Context.html#v:ctxt_relocs" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_results</td><td class="module"><a href="Analysis-Context.html#v:ctxt_results" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_sections</td><td class="module"><a href="Analysis-Context.html#v:ctxt_sections" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_start</td><td class="module"><a href="Analysis-Context.html#v:ctxt_start" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_stateparts</td><td class="module"><a href="Analysis-Context.html#v:ctxt_stateparts" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_store_assertions_in_report</td><td class="module"><a href="Analysis-Context.html#v:ctxt_store_assertions_in_report" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_store_preconditions_in_report</td><td class="module"><a href="Analysis-Context.html#v:ctxt_store_preconditions_in_report" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_syms</td><td class="module"><a href="Analysis-Context.html#v:ctxt_syms" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_vcs</td><td class="module"><a href="Analysis-Context.html#v:ctxt_vcs" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt_verbose_logs</td><td class="module"><a href="Analysis-Context.html#v:ctxt_verbose_logs" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__calls</td><td class="module"><a href="Analysis-Context.html#v:ctxt__calls" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__cfgs</td><td class="module"><a href="Analysis-Context.html#v:ctxt__cfgs" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__config</td><td class="module"><a href="Analysis-Context.html#v:ctxt__config" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__dirname</td><td class="module"><a href="Analysis-Context.html#v:ctxt__dirname" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__entries</td><td class="module"><a href="Analysis-Context.html#v:ctxt__entries" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__finits</td><td class="module"><a href="Analysis-Context.html#v:ctxt__finits" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__inds</td><td class="module"><a href="Analysis-Context.html#v:ctxt__inds" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__invs</td><td class="module"><a href="Analysis-Context.html#v:ctxt__invs" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__name</td><td class="module"><a href="Analysis-Context.html#v:ctxt__name" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__posts</td><td class="module"><a href="Analysis-Context.html#v:ctxt__posts" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__recursions</td><td class="module"><a href="Analysis-Context.html#v:ctxt__recursions" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__relocs</td><td class="module"><a href="Analysis-Context.html#v:ctxt__relocs" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__results</td><td class="module"><a href="Analysis-Context.html#v:ctxt__results" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__sections</td><td class="module"><a href="Analysis-Context.html#v:ctxt__sections" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__start</td><td class="module"><a href="Analysis-Context.html#v:ctxt__start" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__stateparts</td><td class="module"><a href="Analysis-Context.html#v:ctxt__stateparts" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__syms</td><td class="module"><a href="Analysis-Context.html#v:ctxt__syms" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">ctxt__vcs</td><td class="module"><a href="Analysis-Context.html#v:ctxt__vcs" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">CVTDQ2PD</td><td class="module"><a href="X86-Opcode.html#v:CVTDQ2PD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CVTSD2SS</td><td class="module"><a href="X86-Opcode.html#v:CVTSD2SS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CVTSI2SD</td><td class="module"><a href="X86-Opcode.html#v:CVTSI2SD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CVTSI2SS</td><td class="module"><a href="X86-Opcode.html#v:CVTSI2SS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CVTSS2SD</td><td class="module"><a href="X86-Opcode.html#v:CVTSS2SD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CVTTPD2DQ</td><td class="module"><a href="X86-Opcode.html#v:CVTTPD2DQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CVTTSD2SI</td><td class="module"><a href="X86-Opcode.html#v:CVTTSD2SI" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CVTTSS2SI</td><td class="module"><a href="X86-Opcode.html#v:CVTTSS2SI" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CWD</td><td class="module"><a href="X86-Opcode.html#v:CWD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CWDE</td><td class="module"><a href="X86-Opcode.html#v:CWDE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">CX</td><td class="module"><a href="X86-Register.html#v:CX" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">DAA</td><td class="module"><a href="X86-Opcode.html#v:DAA" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">DAS</td><td class="module"><a href="X86-Opcode.html#v:DAS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">DEC</td><td class="module"><a href="X86-Opcode.html#v:DEC" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">dest</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Function)</td><td class="module"><a href="Generic-Instruction.html#v:dest" title="Generic.Instruction">Generic.Instruction</a></td></tr><tr><td class="alt">2 (Function)</td><td class="module"><a href="Data-JSON.html#v:dest" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">destination</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Function)</td><td class="module"><a href="Data-Variable.html#v:destination" title="Data.Variable">Data.Variable</a></td></tr><tr><td class="alt">2 (Function)</td><td class="module"><a href="Data-Phi.html#v:destination" title="Data.Phi">Data.Phi</a></td></tr><tr><td class="src">DH</td><td class="module"><a href="X86-Register.html#v:DH" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">DI</td><td class="module"><a href="X86-Register.html#v:DI" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">DIL</td><td class="module"><a href="X86-Register.html#v:DIL" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">DIV</td><td class="module"><a href="X86-Opcode.html#v:DIV" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Div</td><td class="module"><a href="Data-SimplePred.html#v:Div" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">DIVPD</td><td class="module"><a href="X86-Opcode.html#v:DIVPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">DIVPS</td><td class="module"><a href="X86-Opcode.html#v:DIVPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">DIVSD</td><td class="module"><a href="X86-Opcode.html#v:DIVSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">DIVSS</td><td class="module"><a href="X86-Opcode.html#v:DIVSS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Div_Rem</td><td class="module"><a href="Data-SimplePred.html#v:Div_Rem" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">DL</td><td class="module"><a href="X86-Register.html#v:DL" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">Domain_Bases</td><td class="module"><a href="Analysis-Context.html#v:Domain_Bases" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">Domain_Sources</td><td class="module"><a href="Analysis-Context.html#v:Domain_Sources" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">domFrontier</td><td class="module"><a href="Algorithm-Dominance.html#v:domFrontier" title="Algorithm.Dominance">Algorithm.Dominance</a></td></tr><tr><td class="src">do_prop</td><td class="module"><a href="Analysis-Propagation.html#v:do_prop" title="Analysis.Propagation">Analysis.Propagation</a></td></tr><tr><td class="src">DS</td><td class="module"><a href="X86-Register.html#v:DS" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">DX</td><td class="module"><a href="X86-Register.html#v:DX" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">EAX</td><td class="module"><a href="X86-Register.html#v:EAX" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">EBP</td><td class="module"><a href="X86-Register.html#v:EBP" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">EBX</td><td class="module"><a href="X86-Register.html#v:EBX" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">ECX</td><td class="module"><a href="X86-Register.html#v:ECX" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">Edges</td><td class="module"><a href="Base.html#v:Edges" title="Base">Base</a></td></tr><tr><td class="src">EDI</td><td class="module"><a href="X86-Register.html#v:EDI" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">EDX</td><td class="module"><a href="X86-Register.html#v:EDX" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">EffectiveAddress</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Data Constructor)</td><td class="module"><a href="Generic-Operand.html#v:EffectiveAddress" title="Generic.Operand">Generic.Operand</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:EffectiveAddress" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">3 (Data Constructor)</td><td class="module"><a href="Data-JSON.html#v:EffectiveAddress" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">EIP</td><td class="module"><a href="X86-Register.html#v:EIP" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">EIZ</td><td class="module"><a href="X86-Register.html#v:EIZ" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">elf_read_file</td><td class="module"><a href="Data-BinaryElf.html#v:elf_read_file" title="Data.BinaryElf">Data.BinaryElf</a></td></tr><tr><td class="src">EMMS</td><td class="module"><a href="X86-Opcode.html#v:EMMS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">ENDBR64</td><td class="module"><a href="X86-Opcode.html#v:ENDBR64" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">ENTER</td><td class="module"><a href="X86-Opcode.html#v:ENTER" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">ES</td><td class="module"><a href="X86-Register.html#v:ES" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">ESI</td><td class="module"><a href="X86-Register.html#v:ESI" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">ESP</td><td class="module"><a href="X86-Register.html#v:ESP" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">expr_highly_likely_pointer</td><td class="module"><a href="Data-Pointers.html#v:expr_highly_likely_pointer" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">expr_is_global_immediate</td><td class="module"><a href="Data-Pointers.html#v:expr_is_global_immediate" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">expr_is_global_pointer</td><td class="module"><a href="Data-Pointers.html#v:expr_is_global_pointer" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">expr_is_highly_likely_local_pointer</td><td class="module"><a href="Data-Pointers.html#v:expr_is_highly_likely_local_pointer" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">expr_size</td><td class="module"><a href="Data-SimplePred.html#v:expr_size" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">External</td><td class="module"><a href="Analysis-Context.html#v:External" title="Analysis.Context">Analysis.Context</a>, <a href="Data-ControlFlow.html#v:External" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">EXTRACTPS</td><td class="module"><a href="X86-Opcode.html#v:EXTRACTPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FABS</td><td class="module"><a href="X86-Opcode.html#v:FABS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FADD</td><td class="module"><a href="X86-Opcode.html#v:FADD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FADDP</td><td class="module"><a href="X86-Opcode.html#v:FADDP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FBLD</td><td class="module"><a href="X86-Opcode.html#v:FBLD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FBSTP</td><td class="module"><a href="X86-Opcode.html#v:FBSTP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCHS</td><td class="module"><a href="X86-Opcode.html#v:FCHS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCLEX</td><td class="module"><a href="X86-Opcode.html#v:FCLEX" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCMOVB</td><td class="module"><a href="X86-Opcode.html#v:FCMOVB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCMOVBE</td><td class="module"><a href="X86-Opcode.html#v:FCMOVBE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCMOVE</td><td class="module"><a href="X86-Opcode.html#v:FCMOVE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCMOVNB</td><td class="module"><a href="X86-Opcode.html#v:FCMOVNB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCMOVNBE</td><td class="module"><a href="X86-Opcode.html#v:FCMOVNBE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCMOVNE</td><td class="module"><a href="X86-Opcode.html#v:FCMOVNE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCMOVNU</td><td class="module"><a href="X86-Opcode.html#v:FCMOVNU" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCMOVU</td><td class="module"><a href="X86-Opcode.html#v:FCMOVU" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCOM</td><td class="module"><a href="X86-Opcode.html#v:FCOM" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCOMI</td><td class="module"><a href="X86-Opcode.html#v:FCOMI" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCOMIP</td><td class="module"><a href="X86-Opcode.html#v:FCOMIP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCOMP</td><td class="module"><a href="X86-Opcode.html#v:FCOMP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCOMPI</td><td class="module"><a href="X86-Opcode.html#v:FCOMPI" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FCOMPP</td><td class="module"><a href="X86-Opcode.html#v:FCOMPP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FContext</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="Data-Pointers.html#t:FContext" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-Pointers.html#v:FContext" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">FCOS</td><td class="module"><a href="X86-Opcode.html#v:FCOS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FDIV</td><td class="module"><a href="X86-Opcode.html#v:FDIV" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FDIVP</td><td class="module"><a href="X86-Opcode.html#v:FDIVP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FDIVR</td><td class="module"><a href="X86-Opcode.html#v:FDIVR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FDIVRP</td><td class="module"><a href="X86-Opcode.html#v:FDIVRP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">fetch_block</td><td class="module"><a href="Data-ControlFlow.html#v:fetch_block" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">fetch_instruction</td><td class="module"><a href="Analysis-Context.html#v:fetch_instruction" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">FFREE</td><td class="module"><a href="X86-Opcode.html#v:FFREE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FIADD</td><td class="module"><a href="X86-Opcode.html#v:FIADD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FICOM</td><td class="module"><a href="X86-Opcode.html#v:FICOM" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FICOMP</td><td class="module"><a href="X86-Opcode.html#v:FICOMP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FIDIV</td><td class="module"><a href="X86-Opcode.html#v:FIDIV" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FIDIVR</td><td class="module"><a href="X86-Opcode.html#v:FIDIVR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FILD</td><td class="module"><a href="X86-Opcode.html#v:FILD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FIMUL</td><td class="module"><a href="X86-Opcode.html#v:FIMUL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">findString</td><td class="module"><a href="Base.html#v:findString" title="Base">Base</a></td></tr><tr><td class="src">find_section_for_address</td><td class="module"><a href="Analysis-Context.html#v:find_section_for_address" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">FINIT</td><td class="module"><a href="X86-Opcode.html#v:FINIT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FInit</td><td class="module"><a href="Analysis-Context.html#t:FInit" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">FIST</td><td class="module"><a href="X86-Opcode.html#v:FIST" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FISTP</td><td class="module"><a href="X86-Opcode.html#v:FISTP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FISTPP</td><td class="module"><a href="X86-Opcode.html#v:FISTPP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FISTTP</td><td class="module"><a href="X86-Opcode.html#v:FISTTP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FISUB</td><td class="module"><a href="X86-Opcode.html#v:FISUB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FISUBR</td><td class="module"><a href="X86-Opcode.html#v:FISUBR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Flag</td><td class="module"><a href="X86-Flag.html#t:Flag" title="X86.Flag">X86.Flag</a></td></tr><tr><td class="src">FlagStatus</td><td class="module"><a href="Data-SimplePred.html#t:FlagStatus" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">FLD</td><td class="module"><a href="X86-Opcode.html#v:FLD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FLD1</td><td class="module"><a href="X86-Opcode.html#v:FLD1" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FLDCW</td><td class="module"><a href="X86-Opcode.html#v:FLDCW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FLDENV</td><td class="module"><a href="X86-Opcode.html#v:FLDENV" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FLDL2E</td><td class="module"><a href="X86-Opcode.html#v:FLDL2E" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FLDL2T</td><td class="module"><a href="X86-Opcode.html#v:FLDL2T" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FLDLG2</td><td class="module"><a href="X86-Opcode.html#v:FLDLG2" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FLDLN2</td><td class="module"><a href="X86-Opcode.html#v:FLDLN2" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FLDPI</td><td class="module"><a href="X86-Opcode.html#v:FLDPI" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FLDZ</td><td class="module"><a href="X86-Opcode.html#v:FLDZ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FMUL</td><td class="module"><a href="X86-Opcode.html#v:FMUL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FMULP</td><td class="module"><a href="X86-Opcode.html#v:FMULP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FNINIT</td><td class="module"><a href="X86-Opcode.html#v:FNINIT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FNOP</td><td class="module"><a href="X86-Opcode.html#v:FNOP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FNSTCW</td><td class="module"><a href="X86-Opcode.html#v:FNSTCW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">foldBasicBlocks</td><td class="module"><a href="Generic-Program.html#v:foldBasicBlocks" title="Generic.Program">Generic.Program</a></td></tr><tr><td class="src">foldInstructions</td><td class="module"><a href="Generic-Program.html#v:foldInstructions" title="Generic.Program">Generic.Program</a></td></tr><tr><td class="src">FPREM1</td><td class="module"><a href="X86-Opcode.html#v:FPREM1" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FReturnBehavior</td><td class="module"><a href="Analysis-Context.html#t:FReturnBehavior" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">FRNDINT</td><td class="module"><a href="X86-Opcode.html#v:FRNDINT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FromBitMode</td><td class="module"><a href="Data-SimplePred.html#v:FromBitMode" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">FromCall</td><td class="module"><a href="Data-SimplePred.html#v:FromCall" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">FromMemWrite</td><td class="module"><a href="Data-SimplePred.html#v:FromMemWrite" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">FromNonDeterminism</td><td class="module"><a href="Data-SimplePred.html#v:FromNonDeterminism" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">FromOverlap</td><td class="module"><a href="Data-SimplePred.html#v:FromOverlap" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">FromPointerBases</td><td class="module"><a href="Data-SimplePred.html#v:FromPointerBases" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">fromRegister</td><td class="module"><a href="Data-Variable.html#v:fromRegister" title="Data.Variable">Data.Variable</a></td></tr><tr><td class="src">FromSemantics</td><td class="module"><a href="Data-SimplePred.html#v:FromSemantics" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">FromSources</td><td class="module"><a href="Data-SimplePred.html#v:FromSources" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">FromUninitializedMemory</td><td class="module"><a href="Data-SimplePred.html#v:FromUninitializedMemory" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">FRSTOR</td><td class="module"><a href="X86-Opcode.html#v:FRSTOR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FS</td><td class="module"><a href="X86-Register.html#v:FS" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">FSAVE</td><td class="module"><a href="X86-Opcode.html#v:FSAVE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FSCALE</td><td class="module"><a href="X86-Opcode.html#v:FSCALE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FSIN</td><td class="module"><a href="X86-Opcode.html#v:FSIN" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FSINCOS</td><td class="module"><a href="X86-Opcode.html#v:FSINCOS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FSQRT</td><td class="module"><a href="X86-Opcode.html#v:FSQRT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FST</td><td class="module"><a href="X86-Opcode.html#v:FST" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FSTCW</td><td class="module"><a href="X86-Opcode.html#v:FSTCW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FSTENV</td><td class="module"><a href="X86-Opcode.html#v:FSTENV" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FSTP</td><td class="module"><a href="X86-Opcode.html#v:FSTP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FSTSW</td><td class="module"><a href="X86-Opcode.html#v:FSTSW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FSUB</td><td class="module"><a href="X86-Opcode.html#v:FSUB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FSUBP</td><td class="module"><a href="X86-Opcode.html#v:FSUBP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FSUBR</td><td class="module"><a href="X86-Opcode.html#v:FSUBR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FSUBRP</td><td class="module"><a href="X86-Opcode.html#v:FSUBRP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FS_CMP</td><td class="module"><a href="Data-SimplePred.html#v:FS_CMP" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">FTST</td><td class="module"><a href="X86-Opcode.html#v:FTST" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FUCOM</td><td class="module"><a href="X86-Opcode.html#v:FUCOM" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FUCOMI</td><td class="module"><a href="X86-Opcode.html#v:FUCOMI" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FUCOMIP</td><td class="module"><a href="X86-Opcode.html#v:FUCOMIP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FUCOMP</td><td class="module"><a href="X86-Opcode.html#v:FUCOMP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FUCOMPI</td><td class="module"><a href="X86-Opcode.html#v:FUCOMPI" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FUCOMPP</td><td class="module"><a href="X86-Opcode.html#v:FUCOMPP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FunctionBoundary</td><td class="module"><a href="Data-JSON_Taxonomy.html#t:FunctionBoundary" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">FunctionConstraint</td><td class="module"><a href="Analysis-Context.html#v:FunctionConstraint" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">FunctionEntry</td><td class="module"><a href="VerificationReportInterface.html#t:FunctionEntry" title="VerificationReportInterface">VerificationReportInterface</a></td></tr><tr><td class="src">FunctionPointers</td><td class="module"><a href="Analysis-Context.html#v:FunctionPointers" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">FunctionSummary</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="Data-JSON_Taxonomy.html#t:FunctionSummary" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:FunctionSummary" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">function_boundaries</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:function_boundaries" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">function_name_of_entry</td><td class="module"><a href="Data-ControlFlow.html#v:function_name_of_entry" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">function_name_of_instruction</td><td class="module"><a href="Data-ControlFlow.html#v:function_name_of_instruction" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">function_summaries</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:function_summaries" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">FXAM</td><td class="module"><a href="X86-Opcode.html#v:FXAM" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FXCH</td><td class="module"><a href="X86-Opcode.html#v:FXCH" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FXRSTOR</td><td class="module"><a href="X86-Opcode.html#v:FXRSTOR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FXSAVE</td><td class="module"><a href="X86-Opcode.html#v:FXSAVE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">FXTRACT</td><td class="module"><a href="X86-Opcode.html#v:FXTRACT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">f_ctxt</td><td class="module"><a href="Data-Pointers.html#v:f_ctxt" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">f_entry</td><td class="module"><a href="Data-Pointers.html#v:f_entry" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">f_init</td><td class="module"><a href="Data-Pointers.html#v:f_init" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">f_name</td><td class="module"><a href="Data-Pointers.html#v:f_name" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">gather_stateparts</td><td class="module"><a href="Analysis-SymbolicExecution.html#v:gather_stateparts" title="Analysis.SymbolicExecution">Analysis.SymbolicExecution</a></td></tr><tr><td class="src">generate_pdfs</td><td class="module"><a href="Config.html#v:generate_pdfs" title="Config">Config</a></td></tr><tr><td class="src">GenericAddress</td><td class="module"><a href="Generic-Address.html#t:GenericAddress" title="Generic.Address">Generic.Address</a></td></tr><tr><td class="src">GenericBasicBlock</td><td class="module"><a href="Generic-BasicBlock.html#t:GenericBasicBlock" title="Generic.BasicBlock">Generic.BasicBlock</a></td></tr><tr><td class="src">GenericInstruction</td><td class="module"><a href="Generic-Instruction.html#t:GenericInstruction" title="Generic.Instruction">Generic.Instruction</a></td></tr><tr><td class="src">GenericOperand</td><td class="module"><a href="Generic-Operand.html#t:GenericOperand" title="Generic.Operand">Generic.Operand</a>, <a href="X86-Operand.html#t:GenericOperand" title="X86.Operand">X86.Operand</a></td></tr><tr><td class="src">GenericProgram</td><td class="module"><a href="Generic-Program.html#t:GenericProgram" title="Generic.Program">Generic.Program</a></td></tr><tr><td class="src">get_internal_addresses</td><td class="module"><a href="Data-ControlFlow.html#v:get_internal_addresses" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">get_invariant</td><td class="module"><a href="Analysis-SymbolicExecution.html#v:get_invariant" title="Analysis.SymbolicExecution">Analysis.SymbolicExecution</a></td></tr><tr><td class="src">get_pointer_domain</td><td class="module"><a href="Data-Pointers.html#v:get_pointer_domain" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">GlobalAddress</td><td class="module"><a href="Data-SimplePred.html#v:GlobalAddress" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">Graph</td><td class="module"><a href="Base.html#t:Graph" title="Base">Base</a></td></tr><tr><td class="src">graph_add_edges</td><td class="module"><a href="Base.html#v:graph_add_edges" title="Base">Base</a></td></tr><tr><td class="src">graph_delete</td><td class="module"><a href="Base.html#v:graph_delete" title="Base">Base</a></td></tr><tr><td class="src">graph_find_next</td><td class="module"><a href="Base.html#v:graph_find_next" title="Base">Base</a></td></tr><tr><td class="src">graph_is_edge</td><td class="module"><a href="Base.html#v:graph_is_edge" title="Base">Base</a></td></tr><tr><td class="src">graph_is_parent</td><td class="module"><a href="Base.html#v:graph_is_parent" title="Base">Base</a></td></tr><tr><td class="src">graph_is_vertex</td><td class="module"><a href="Base.html#v:graph_is_vertex" title="Base">Base</a></td></tr><tr><td class="src">graph_nontrivial_scc</td><td class="module"><a href="Base.html#v:graph_nontrivial_scc" title="Base">Base</a></td></tr><tr><td class="src">GS</td><td class="module"><a href="X86-Register.html#v:GS" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">HADDPD</td><td class="module"><a href="X86-Opcode.html#v:HADDPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">HADDPS</td><td class="module"><a href="X86-Opcode.html#v:HADDPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">HasAddress</td><td class="module"><a href="Typeclasses-HasAddress.html#t:HasAddress" title="Typeclasses.HasAddress">Typeclasses.HasAddress</a></td></tr><tr><td class="src">HasSize</td><td class="module"><a href="Typeclasses-HasSize.html#t:HasSize" title="Typeclasses.HasSize">Typeclasses.HasSize</a></td></tr><tr><td class="src">hex_colors</td><td class="module"><a href="Base.html#v:hex_colors" title="Base">Base</a></td></tr><tr><td class="src">hex_color_of_text</td><td class="module"><a href="Base.html#v:hex_color_of_text" title="Base">Base</a></td></tr><tr><td class="src">HLT</td><td class="module"><a href="X86-Opcode.html#v:HLT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">HSUBPD</td><td class="module"><a href="X86-Opcode.html#v:HSUBPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">HSUBPS</td><td class="module"><a href="X86-Opcode.html#v:HSUBPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">IDIV</td><td class="module"><a href="X86-Opcode.html#v:IDIV" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Immediate</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Data Constructor)</td><td class="module"><a href="Generic-Operand.html#v:Immediate" title="Generic.Operand">Generic.Operand</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:Immediate" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">3 (Data Constructor)</td><td class="module"><a href="Data-JSON.html#v:Immediate" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">ImmediateAddress</td><td class="module"><a href="Analysis-Context.html#v:ImmediateAddress" title="Analysis.Context">Analysis.Context</a>, <a href="Data-ControlFlow.html#v:ImmediateAddress" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">implies</td><td class="module"><a href="Analysis-Propagation.html#v:implies" title="Analysis.Propagation">Analysis.Propagation</a></td></tr><tr><td class="src">IMUL</td><td class="module"><a href="X86-Opcode.html#v:IMUL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">im_lookup</td><td class="module"><a href="Base.html#v:im_lookup" title="Base">Base</a></td></tr><tr><td class="src">IN</td><td class="module"><a href="X86-Opcode.html#v:IN" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">INC</td><td class="module"><a href="X86-Opcode.html#v:INC" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">index</td><td class="module"><a href="Data-Variable.html#v:index" title="Data.Variable">Data.Variable</a></td></tr><tr><td class="src">Indirection</td><td class="module"><a href="Analysis-Context.html#t:Indirection" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">IndirectionJumpTable</td><td class="module"><a href="Analysis-Context.html#v:IndirectionJumpTable" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">IndirectionResolved</td><td class="module"><a href="Analysis-Context.html#v:IndirectionResolved" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">Indirections</td><td class="module"><a href="Analysis-Context.html#t:Indirections" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">init_context</td><td class="module"><a href="Analysis-Context.html#v:init_context" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">init_pred</td><td class="module"><a href="Analysis-SymbolicExecution.html#v:init_pred" title="Analysis.SymbolicExecution">Analysis.SymbolicExecution</a></td></tr><tr><td class="src">INS</td><td class="module"><a href="X86-Opcode.html#v:INS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">INSD</td><td class="module"><a href="X86-Opcode.html#v:INSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Instruction</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Data Constructor)</td><td class="module"><a href="Generic-Instruction.html#v:Instruction" title="Generic.Instruction">Generic.Instruction</a></td></tr><tr><td class="alt">2 (Type/Class)</td><td class="module"><a href="X86-Instruction.html#t:Instruction" title="X86.Instruction">X86.Instruction</a></td></tr><tr><td class="alt">3 (Type/Class)</td><td class="module"><a href="IR-Instruction.html#t:Instruction" title="IR.Instruction">IR.Instruction</a></td></tr><tr><td class="alt">4 (Type/Class)</td><td class="module"><a href="Data-JSON_Taxonomy.html#t:Instruction" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">5 (Data Constructor)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:Instruction" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">6 (Type/Class)</td><td class="module"><a href="Data-JSON.html#t:Instruction" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="alt">7 (Data Constructor)</td><td class="module"><a href="Data-JSON.html#v:Instruction" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">InstructionAddress</td><td class="module"><a href="VerificationReportInterface.html#t:InstructionAddress" title="VerificationReportInterface">VerificationReportInterface</a></td></tr><tr><td class="src">instructions</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Function)</td><td class="module"><a href="Generic-BasicBlock.html#v:instructions" title="Generic.BasicBlock">Generic.BasicBlock</a></td></tr><tr><td class="alt">2 (Function)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:instructions" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">instruction_jumps_to_external</td><td class="module"><a href="Data-ControlFlow.html#v:instruction_jumps_to_external" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">INT</td><td class="module"><a href="X86-Opcode.html#v:INT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">INT3</td><td class="module"><a href="X86-Opcode.html#v:INT3" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">INTO</td><td class="module"><a href="X86-Opcode.html#v:INTO" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">InvalidFlag</td><td class="module"><a href="X86-Flag.html#v:InvalidFlag" title="X86.Flag">X86.Flag</a></td></tr><tr><td class="src">InvalidOpcode</td><td class="module"><a href="X86-Opcode.html#v:InvalidOpcode" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">InvalidPrefix</td><td class="module"><a href="X86-Prefix.html#v:InvalidPrefix" title="X86.Prefix">X86.Prefix</a></td></tr><tr><td class="src">InvalidRegister</td><td class="module"><a href="X86-Register.html#v:InvalidRegister" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">invalid_bottom_pointer</td><td class="module"><a href="Data-MachineState.html#v:invalid_bottom_pointer" title="Data.MachineState">Data.MachineState</a></td></tr><tr><td class="src">Invariant</td><td class="module"><a href="Data-JSON_Taxonomy.html#t:Invariant" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">Invariants</td><td class="module"><a href="Analysis-Context.html#t:Invariants" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">invariants</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:invariants" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">invariant_to_finit</td><td class="module"><a href="Analysis-SymbolicExecution.html#v:invariant_to_finit" title="Analysis.SymbolicExecution">Analysis.SymbolicExecution</a></td></tr><tr><td class="src">INVD</td><td class="module"><a href="X86-Opcode.html#v:INVD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">INVLPG</td><td class="module"><a href="X86-Opcode.html#v:INVLPG" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">INVPCID</td><td class="module"><a href="X86-Opcode.html#v:INVPCID" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">IRET</td><td class="module"><a href="X86-Opcode.html#v:IRET" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">IRETD</td><td class="module"><a href="X86-Opcode.html#v:IRETD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">IRETQ</td><td class="module"><a href="X86-Opcode.html#v:IRETQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">isCall</td><td class="module"><a href="X86-Opcode.html#v:isCall" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">isCondJump</td><td class="module"><a href="X86-Opcode.html#v:isCondJump" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">isHalt</td><td class="module"><a href="X86-Opcode.html#v:isHalt" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">isJump</td><td class="module"><a href="X86-Opcode.html#v:isJump" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">isLow</td><td class="module"><a href="Data-Variable.html#v:isLow" title="Data.Variable">Data.Variable</a></td></tr><tr><td class="src">isRet</td><td class="module"><a href="X86-Opcode.html#v:isRet" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">isSSA</td><td class="module"><a href="Data-Variable.html#v:isSSA" title="Data.Variable">Data.Variable</a></td></tr><tr><td class="src">isTerminal</td><td class="module"><a href="Data-ControlFlow.html#v:isTerminal" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">is_assertion</td><td class="module"><a href="Analysis-Context.html#v:is_assertion" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">is_end_node</td><td class="module"><a href="Pass-CFG_Gen.html#v:is_end_node" title="Pass.CFG_Gen">Pass.CFG_Gen</a></td></tr><tr><td class="src">is_exiting_function_call</td><td class="module"><a href="X86-Conventions.html#v:is_exiting_function_call" title="X86.Conventions">X86.Conventions</a></td></tr><tr><td class="src">is_functionpointers</td><td class="module"><a href="Analysis-Context.html#v:is_functionpointers" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">is_func_constraint</td><td class="module"><a href="Analysis-Context.html#v:is_func_constraint" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">is_immediate</td><td class="module"><a href="Data-SimplePred.html#v:is_immediate" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">is_known_source</td><td class="module"><a href="Data-Pointers.html#v:is_known_source" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">is_mem_sp</td><td class="module"><a href="Data-SimplePred.html#v:is_mem_sp" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">is_precondition</td><td class="module"><a href="Analysis-Context.html#v:is_precondition" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">is_reg_sp</td><td class="module"><a href="Data-SimplePred.html#v:is_reg_sp" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">is_roughly_an_address</td><td class="module"><a href="Analysis-Context.html#v:is_roughly_an_address" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">is_sourceless_memwrite</td><td class="module"><a href="Analysis-Context.html#v:is_sourceless_memwrite" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">JA</td><td class="module"><a href="X86-Opcode.html#v:JA" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JAE</td><td class="module"><a href="X86-Opcode.html#v:JAE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JB</td><td class="module"><a href="X86-Opcode.html#v:JB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JBE</td><td class="module"><a href="X86-Opcode.html#v:JBE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JC</td><td class="module"><a href="X86-Opcode.html#v:JC" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JCXZ</td><td class="module"><a href="X86-Opcode.html#v:JCXZ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JE</td><td class="module"><a href="X86-Opcode.html#v:JE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JECXZ</td><td class="module"><a href="X86-Opcode.html#v:JECXZ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JG</td><td class="module"><a href="X86-Opcode.html#v:JG" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JGE</td><td class="module"><a href="X86-Opcode.html#v:JGE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JL</td><td class="module"><a href="X86-Opcode.html#v:JL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JLE</td><td class="module"><a href="X86-Opcode.html#v:JLE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JMP</td><td class="module"><a href="X86-Opcode.html#v:JMP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JMPF</td><td class="module"><a href="X86-Opcode.html#v:JMPF" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JMPN</td><td class="module"><a href="X86-Opcode.html#v:JMPN" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JNA</td><td class="module"><a href="X86-Opcode.html#v:JNA" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JNAE</td><td class="module"><a href="X86-Opcode.html#v:JNAE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JNB</td><td class="module"><a href="X86-Opcode.html#v:JNB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JNBE</td><td class="module"><a href="X86-Opcode.html#v:JNBE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JNC</td><td class="module"><a href="X86-Opcode.html#v:JNC" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JNE</td><td class="module"><a href="X86-Opcode.html#v:JNE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JNG</td><td class="module"><a href="X86-Opcode.html#v:JNG" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JNGE</td><td class="module"><a href="X86-Opcode.html#v:JNGE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JNL</td><td class="module"><a href="X86-Opcode.html#v:JNL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JNLE</td><td class="module"><a href="X86-Opcode.html#v:JNLE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JNO</td><td class="module"><a href="X86-Opcode.html#v:JNO" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JNP</td><td class="module"><a href="X86-Opcode.html#v:JNP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JNS</td><td class="module"><a href="X86-Opcode.html#v:JNS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JNZ</td><td class="module"><a href="X86-Opcode.html#v:JNZ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JO</td><td class="module"><a href="X86-Opcode.html#v:JO" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">join</td><td class="module"><a href="Analysis-Propagation.html#v:join" title="Analysis.Propagation">Analysis.Propagation</a></td></tr><tr><td class="src">join_exprs</td><td class="module"><a href="Data-Pointers.html#v:join_exprs" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">join_finit</td><td class="module"><a href="Analysis-SymbolicExecution.html#v:join_finit" title="Analysis.SymbolicExecution">Analysis.SymbolicExecution</a></td></tr><tr><td class="src">join_single</td><td class="module"><a href="Data-Pointers.html#v:join_single" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">JP</td><td class="module"><a href="X86-Opcode.html#v:JP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JPE</td><td class="module"><a href="X86-Opcode.html#v:JPE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JPO</td><td class="module"><a href="X86-Opcode.html#v:JPO" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JRCXZ</td><td class="module"><a href="X86-Opcode.html#v:JRCXZ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JS</td><td class="module"><a href="X86-Opcode.html#v:JS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">JSON</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="Data-JSON_Taxonomy.html#t:JSON" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:JSON" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">jt_index_operand</td><td class="module"><a href="Analysis-Context.html#v:jt_index_operand" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">jt_table_entries</td><td class="module"><a href="Analysis-Context.html#v:jt_table_entries" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">jt_trgt_operand</td><td class="module"><a href="Analysis-Context.html#v:jt_trgt_operand" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">JumpTable</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="Analysis-Context.html#t:JumpTable" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Analysis-Context.html#v:JumpTable" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">JZ</td><td class="module"><a href="X86-Opcode.html#v:JZ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">label</td><td class="module"><a href="Generic-Instruction.html#v:label" title="Generic.Instruction">Generic.Instruction</a></td></tr><tr><td class="src">LAHF</td><td class="module"><a href="X86-Opcode.html#v:LAHF" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LAR</td><td class="module"><a href="X86-Opcode.html#v:LAR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LDDQU</td><td class="module"><a href="X86-Opcode.html#v:LDDQU" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LDMXCSR</td><td class="module"><a href="X86-Opcode.html#v:LDMXCSR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LDS</td><td class="module"><a href="X86-Opcode.html#v:LDS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LEA</td><td class="module"><a href="X86-Opcode.html#v:LEA" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LEAVE</td><td class="module"><a href="X86-Opcode.html#v:LEAVE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LES</td><td class="module"><a href="X86-Opcode.html#v:LES" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LFENCE</td><td class="module"><a href="X86-Opcode.html#v:LFENCE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LFS</td><td class="module"><a href="X86-Opcode.html#v:LFS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LGDT</td><td class="module"><a href="X86-Opcode.html#v:LGDT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LGS</td><td class="module"><a href="X86-Opcode.html#v:LGS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LIDT</td><td class="module"><a href="X86-Opcode.html#v:LIDT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LLDT</td><td class="module"><a href="X86-Opcode.html#v:LLDT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LMSW</td><td class="module"><a href="X86-Opcode.html#v:LMSW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LOCK</td><td class="module"><a href="X86-Prefix.html#v:LOCK" title="X86.Prefix">X86.Prefix</a></td></tr><tr><td class="src">LODS</td><td class="module"><a href="X86-Opcode.html#v:LODS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LODSB</td><td class="module"><a href="X86-Opcode.html#v:LODSB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LODSD</td><td class="module"><a href="X86-Opcode.html#v:LODSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LODSW</td><td class="module"><a href="X86-Opcode.html#v:LODSW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LOOP</td><td class="module"><a href="X86-Opcode.html#v:LOOP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LOOPE</td><td class="module"><a href="X86-Opcode.html#v:LOOPE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LOOPNE</td><td class="module"><a href="X86-Opcode.html#v:LOOPNE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LSL</td><td class="module"><a href="X86-Opcode.html#v:LSL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LSS</td><td class="module"><a href="X86-Opcode.html#v:LSS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">LTR</td><td class="module"><a href="X86-Opcode.html#v:LTR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">macho_read_file</td><td class="module"><a href="Data-BinaryMacho.html#v:macho_read_file" title="Data.BinaryMacho">Data.BinaryMacho</a></td></tr><tr><td class="src">Malloc</td><td class="module"><a href="Data-SimplePred.html#v:Malloc" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">mapBasicBlocks</td><td class="module"><a href="Generic-Program.html#v:mapBasicBlocks" title="Generic.Program">Generic.Program</a></td></tr><tr><td class="src">mapInstructions</td><td class="module"><a href="Generic-Program.html#v:mapInstructions" title="Generic.Program">Generic.Program</a></td></tr><tr><td class="src">MASKMOVQ</td><td class="module"><a href="X86-Opcode.html#v:MASKMOVQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MAXPD</td><td class="module"><a href="X86-Opcode.html#v:MAXPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MAXPS</td><td class="module"><a href="X86-Opcode.html#v:MAXPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MAXSD</td><td class="module"><a href="X86-Opcode.html#v:MAXSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MAXSS</td><td class="module"><a href="X86-Opcode.html#v:MAXSS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">max_expr_size</td><td class="module"><a href="Config.html#v:max_expr_size" title="Config">Config</a></td></tr><tr><td class="src">max_jump_table_size</td><td class="module"><a href="Config.html#v:max_jump_table_size" title="Config">Config</a></td></tr><tr><td class="src">max_num_of_bases</td><td class="module"><a href="Config.html#v:max_num_of_bases" title="Config">Config</a></td></tr><tr><td class="src">max_num_of_cases</td><td class="module"><a href="Config.html#v:max_num_of_cases" title="Config">Config</a></td></tr><tr><td class="src">max_num_of_sources</td><td class="module"><a href="Config.html#v:max_num_of_sources" title="Config">Config</a></td></tr><tr><td class="src">max_time</td><td class="module"><a href="Config.html#v:max_time" title="Config">Config</a></td></tr><tr><td class="src">Memory</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Data Constructor)</td><td class="module"><a href="Generic-Operand.html#v:Memory" title="Generic.Operand">Generic.Operand</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:Memory" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">3 (Data Constructor)</td><td class="module"><a href="Data-JSON.html#v:Memory" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">MemWriteFunction</td><td class="module"><a href="Analysis-Context.html#v:MemWriteFunction" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">MemWriteIdentifier</td><td class="module"><a href="Analysis-Context.html#t:MemWriteIdentifier" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">MemWriteInstruction</td><td class="module"><a href="Analysis-Context.html#v:MemWriteInstruction" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">MFENCE</td><td class="module"><a href="X86-Opcode.html#v:MFENCE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MINPD</td><td class="module"><a href="X86-Opcode.html#v:MINPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MINPS</td><td class="module"><a href="X86-Opcode.html#v:MINPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MINSD</td><td class="module"><a href="X86-Opcode.html#v:MINSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MINSS</td><td class="module"><a href="X86-Opcode.html#v:MINSS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Minus</td><td class="module"><a href="Data-SimplePred.html#v:Minus" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">mk_fcontext</td><td class="module"><a href="Data-Pointers.html#v:mk_fcontext" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">mk_json_address</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:mk_json_address" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">mk_json_instruction</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:mk_json_instruction" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">mk_json_operand</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:mk_json_operand" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">mk_json_post</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:mk_json_post" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">mk_json_predicate</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:mk_json_predicate" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">MONITOR</td><td class="module"><a href="X86-Opcode.html#v:MONITOR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOV</td><td class="module"><a href="X86-Opcode.html#v:MOV" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVABS</td><td class="module"><a href="X86-Opcode.html#v:MOVABS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVAPD</td><td class="module"><a href="X86-Opcode.html#v:MOVAPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVAPS</td><td class="module"><a href="X86-Opcode.html#v:MOVAPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVD</td><td class="module"><a href="X86-Opcode.html#v:MOVD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVDDUP</td><td class="module"><a href="X86-Opcode.html#v:MOVDDUP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVDQA</td><td class="module"><a href="X86-Opcode.html#v:MOVDQA" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVDQU</td><td class="module"><a href="X86-Opcode.html#v:MOVDQU" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVHLPS</td><td class="module"><a href="X86-Opcode.html#v:MOVHLPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVHPD</td><td class="module"><a href="X86-Opcode.html#v:MOVHPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVHPS</td><td class="module"><a href="X86-Opcode.html#v:MOVHPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVLHPS</td><td class="module"><a href="X86-Opcode.html#v:MOVLHPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVLPD</td><td class="module"><a href="X86-Opcode.html#v:MOVLPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVLPS</td><td class="module"><a href="X86-Opcode.html#v:MOVLPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVLSDUP</td><td class="module"><a href="X86-Opcode.html#v:MOVLSDUP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVMSKPD</td><td class="module"><a href="X86-Opcode.html#v:MOVMSKPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVMSKPS</td><td class="module"><a href="X86-Opcode.html#v:MOVMSKPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVNTDQ</td><td class="module"><a href="X86-Opcode.html#v:MOVNTDQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVNTPD</td><td class="module"><a href="X86-Opcode.html#v:MOVNTPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVNTPS</td><td class="module"><a href="X86-Opcode.html#v:MOVNTPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVNTQ</td><td class="module"><a href="X86-Opcode.html#v:MOVNTQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVQ</td><td class="module"><a href="X86-Opcode.html#v:MOVQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVS</td><td class="module"><a href="X86-Opcode.html#v:MOVS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVSB</td><td class="module"><a href="X86-Opcode.html#v:MOVSB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVSD</td><td class="module"><a href="X86-Opcode.html#v:MOVSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVSLDUP</td><td class="module"><a href="X86-Opcode.html#v:MOVSLDUP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVSQ</td><td class="module"><a href="X86-Opcode.html#v:MOVSQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVSS</td><td class="module"><a href="X86-Opcode.html#v:MOVSS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVSX</td><td class="module"><a href="X86-Opcode.html#v:MOVSX" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVSXB</td><td class="module"><a href="X86-Opcode.html#v:MOVSXB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVSXD</td><td class="module"><a href="X86-Opcode.html#v:MOVSXD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVSXW</td><td class="module"><a href="X86-Opcode.html#v:MOVSXW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVUPD</td><td class="module"><a href="X86-Opcode.html#v:MOVUPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVUPS</td><td class="module"><a href="X86-Opcode.html#v:MOVUPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVZX</td><td class="module"><a href="X86-Opcode.html#v:MOVZX" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVZXB</td><td class="module"><a href="X86-Opcode.html#v:MOVZXB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MOVZXW</td><td class="module"><a href="X86-Opcode.html#v:MOVZXW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MUL</td><td class="module"><a href="X86-Opcode.html#v:MUL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MULPD</td><td class="module"><a href="X86-Opcode.html#v:MULPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MULPS</td><td class="module"><a href="X86-Opcode.html#v:MULPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MULSD</td><td class="module"><a href="X86-Opcode.html#v:MULSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MULSS</td><td class="module"><a href="X86-Opcode.html#v:MULSS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">MWAIT</td><td class="module"><a href="X86-Opcode.html#v:MWAIT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">name</td><td class="module"><a href="Data-Variable.html#v:name" title="Data.Variable">Data.Variable</a></td></tr><tr><td class="src">necessarily_enclosed</td><td class="module"><a href="Data-Pointers.html#v:necessarily_enclosed" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">necessarily_equal</td><td class="module"><a href="Data-Pointers.html#v:necessarily_equal" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">necessarily_equal_stateparts</td><td class="module"><a href="Data-Pointers.html#v:necessarily_equal_stateparts" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">necessarily_separate</td><td class="module"><a href="Data-Pointers.html#v:necessarily_separate" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">necessarily_separate_stateparts</td><td class="module"><a href="Data-Pointers.html#v:necessarily_separate_stateparts" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">NEG</td><td class="module"><a href="X86-Opcode.html#v:NEG" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">NodeInfo</td><td class="module"><a href="Analysis-Context.html#t:NodeInfo" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">node_info_of</td><td class="module"><a href="Pass-CFG_Gen.html#v:node_info_of" title="Pass.CFG_Gen">Pass.CFG_Gen</a></td></tr><tr><td class="src">None</td><td class="module"><a href="Data-SimplePred.html#v:None" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">NOP</td><td class="module"><a href="X86-Opcode.html#v:NOP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Normal</td><td class="module"><a href="Analysis-Context.html#v:Normal" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">NOT</td><td class="module"><a href="X86-Opcode.html#v:NOT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Not</td><td class="module"><a href="Data-SimplePred.html#v:Not" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">OF</td><td class="module"><a href="X86-Flag.html#v:OF" title="X86.Flag">X86.Flag</a></td></tr><tr><td class="src">Opcode</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="X86-Opcode.html#t:Opcode" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="alt">2 (Type/Class)</td><td class="module"><a href="IR-Opcode.html#t:Opcode" title="IR.Opcode">IR.Opcode</a></td></tr><tr><td class="src">opcode</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Function)</td><td class="module"><a href="Generic-Instruction.html#v:opcode" title="Generic.Instruction">Generic.Instruction</a></td></tr><tr><td class="alt">2 (Function)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:opcode" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">3 (Function)</td><td class="module"><a href="Data-JSON.html#v:opcode" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">OpcodeConvert</td><td class="module"><a href="IR-Opcode.html#v:OpcodeConvert" title="IR.Opcode">IR.Opcode</a></td></tr><tr><td class="src">OpcodePhi</td><td class="module"><a href="IR-Opcode.html#v:OpcodePhi" title="IR.Opcode">IR.Opcode</a></td></tr><tr><td class="src">OpcodeX86</td><td class="module"><a href="IR-Opcode.html#v:OpcodeX86" title="IR.Opcode">IR.Opcode</a></td></tr><tr><td class="src">Operand</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="X86-Operand.html#t:Operand" title="X86.Operand">X86.Operand</a></td></tr><tr><td class="alt">2 (Type/Class)</td><td class="module"><a href="IR-Operand.html#t:Operand" title="IR.Operand">IR.Operand</a></td></tr><tr><td class="alt">3 (Type/Class)</td><td class="module"><a href="Data-JSON_Taxonomy.html#t:Operand" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">4 (Type/Class)</td><td class="module"><a href="Data-JSON.html#t:Operand" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">operands</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:operands" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">operand_static_resolve</td><td class="module"><a href="Data-ControlFlow.html#v:operand_static_resolve" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">Operator</td><td class="module"><a href="Data-SimplePred.html#t:Operator" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">OR</td><td class="module"><a href="X86-Opcode.html#v:OR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Or</td><td class="module"><a href="Data-SimplePred.html#v:Or" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">orElse</td><td class="module"><a href="Base.html#v:orElse" title="Base">Base</a></td></tr><tr><td class="src">ORPD</td><td class="module"><a href="X86-Opcode.html#v:ORPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">ORPS</td><td class="module"><a href="X86-Opcode.html#v:ORPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">OUT</td><td class="module"><a href="X86-Opcode.html#v:OUT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">OUTS</td><td class="module"><a href="X86-Opcode.html#v:OUTS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">overlapping</td><td class="module"><a href="X86-Register.html#v:overlapping" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">PACKSSDW</td><td class="module"><a href="X86-Opcode.html#v:PACKSSDW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PACKSSWB</td><td class="module"><a href="X86-Opcode.html#v:PACKSSWB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PADDB</td><td class="module"><a href="X86-Opcode.html#v:PADDB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PADDD</td><td class="module"><a href="X86-Opcode.html#v:PADDD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PADDQ</td><td class="module"><a href="X86-Opcode.html#v:PADDQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PADDSB</td><td class="module"><a href="X86-Opcode.html#v:PADDSB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PADDSW</td><td class="module"><a href="X86-Opcode.html#v:PADDSW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PADDUSB</td><td class="module"><a href="X86-Opcode.html#v:PADDUSB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PADDUSW</td><td class="module"><a href="X86-Opcode.html#v:PADDUSW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PADDW</td><td class="module"><a href="X86-Opcode.html#v:PADDW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">pair</td><td class="module"><a href="Base.html#v:pair" title="Base">Base</a></td></tr><tr><td class="src">PALIGNR</td><td class="module"><a href="X86-Opcode.html#v:PALIGNR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PAND</td><td class="module"><a href="X86-Opcode.html#v:PAND" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PANDN</td><td class="module"><a href="X86-Opcode.html#v:PANDN" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">parameter_registers</td><td class="module"><a href="X86-Conventions.html#v:parameter_registers" title="X86.Conventions">X86.Conventions</a></td></tr><tr><td class="src">parse_config</td><td class="module"><a href="Config.html#v:parse_config" title="Config">Config</a></td></tr><tr><td class="src">PAUSE</td><td class="module"><a href="X86-Opcode.html#v:PAUSE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PAVGB</td><td class="module"><a href="X86-Opcode.html#v:PAVGB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PAVGW</td><td class="module"><a href="X86-Opcode.html#v:PAVGW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PBLENDW</td><td class="module"><a href="X86-Opcode.html#v:PBLENDW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PCLMULQDQ</td><td class="module"><a href="X86-Opcode.html#v:PCLMULQDQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PCMPEQB</td><td class="module"><a href="X86-Opcode.html#v:PCMPEQB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PCMPEQD</td><td class="module"><a href="X86-Opcode.html#v:PCMPEQD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PCMPGTB</td><td class="module"><a href="X86-Opcode.html#v:PCMPGTB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PCMPGTD</td><td class="module"><a href="X86-Opcode.html#v:PCMPGTD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Pextr</td><td class="module"><a href="Data-SimplePred.html#v:Pextr" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">PEXTRB</td><td class="module"><a href="X86-Opcode.html#v:PEXTRB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PEXTRD</td><td class="module"><a href="X86-Opcode.html#v:PEXTRD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PEXTRQ</td><td class="module"><a href="X86-Opcode.html#v:PEXTRQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PF</td><td class="module"><a href="X86-Flag.html#v:PF" title="X86.Flag">X86.Flag</a></td></tr><tr><td class="src">PHADDD</td><td class="module"><a href="X86-Opcode.html#v:PHADDD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Phi</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="Data-Phi.html#t:Phi" title="Data.Phi">Data.Phi</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-Phi.html#v:Phi" title="Data.Phi">Data.Phi</a></td></tr><tr><td class="src">phiForVariable</td><td class="module"><a href="Data-Phi.html#v:phiForVariable" title="Data.Phi">Data.Phi</a></td></tr><tr><td class="src">PINSRB</td><td class="module"><a href="X86-Opcode.html#v:PINSRB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PINSRD</td><td class="module"><a href="X86-Opcode.html#v:PINSRD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PINSRQ</td><td class="module"><a href="X86-Opcode.html#v:PINSRQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Plus</td><td class="module"><a href="Data-SimplePred.html#v:Plus" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">PMADDWD</td><td class="module"><a href="X86-Opcode.html#v:PMADDWD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMAXSD</td><td class="module"><a href="X86-Opcode.html#v:PMAXSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMAXSW</td><td class="module"><a href="X86-Opcode.html#v:PMAXSW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMAXUB</td><td class="module"><a href="X86-Opcode.html#v:PMAXUB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMAXUD</td><td class="module"><a href="X86-Opcode.html#v:PMAXUD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMAXUQ</td><td class="module"><a href="X86-Opcode.html#v:PMAXUQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMINSD</td><td class="module"><a href="X86-Opcode.html#v:PMINSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMINSW</td><td class="module"><a href="X86-Opcode.html#v:PMINSW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMINUB</td><td class="module"><a href="X86-Opcode.html#v:PMINUB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMINUD</td><td class="module"><a href="X86-Opcode.html#v:PMINUD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMOVMSKB</td><td class="module"><a href="X86-Opcode.html#v:PMOVMSKB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMOVSXBD</td><td class="module"><a href="X86-Opcode.html#v:PMOVSXBD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMOVSXDQ</td><td class="module"><a href="X86-Opcode.html#v:PMOVSXDQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMOVZXBD</td><td class="module"><a href="X86-Opcode.html#v:PMOVZXBD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMOVZXDQ</td><td class="module"><a href="X86-Opcode.html#v:PMOVZXDQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMULHUW</td><td class="module"><a href="X86-Opcode.html#v:PMULHUW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMULHW</td><td class="module"><a href="X86-Opcode.html#v:PMULHW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMULLD</td><td class="module"><a href="X86-Opcode.html#v:PMULLD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMULLQ</td><td class="module"><a href="X86-Opcode.html#v:PMULLQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMULLW</td><td class="module"><a href="X86-Opcode.html#v:PMULLW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PMULUDQ</td><td class="module"><a href="X86-Opcode.html#v:PMULUDQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PointerBase</td><td class="module"><a href="Data-SimplePred.html#t:PointerBase" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">PointerDomain</td><td class="module"><a href="Analysis-Context.html#t:PointerDomain" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">PointerToSymbol</td><td class="module"><a href="Data-SimplePred.html#v:PointerToSymbol" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">pointer_bases_separate_necessarily</td><td class="module"><a href="Data-Pointers.html#v:pointer_bases_separate_necessarily" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">pointer_bases_separate_possibly</td><td class="module"><a href="Data-Pointers.html#v:pointer_bases_separate_possibly" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">pointer_domains</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:pointer_domains" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">POP</td><td class="module"><a href="X86-Opcode.html#v:POP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">POPA</td><td class="module"><a href="X86-Opcode.html#v:POPA" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">POPAD</td><td class="module"><a href="X86-Opcode.html#v:POPAD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">POPF</td><td class="module"><a href="X86-Opcode.html#v:POPF" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">POPFD</td><td class="module"><a href="X86-Opcode.html#v:POPFD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">POPFQ</td><td class="module"><a href="X86-Opcode.html#v:POPFQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">POR</td><td class="module"><a href="X86-Opcode.html#v:POR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">post</td><td class="module"><a href="Data-ControlFlow.html#v:post" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">Postcondition</td><td class="module"><a href="Data-JSON_Taxonomy.html#t:Postcondition" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">postcondition</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:postcondition" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">Postconditions</td><td class="module"><a href="Analysis-Context.html#t:Postconditions" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">pp_expr</td><td class="module"><a href="Data-SimplePred.html#v:pp_expr" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">pp_instruction</td><td class="module"><a href="Analysis-Context.html#v:pp_instruction" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">pp_pred</td><td class="module"><a href="Data-SimplePred.html#v:pp_pred" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">pp_reloc</td><td class="module"><a href="Data-Binary.html#v:pp_reloc" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">Precondition</td><td class="module"><a href="Analysis-Context.html#v:Precondition" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">precondition</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:precondition" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">Pred</td><td class="module"><a href="Data-SimplePred.html#t:Pred" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">Predicate</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Data Constructor)</td><td class="module"><a href="Data-SimplePred.html#v:Predicate" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="alt">2 (Type/Class)</td><td class="module"><a href="Data-JSON_Taxonomy.html#t:Predicate" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">PREFETCHNTA</td><td class="module"><a href="X86-Opcode.html#v:PREFETCHNTA" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PREFETCHT0</td><td class="module"><a href="X86-Opcode.html#v:PREFETCHT0" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PREFETCHT1</td><td class="module"><a href="X86-Opcode.html#v:PREFETCHT1" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PREFETCHT2</td><td class="module"><a href="X86-Opcode.html#v:PREFETCHT2" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Prefix</td><td class="module"><a href="X86-Prefix.html#t:Prefix" title="X86.Prefix">X86.Prefix</a></td></tr><tr><td class="src">prefix</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Function)</td><td class="module"><a href="Generic-Instruction.html#v:prefix" title="Generic.Instruction">Generic.Instruction</a></td></tr><tr><td class="alt">2 (Function)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:prefix" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">3 (Function)</td><td class="module"><a href="Data-JSON.html#v:prefix" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">Program</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Data Constructor)</td><td class="module"><a href="Generic-Program.html#v:Program" title="Generic.Program">Generic.Program</a></td></tr><tr><td class="alt">2 (Type/Class)</td><td class="module"><a href="IR-Program.html#t:Program" title="IR.Program">IR.Program</a></td></tr><tr><td class="alt">3 (Type/Class)</td><td class="module"><a href="X86-Program.html#t:Program" title="X86.Program">X86.Program</a></td></tr><tr><td class="src">Propagator</td><td class="module"><a href="Analysis-Propagation.html#t:Propagator" title="Analysis.Propagation">Analysis.Propagation</a></td></tr><tr><td class="src">PSADBW</td><td class="module"><a href="X86-Opcode.html#v:PSADBW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSHUFB</td><td class="module"><a href="X86-Opcode.html#v:PSHUFB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSHUFD</td><td class="module"><a href="X86-Opcode.html#v:PSHUFD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSHUFLW</td><td class="module"><a href="X86-Opcode.html#v:PSHUFLW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSLLD</td><td class="module"><a href="X86-Opcode.html#v:PSLLD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSLLDQ</td><td class="module"><a href="X86-Opcode.html#v:PSLLDQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSLLQ</td><td class="module"><a href="X86-Opcode.html#v:PSLLQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSLLW</td><td class="module"><a href="X86-Opcode.html#v:PSLLW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSRAD</td><td class="module"><a href="X86-Opcode.html#v:PSRAD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSRAW</td><td class="module"><a href="X86-Opcode.html#v:PSRAW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSRLD</td><td class="module"><a href="X86-Opcode.html#v:PSRLD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSRLDQ</td><td class="module"><a href="X86-Opcode.html#v:PSRLDQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSRLQ</td><td class="module"><a href="X86-Opcode.html#v:PSRLQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSRLW</td><td class="module"><a href="X86-Opcode.html#v:PSRLW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSUBB</td><td class="module"><a href="X86-Opcode.html#v:PSUBB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSUBD</td><td class="module"><a href="X86-Opcode.html#v:PSUBD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSUBQ</td><td class="module"><a href="X86-Opcode.html#v:PSUBQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSUBSB</td><td class="module"><a href="X86-Opcode.html#v:PSUBSB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSUBSQ</td><td class="module"><a href="X86-Opcode.html#v:PSUBSQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSUBUSB</td><td class="module"><a href="X86-Opcode.html#v:PSUBUSB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSUBUSW</td><td class="module"><a href="X86-Opcode.html#v:PSUBUSW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PSUBW</td><td class="module"><a href="X86-Opcode.html#v:PSUBW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PTEST</td><td class="module"><a href="X86-Opcode.html#v:PTEST" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PUNPCKLBW</td><td class="module"><a href="X86-Opcode.html#v:PUNPCKLBW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PUNPCKLDQ</td><td class="module"><a href="X86-Opcode.html#v:PUNPCKLDQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PUNPCKLQDQ</td><td class="module"><a href="X86-Opcode.html#v:PUNPCKLQDQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PUNPCKLWD</td><td class="module"><a href="X86-Opcode.html#v:PUNPCKLWD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">purge_context</td><td class="module"><a href="Analysis-Context.html#v:purge_context" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">PUSH</td><td class="module"><a href="X86-Opcode.html#v:PUSH" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PUSHA</td><td class="module"><a href="X86-Opcode.html#v:PUSHA" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PUSHAD</td><td class="module"><a href="X86-Opcode.html#v:PUSHAD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PUSHF</td><td class="module"><a href="X86-Opcode.html#v:PUSHF" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PUSHFD</td><td class="module"><a href="X86-Opcode.html#v:PUSHFD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PUSHFQ</td><td class="module"><a href="X86-Opcode.html#v:PUSHFQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">PXOR</td><td class="module"><a href="X86-Opcode.html#v:PXOR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">R10</td><td class="module"><a href="X86-Register.html#v:R10" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R10B</td><td class="module"><a href="X86-Register.html#v:R10B" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R10D</td><td class="module"><a href="X86-Register.html#v:R10D" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R10W</td><td class="module"><a href="X86-Register.html#v:R10W" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R11</td><td class="module"><a href="X86-Register.html#v:R11" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R11B</td><td class="module"><a href="X86-Register.html#v:R11B" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R11D</td><td class="module"><a href="X86-Register.html#v:R11D" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R11W</td><td class="module"><a href="X86-Register.html#v:R11W" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R12</td><td class="module"><a href="X86-Register.html#v:R12" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R12B</td><td class="module"><a href="X86-Register.html#v:R12B" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R12D</td><td class="module"><a href="X86-Register.html#v:R12D" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R12W</td><td class="module"><a href="X86-Register.html#v:R12W" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R13</td><td class="module"><a href="X86-Register.html#v:R13" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R13B</td><td class="module"><a href="X86-Register.html#v:R13B" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R13D</td><td class="module"><a href="X86-Register.html#v:R13D" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R13W</td><td class="module"><a href="X86-Register.html#v:R13W" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R14</td><td class="module"><a href="X86-Register.html#v:R14" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R14B</td><td class="module"><a href="X86-Register.html#v:R14B" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R14D</td><td class="module"><a href="X86-Register.html#v:R14D" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R14W</td><td class="module"><a href="X86-Register.html#v:R14W" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R15</td><td class="module"><a href="X86-Register.html#v:R15" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R15B</td><td class="module"><a href="X86-Register.html#v:R15B" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R15D</td><td class="module"><a href="X86-Register.html#v:R15D" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R15W</td><td class="module"><a href="X86-Register.html#v:R15W" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R8</td><td class="module"><a href="X86-Register.html#v:R8" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R8B</td><td class="module"><a href="X86-Register.html#v:R8B" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R8D</td><td class="module"><a href="X86-Register.html#v:R8D" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R8W</td><td class="module"><a href="X86-Register.html#v:R8W" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R9</td><td class="module"><a href="X86-Register.html#v:R9" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R9B</td><td class="module"><a href="X86-Register.html#v:R9B" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R9D</td><td class="module"><a href="X86-Register.html#v:R9D" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">R9W</td><td class="module"><a href="X86-Register.html#v:R9W" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">RAX</td><td class="module"><a href="X86-Register.html#v:RAX" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">RBP</td><td class="module"><a href="X86-Register.html#v:RBP" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">RBX</td><td class="module"><a href="X86-Register.html#v:RBX" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">RCL</td><td class="module"><a href="X86-Opcode.html#v:RCL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">RCPPS</td><td class="module"><a href="X86-Opcode.html#v:RCPPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">RCPSS</td><td class="module"><a href="X86-Opcode.html#v:RCPSS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">RCR</td><td class="module"><a href="X86-Opcode.html#v:RCR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">RCX</td><td class="module"><a href="X86-Register.html#v:RCX" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">RDI</td><td class="module"><a href="X86-Register.html#v:RDI" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">RDMSR</td><td class="module"><a href="X86-Opcode.html#v:RDMSR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">RDPMC</td><td class="module"><a href="X86-Opcode.html#v:RDPMC" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">RDTSC</td><td class="module"><a href="X86-Opcode.html#v:RDTSC" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">RDX</td><td class="module"><a href="X86-Register.html#v:RDX" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">readHex'</td><td class="module"><a href="Base.html#v:readHex-39-" title="Base">Base</a></td></tr><tr><td class="src">read_binary</td><td class="module"><a href="Analysis-Context.html#v:read_binary" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">read_from_ro_datasection</td><td class="module"><a href="Analysis-Context.html#v:read_from_ro_datasection" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">read_mem</td><td class="module"><a href="Data-MachineState.html#v:read_mem" title="Data.MachineState">Data.MachineState</a></td></tr><tr><td class="src">read_operand</td><td class="module"><a href="Data-MachineState.html#v:read_operand" title="Data.MachineState">Data.MachineState</a></td></tr><tr><td class="src">read_reg</td><td class="module"><a href="Data-MachineState.html#v:read_reg" title="Data.MachineState">Data.MachineState</a></td></tr><tr><td class="src">read_sp</td><td class="module"><a href="Data-MachineState.html#v:read_sp" title="Data.MachineState">Data.MachineState</a></td></tr><tr><td class="src">real</td><td class="module"><a href="X86-Register.html#v:real" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">Reg</td><td class="module"><a href="Data-JSON.html#v:Reg" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">reg128</td><td class="module"><a href="X86-Register.html#v:reg128" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">reg16</td><td class="module"><a href="X86-Register.html#v:reg16" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">reg256</td><td class="module"><a href="X86-Register.html#v:reg256" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">reg2var</td><td class="module"><a href="Pass-Reg2Var.html#v:reg2var" title="Pass.Reg2Var">Pass.Reg2Var</a></td></tr><tr><td class="src">reg32</td><td class="module"><a href="X86-Register.html#v:reg32" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">reg64</td><td class="module"><a href="X86-Register.html#v:reg64" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">reg8</td><td class="module"><a href="X86-Register.html#v:reg8" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">reg80</td><td class="module"><a href="X86-Register.html#v:reg80" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">Register</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="X86-Register.html#t:Register" title="X86.Register">X86.Register</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:Register" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">Relocation</td><td class="module"><a href="Data-Binary.html#t:Relocation" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">REP</td><td class="module"><a href="X86-Prefix.html#v:REP" title="X86.Prefix">X86.Prefix</a></td></tr><tr><td class="src">REPNE</td><td class="module"><a href="X86-Prefix.html#v:REPNE" title="X86.Prefix">X86.Prefix</a></td></tr><tr><td class="src">REPZ</td><td class="module"><a href="X86-Prefix.html#v:REPZ" title="X86.Prefix">X86.Prefix</a></td></tr><tr><td class="src">ResolvedJumpTarget</td><td class="module"><a href="Analysis-Context.html#t:ResolvedJumpTarget" title="Analysis.Context">Analysis.Context</a>, <a href="Data-ControlFlow.html#t:ResolvedJumpTarget" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">resolve_address</td><td class="module"><a href="Data-MachineState.html#v:resolve_address" title="Data.MachineState">Data.MachineState</a></td></tr><tr><td class="src">resolve_jump_target</td><td class="module"><a href="Data-ControlFlow.html#v:resolve_jump_target" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">RET</td><td class="module"><a href="X86-Opcode.html#v:RET" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">RETF</td><td class="module"><a href="X86-Opcode.html#v:RETF" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">RETN</td><td class="module"><a href="X86-Opcode.html#v:RETN" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Retrieve</td><td class="module"><a href="VerificationReportInterface.html#t:Retrieve" title="VerificationReportInterface">VerificationReportInterface</a></td></tr><tr><td class="src">retrieve_io</td><td class="module"><a href="VerificationReportInterface.html#v:retrieve_io" title="VerificationReportInterface">VerificationReportInterface</a></td></tr><tr><td class="src">ReturningWith</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Data Constructor)</td><td class="module"><a href="Analysis-Context.html#v:ReturningWith" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:ReturningWith" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">return_registers</td><td class="module"><a href="X86-Conventions.html#v:return_registers" title="X86.Conventions">X86.Conventions</a></td></tr><tr><td class="src">RIP</td><td class="module"><a href="X86-Register.html#v:RIP" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">RIZ</td><td class="module"><a href="X86-Register.html#v:RIZ" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">rock_bottom</td><td class="module"><a href="Data-SimplePred.html#v:rock_bottom" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">ROL</td><td class="module"><a href="X86-Opcode.html#v:ROL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Rol</td><td class="module"><a href="Data-SimplePred.html#v:Rol" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">ROR</td><td class="module"><a href="X86-Opcode.html#v:ROR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Ror</td><td class="module"><a href="Data-SimplePred.html#v:Ror" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">ROUNDSD</td><td class="module"><a href="X86-Opcode.html#v:ROUNDSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">ROUNDSS</td><td class="module"><a href="X86-Opcode.html#v:ROUNDSS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">RSI</td><td class="module"><a href="X86-Register.html#v:RSI" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">RSM</td><td class="module"><a href="X86-Opcode.html#v:RSM" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">RSP</td><td class="module"><a href="X86-Register.html#v:RSP" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">RSQRTPS</td><td class="module"><a href="X86-Opcode.html#v:RSQRTPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">RSQRTSS</td><td class="module"><a href="X86-Opcode.html#v:RSQRTSS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">R_X86_64_RELATIVE</td><td class="module"><a href="Data-Binary.html#v:R_X86_64_RELATIVE" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">SAHF</td><td class="module"><a href="X86-Opcode.html#v:SAHF" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SAL</td><td class="module"><a href="X86-Opcode.html#v:SAL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SAR</td><td class="module"><a href="X86-Opcode.html#v:SAR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Sar</td><td class="module"><a href="Data-SimplePred.html#v:Sar" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SBB</td><td class="module"><a href="X86-Opcode.html#v:SBB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SCAS</td><td class="module"><a href="X86-Opcode.html#v:SCAS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SCASB</td><td class="module"><a href="X86-Opcode.html#v:SCASB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SCASD</td><td class="module"><a href="X86-Opcode.html#v:SCASD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SectionsInfo</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="Data-Binary.html#t:SectionsInfo" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-Binary.html#v:SectionsInfo" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">sections_with_instructions</td><td class="module"><a href="X86-Conventions.html#v:sections_with_instructions" title="X86.Conventions">X86.Conventions</a></td></tr><tr><td class="src">section_is_unwritable</td><td class="module"><a href="X86-Conventions.html#v:section_is_unwritable" title="X86.Conventions">X86.Conventions</a></td></tr><tr><td class="src">separate_pointer_domains</td><td class="module"><a href="Data-Pointers.html#v:separate_pointer_domains" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">SETA</td><td class="module"><a href="X86-Opcode.html#v:SETA" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETAE</td><td class="module"><a href="X86-Opcode.html#v:SETAE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETB</td><td class="module"><a href="X86-Opcode.html#v:SETB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETBE</td><td class="module"><a href="X86-Opcode.html#v:SETBE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETC</td><td class="module"><a href="X86-Opcode.html#v:SETC" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETE</td><td class="module"><a href="X86-Opcode.html#v:SETE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETG</td><td class="module"><a href="X86-Opcode.html#v:SETG" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETGE</td><td class="module"><a href="X86-Opcode.html#v:SETGE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETL</td><td class="module"><a href="X86-Opcode.html#v:SETL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETLE</td><td class="module"><a href="X86-Opcode.html#v:SETLE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETNA</td><td class="module"><a href="X86-Opcode.html#v:SETNA" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETNAE</td><td class="module"><a href="X86-Opcode.html#v:SETNAE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETNB</td><td class="module"><a href="X86-Opcode.html#v:SETNB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETNBE</td><td class="module"><a href="X86-Opcode.html#v:SETNBE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETNC</td><td class="module"><a href="X86-Opcode.html#v:SETNC" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETNE</td><td class="module"><a href="X86-Opcode.html#v:SETNE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETNG</td><td class="module"><a href="X86-Opcode.html#v:SETNG" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETNGE</td><td class="module"><a href="X86-Opcode.html#v:SETNGE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETNL</td><td class="module"><a href="X86-Opcode.html#v:SETNL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETNLE</td><td class="module"><a href="X86-Opcode.html#v:SETNLE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETNO</td><td class="module"><a href="X86-Opcode.html#v:SETNO" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETNP</td><td class="module"><a href="X86-Opcode.html#v:SETNP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETNS</td><td class="module"><a href="X86-Opcode.html#v:SETNS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETNZ</td><td class="module"><a href="X86-Opcode.html#v:SETNZ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETO</td><td class="module"><a href="X86-Opcode.html#v:SETO" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETP</td><td class="module"><a href="X86-Opcode.html#v:SETP" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETPE</td><td class="module"><a href="X86-Opcode.html#v:SETPE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETPO</td><td class="module"><a href="X86-Opcode.html#v:SETPO" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SETS</td><td class="module"><a href="X86-Opcode.html#v:SETS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SetXX</td><td class="module"><a href="Data-SimplePred.html#v:SetXX" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SETZ</td><td class="module"><a href="X86-Opcode.html#v:SETZ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">set_ctxt_calls</td><td class="module"><a href="Analysis-Context.html#v:set_ctxt_calls" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">set_ctxt_cfgs</td><td class="module"><a href="Analysis-Context.html#v:set_ctxt_cfgs" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">set_ctxt_entries</td><td class="module"><a href="Analysis-Context.html#v:set_ctxt_entries" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">set_ctxt_finits</td><td class="module"><a href="Analysis-Context.html#v:set_ctxt_finits" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">set_ctxt_inds</td><td class="module"><a href="Analysis-Context.html#v:set_ctxt_inds" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">set_ctxt_invs</td><td class="module"><a href="Analysis-Context.html#v:set_ctxt_invs" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">set_ctxt_posts</td><td class="module"><a href="Analysis-Context.html#v:set_ctxt_posts" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">set_ctxt_recursions</td><td class="module"><a href="Analysis-Context.html#v:set_ctxt_recursions" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">set_ctxt_relocs</td><td class="module"><a href="Analysis-Context.html#v:set_ctxt_relocs" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">set_ctxt_results</td><td class="module"><a href="Analysis-Context.html#v:set_ctxt_results" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">set_ctxt_sections</td><td class="module"><a href="Analysis-Context.html#v:set_ctxt_sections" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">set_ctxt_start</td><td class="module"><a href="Analysis-Context.html#v:set_ctxt_start" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">set_ctxt_stateparts</td><td class="module"><a href="Analysis-Context.html#v:set_ctxt_stateparts" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">set_ctxt_syms</td><td class="module"><a href="Analysis-Context.html#v:set_ctxt_syms" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">set_ctxt_vcs</td><td class="module"><a href="Analysis-Context.html#v:set_ctxt_vcs" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">SE_Bit</td><td class="module"><a href="Data-SimplePred.html#v:SE_Bit" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SE_Immediate</td><td class="module"><a href="Data-SimplePred.html#v:SE_Immediate" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SE_Malloc</td><td class="module"><a href="Data-SimplePred.html#v:SE_Malloc" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SE_Op</td><td class="module"><a href="Data-SimplePred.html#v:SE_Op" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SE_Overwrite</td><td class="module"><a href="Data-SimplePred.html#v:SE_Overwrite" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SE_SExtend</td><td class="module"><a href="Data-SimplePred.html#v:SE_SExtend" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SE_StatePart</td><td class="module"><a href="Data-SimplePred.html#v:SE_StatePart" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SE_Var</td><td class="module"><a href="Data-SimplePred.html#v:SE_Var" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SF</td><td class="module"><a href="X86-Flag.html#v:SF" title="X86.Flag">X86.Flag</a></td></tr><tr><td class="src">SFENCE</td><td class="module"><a href="X86-Opcode.html#v:SFENCE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SGDT</td><td class="module"><a href="X86-Opcode.html#v:SGDT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SHL</td><td class="module"><a href="X86-Opcode.html#v:SHL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Shl</td><td class="module"><a href="Data-SimplePred.html#v:Shl" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SHLD</td><td class="module"><a href="X86-Opcode.html#v:SHLD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">showHex</td><td class="module"><a href="Base.html#v:showHex" title="Base">Base</a></td></tr><tr><td class="src">showHex_list</td><td class="module"><a href="Base.html#v:showHex_list" title="Base">Base</a></td></tr><tr><td class="src">showHex_option</td><td class="module"><a href="Base.html#v:showHex_option" title="Base">Base</a></td></tr><tr><td class="src">showHex_set</td><td class="module"><a href="Base.html#v:showHex_set" title="Base">Base</a></td></tr><tr><td class="src">show_block</td><td class="module"><a href="Data-ControlFlow.html#v:show_block" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">show_finit</td><td class="module"><a href="Analysis-Context.html#v:show_finit" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">show_invariants</td><td class="module"><a href="Data-ControlFlow.html#v:show_invariants" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">SHR</td><td class="module"><a href="X86-Opcode.html#v:SHR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Shr</td><td class="module"><a href="Data-SimplePred.html#v:Shr" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SHRD</td><td class="module"><a href="X86-Opcode.html#v:SHRD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SHUFPS</td><td class="module"><a href="X86-Opcode.html#v:SHUFPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SI</td><td class="module"><a href="X86-Register.html#v:SI" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">SIDT</td><td class="module"><a href="X86-Opcode.html#v:SIDT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SIL</td><td class="module"><a href="X86-Register.html#v:SIL" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">simp</td><td class="module"><a href="Data-SimplePred.html#v:simp" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SimpleExpr</td><td class="module"><a href="Data-SimplePred.html#t:SimpleExpr" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">size</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Function)</td><td class="module"><a href="Data-Variable.html#v:size" title="Data.Variable">Data.Variable</a></td></tr><tr><td class="alt">2 (Function)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:size" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="alt">3 (Function)</td><td class="module"><a href="Data-JSON.html#v:size" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">sizeof</td><td class="module"><a href="Typeclasses-HasSize.html#v:sizeof" title="Typeclasses.HasSize">Typeclasses.HasSize</a></td></tr><tr><td class="src">si_max_address</td><td class="module"><a href="Data-Binary.html#v:si_max_address" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">si_min_address</td><td class="module"><a href="Data-Binary.html#v:si_min_address" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">si_sections</td><td class="module"><a href="Data-Binary.html#v:si_sections" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">SLDT</td><td class="module"><a href="X86-Opcode.html#v:SLDT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SMSW</td><td class="module"><a href="X86-Opcode.html#v:SMSW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">source</td><td class="module"><a href="Data-Variable.html#v:source" title="Data.Variable">Data.Variable</a></td></tr><tr><td class="src">SourcelessMemWrite</td><td class="module"><a href="Analysis-Context.html#v:SourcelessMemWrite" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">sources</td><td class="module"><a href="Data-Phi.html#v:sources" title="Data.Phi">Data.Phi</a></td></tr><tr><td class="src">sources_separate_necessarily</td><td class="module"><a href="Data-Pointers.html#v:sources_separate_necessarily" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">sources_separate_possibly</td><td class="module"><a href="Data-Pointers.html#v:sources_separate_possibly" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">SP</td><td class="module"><a href="X86-Register.html#v:SP" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">SPL</td><td class="module"><a href="X86-Register.html#v:SPL" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">SP_Mem</td><td class="module"><a href="Data-SimplePred.html#v:SP_Mem" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SP_Reg</td><td class="module"><a href="Data-SimplePred.html#v:SP_Reg" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SP_StackPointer</td><td class="module"><a href="Data-SimplePred.html#v:SP_StackPointer" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SQRTPD</td><td class="module"><a href="X86-Opcode.html#v:SQRTPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SQRTPS</td><td class="module"><a href="X86-Opcode.html#v:SQRTPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SQRTSD</td><td class="module"><a href="X86-Opcode.html#v:SQRTSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SQRTSS</td><td class="module"><a href="X86-Opcode.html#v:SQRTSS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">srcs</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Function)</td><td class="module"><a href="Generic-Instruction.html#v:srcs" title="Generic.Instruction">Generic.Instruction</a></td></tr><tr><td class="alt">2 (Function)</td><td class="module"><a href="Data-JSON.html#v:srcs" title="Data.JSON">Data.JSON</a></td></tr><tr><td class="src">srcs_of_expr</td><td class="module"><a href="Data-Pointers.html#v:srcs_of_expr" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">srcs_of_exprs</td><td class="module"><a href="Data-Pointers.html#v:srcs_of_exprs" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">Src_Function</td><td class="module"><a href="Data-SimplePred.html#v:Src_Function" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">Src_ImmediateAddress</td><td class="module"><a href="Data-SimplePred.html#v:Src_ImmediateAddress" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">Src_Malloc</td><td class="module"><a href="Data-SimplePred.html#v:Src_Malloc" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">Src_StackPointer</td><td class="module"><a href="Data-SimplePred.html#v:Src_StackPointer" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">Src_Var</td><td class="module"><a href="Data-SimplePred.html#v:Src_Var" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">SS</td><td class="module"><a href="X86-Register.html#v:SS" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">ST0</td><td class="module"><a href="X86-Register.html#v:ST0" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">ST1</td><td class="module"><a href="X86-Register.html#v:ST1" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">ST2</td><td class="module"><a href="X86-Register.html#v:ST2" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">ST3</td><td class="module"><a href="X86-Register.html#v:ST3" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">ST4</td><td class="module"><a href="X86-Register.html#v:ST4" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">ST5</td><td class="module"><a href="X86-Register.html#v:ST5" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">ST6</td><td class="module"><a href="X86-Register.html#v:ST6" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">ST7</td><td class="module"><a href="X86-Register.html#v:ST7" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">StackPointer</td><td class="module"><a href="Data-SimplePred.html#v:StackPointer" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">StatePart</td><td class="module"><a href="Data-SimplePred.html#t:StatePart" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">STC</td><td class="module"><a href="X86-Opcode.html#v:STC" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">STD</td><td class="module"><a href="X86-Opcode.html#v:STD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">stepA</td><td class="module"><a href="Pass-CFG_Gen.html#v:stepA" title="Pass.CFG_Gen">Pass.CFG_Gen</a></td></tr><tr><td class="src">STI</td><td class="module"><a href="X86-Opcode.html#v:STI" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">STMXCSR</td><td class="module"><a href="X86-Opcode.html#v:STMXCSR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Storage</td><td class="module"><a href="Generic-Operand.html#v:Storage" title="Generic.Operand">Generic.Operand</a></td></tr><tr><td class="src">store_assertions_in_report</td><td class="module"><a href="Config.html#v:store_assertions_in_report" title="Config">Config</a></td></tr><tr><td class="src">store_preconditions_in_report</td><td class="module"><a href="Config.html#v:store_preconditions_in_report" title="Config">Config</a></td></tr><tr><td class="src">STOS</td><td class="module"><a href="X86-Opcode.html#v:STOS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">STOSB</td><td class="module"><a href="X86-Opcode.html#v:STOSB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">STOSD</td><td class="module"><a href="X86-Opcode.html#v:STOSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">STOSQ</td><td class="module"><a href="X86-Opcode.html#v:STOSQ" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">STR</td><td class="module"><a href="X86-Opcode.html#v:STR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">strip_GLIBC</td><td class="module"><a href="X86-Conventions.html#v:strip_GLIBC" title="X86.Conventions">X86.Conventions</a></td></tr><tr><td class="src">strip_parentheses</td><td class="module"><a href="Base.html#v:strip_parentheses" title="Base">Base</a></td></tr><tr><td class="src">SUB</td><td class="module"><a href="X86-Opcode.html#v:SUB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SUBPD</td><td class="module"><a href="X86-Opcode.html#v:SUBPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SUBPS</td><td class="module"><a href="X86-Opcode.html#v:SUBPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SUBSD</td><td class="module"><a href="X86-Opcode.html#v:SUBSD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SUBSS</td><td class="module"><a href="X86-Opcode.html#v:SUBSS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">supremum</td><td class="module"><a href="Analysis-Propagation.html#v:supremum" title="Analysis.Propagation">Analysis.Propagation</a></td></tr><tr><td class="src">SWAPGS</td><td class="module"><a href="X86-Opcode.html#v:SWAPGS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SymbolTable</td><td class="module"><a href="Data-Binary.html#t:SymbolTable" title="Data.Binary">Data.Binary</a></td></tr><tr><td class="src">SYSCALL</td><td class="module"><a href="X86-Opcode.html#v:SYSCALL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SYSENTER</td><td class="module"><a href="X86-Opcode.html#v:SYSENTER" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SYSEXIT</td><td class="module"><a href="X86-Opcode.html#v:SYSEXIT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">SYSRET</td><td class="module"><a href="X86-Opcode.html#v:SYSRET" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">takeUntilString</td><td class="module"><a href="Base.html#v:takeUntilString" title="Base">Base</a></td></tr><tr><td class="src">tau</td><td class="module"><a href="Analysis-Propagation.html#v:tau" title="Analysis.Propagation">Analysis.Propagation</a></td></tr><tr><td class="src">tau_block</td><td class="module"><a href="Analysis-SymbolicExecution.html#v:tau_block" title="Analysis.SymbolicExecution">Analysis.SymbolicExecution</a></td></tr><tr><td class="src">Terminal</td><td class="module"><a href="Analysis-Context.html#v:Terminal" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">Terminating</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Data Constructor)</td><td class="module"><a href="Analysis-Context.html#v:Terminating" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:Terminating" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">TEST</td><td class="module"><a href="X86-Opcode.html#v:TEST" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Times</td><td class="module"><a href="Data-SimplePred.html#v:Times" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">trim_expr</td><td class="module"><a href="Data-Pointers.html#v:trim_expr" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">UCOMISD</td><td class="module"><a href="X86-Opcode.html#v:UCOMISD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">UCOMISS</td><td class="module"><a href="X86-Opcode.html#v:UCOMISS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">UD2</td><td class="module"><a href="X86-Opcode.html#v:UD2" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Udiv</td><td class="module"><a href="Data-SimplePred.html#v:Udiv" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">unfold_non_determinism</td><td class="module"><a href="Data-Pointers.html#v:unfold_non_determinism" title="Data.Pointers">Data.Pointers</a></td></tr><tr><td class="src">UnknownRetBehavior</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Data Constructor)</td><td class="module"><a href="Analysis-Context.html#v:UnknownRetBehavior" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-JSON_Taxonomy.html#v:UnknownRetBehavior" title="Data.JSON_Taxonomy">Data.JSON_Taxonomy</a></td></tr><tr><td class="src">UNPCKHPD</td><td class="module"><a href="X86-Opcode.html#v:UNPCKHPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">UNPCKHPS</td><td class="module"><a href="X86-Opcode.html#v:UNPCKHPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">UNPCKLPD</td><td class="module"><a href="X86-Opcode.html#v:UNPCKLPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">UNPCKLPS</td><td class="module"><a href="X86-Opcode.html#v:UNPCKLPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Unresolved</td><td class="module"><a href="Analysis-Context.html#v:Unresolved" title="Analysis.Context">Analysis.Context</a>, <a href="Data-ControlFlow.html#v:Unresolved" title="Data.ControlFlow">Data.ControlFlow</a></td></tr><tr><td class="src">UnresolvedIndirection</td><td class="module"><a href="Analysis-Context.html#v:UnresolvedIndirection" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">Unverified</td><td class="module"><a href="Analysis-Context.html#v:Unverified" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">VADDPD</td><td class="module"><a href="X86-Opcode.html#v:VADDPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VADDPS</td><td class="module"><a href="X86-Opcode.html#v:VADDPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VANDPD</td><td class="module"><a href="X86-Opcode.html#v:VANDPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VANDPS</td><td class="module"><a href="X86-Opcode.html#v:VANDPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Variable</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="Data-Variable.html#t:Variable" title="Data.Variable">Data.Variable</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-Variable.html#v:Variable" title="Data.Variable">Data.Variable</a></td></tr><tr><td class="src">VariableConversion</td><td>&nbsp;</td></tr><tr><td class="alt">1 (Type/Class)</td><td class="module"><a href="Data-Variable.html#t:VariableConversion" title="Data.Variable">Data.Variable</a></td></tr><tr><td class="alt">2 (Data Constructor)</td><td class="module"><a href="Data-Variable.html#v:VariableConversion" title="Data.Variable">Data.Variable</a></td></tr><tr><td class="src">VBLENDPS</td><td class="module"><a href="X86-Opcode.html#v:VBLENDPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VCS</td><td class="module"><a href="Analysis-Context.html#t:VCS" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">verbose_logs</td><td class="module"><a href="Config.html#v:verbose_logs" title="Config">Config</a></td></tr><tr><td class="src">VerificationCondition</td><td class="module"><a href="Analysis-Context.html#t:VerificationCondition" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">VerificationError</td><td class="module"><a href="Analysis-Context.html#v:VerificationError" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">VerificationResult</td><td class="module"><a href="Analysis-Context.html#t:VerificationResult" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">VerificationSuccess</td><td class="module"><a href="Analysis-Context.html#v:VerificationSuccess" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">VerificationSuccesWithAssumptions</td><td class="module"><a href="Analysis-Context.html#v:VerificationSuccesWithAssumptions" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">VerificationUnresolvedIndirection</td><td class="module"><a href="Analysis-Context.html#v:VerificationUnresolvedIndirection" title="Analysis.Context">Analysis.Context</a></td></tr><tr><td class="src">VERR</td><td class="module"><a href="X86-Opcode.html#v:VERR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VERW</td><td class="module"><a href="X86-Opcode.html#v:VERW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VEXTRACTF128</td><td class="module"><a href="X86-Opcode.html#v:VEXTRACTF128" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VEXTRACTI128</td><td class="module"><a href="X86-Opcode.html#v:VEXTRACTI128" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VINSERTF128</td><td class="module"><a href="X86-Opcode.html#v:VINSERTF128" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMCALL</td><td class="module"><a href="X86-Opcode.html#v:VMCALL" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMCLEAR</td><td class="module"><a href="X86-Opcode.html#v:VMCLEAR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMLAUNCH</td><td class="module"><a href="X86-Opcode.html#v:VMLAUNCH" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMOVAPD</td><td class="module"><a href="X86-Opcode.html#v:VMOVAPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMOVAPS</td><td class="module"><a href="X86-Opcode.html#v:VMOVAPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMOVD</td><td class="module"><a href="X86-Opcode.html#v:VMOVD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMOVDQA</td><td class="module"><a href="X86-Opcode.html#v:VMOVDQA" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMOVDQU</td><td class="module"><a href="X86-Opcode.html#v:VMOVDQU" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMOVHPS</td><td class="module"><a href="X86-Opcode.html#v:VMOVHPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMOVLHPS</td><td class="module"><a href="X86-Opcode.html#v:VMOVLHPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMPTRLD</td><td class="module"><a href="X86-Opcode.html#v:VMPTRLD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMPTRST</td><td class="module"><a href="X86-Opcode.html#v:VMPTRST" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMREAD</td><td class="module"><a href="X86-Opcode.html#v:VMREAD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMRESUME</td><td class="module"><a href="X86-Opcode.html#v:VMRESUME" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMULPD</td><td class="module"><a href="X86-Opcode.html#v:VMULPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMULPS</td><td class="module"><a href="X86-Opcode.html#v:VMULPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMWRITE</td><td class="module"><a href="X86-Opcode.html#v:VMWRITE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMXOFF</td><td class="module"><a href="X86-Opcode.html#v:VMXOFF" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VMXON</td><td class="module"><a href="X86-Opcode.html#v:VMXON" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VPALIGNR</td><td class="module"><a href="X86-Opcode.html#v:VPALIGNR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VPAND</td><td class="module"><a href="X86-Opcode.html#v:VPAND" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VPANDN</td><td class="module"><a href="X86-Opcode.html#v:VPANDN" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VPCMPEQB</td><td class="module"><a href="X86-Opcode.html#v:VPCMPEQB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VPCMPEQW</td><td class="module"><a href="X86-Opcode.html#v:VPCMPEQW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VPERM2F128</td><td class="module"><a href="X86-Opcode.html#v:VPERM2F128" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VPERM2I128</td><td class="module"><a href="X86-Opcode.html#v:VPERM2I128" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VPERMILPS</td><td class="module"><a href="X86-Opcode.html#v:VPERMILPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VPOR</td><td class="module"><a href="X86-Opcode.html#v:VPOR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VPSHUFB</td><td class="module"><a href="X86-Opcode.html#v:VPSHUFB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VPSHUFD</td><td class="module"><a href="X86-Opcode.html#v:VPSHUFD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VPSLLW</td><td class="module"><a href="X86-Opcode.html#v:VPSLLW" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VPUNPCKHWD</td><td class="module"><a href="X86-Opcode.html#v:VPUNPCKHWD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VPUNPCKLWD</td><td class="module"><a href="X86-Opcode.html#v:VPUNPCKLWD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VPXOR</td><td class="module"><a href="X86-Opcode.html#v:VPXOR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VSHUFPD</td><td class="module"><a href="X86-Opcode.html#v:VSHUFPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VSHUFPS</td><td class="module"><a href="X86-Opcode.html#v:VSHUFPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VSUBPD</td><td class="module"><a href="X86-Opcode.html#v:VSUBPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VSUBPS</td><td class="module"><a href="X86-Opcode.html#v:VSUBPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VUNPCKHPS</td><td class="module"><a href="X86-Opcode.html#v:VUNPCKHPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VUNPCKLPS</td><td class="module"><a href="X86-Opcode.html#v:VUNPCKLPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VXORPD</td><td class="module"><a href="X86-Opcode.html#v:VXORPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VXORPS</td><td class="module"><a href="X86-Opcode.html#v:VXORPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">VZEROUPPER</td><td class="module"><a href="X86-Opcode.html#v:VZEROUPPER" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">WAIT</td><td class="module"><a href="X86-Opcode.html#v:WAIT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">WBINVD</td><td class="module"><a href="X86-Opcode.html#v:WBINVD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">word_to_sint</td><td class="module"><a href="Base.html#v:word_to_sint" title="Base">Base</a></td></tr><tr><td class="src">WRFSBASE</td><td class="module"><a href="X86-Opcode.html#v:WRFSBASE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">WRGSBASE</td><td class="module"><a href="X86-Opcode.html#v:WRGSBASE" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">write_mem</td><td class="module"><a href="Data-MachineState.html#v:write_mem" title="Data.MachineState">Data.MachineState</a></td></tr><tr><td class="src">write_operand</td><td class="module"><a href="Data-MachineState.html#v:write_operand" title="Data.MachineState">Data.MachineState</a></td></tr><tr><td class="src">write_reg</td><td class="module"><a href="Data-MachineState.html#v:write_reg" title="Data.MachineState">Data.MachineState</a></td></tr><tr><td class="src">write_sp</td><td class="module"><a href="Data-MachineState.html#v:write_sp" title="Data.MachineState">Data.MachineState</a></td></tr><tr><td class="src">WRMSR</td><td class="module"><a href="X86-Opcode.html#v:WRMSR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">XADD</td><td class="module"><a href="X86-Opcode.html#v:XADD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">XCHG</td><td class="module"><a href="X86-Opcode.html#v:XCHG" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">XGETBV</td><td class="module"><a href="X86-Opcode.html#v:XGETBV" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">XLAT</td><td class="module"><a href="X86-Opcode.html#v:XLAT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">XLATB</td><td class="module"><a href="X86-Opcode.html#v:XLATB" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">XMM0</td><td class="module"><a href="X86-Register.html#v:XMM0" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XMM1</td><td class="module"><a href="X86-Register.html#v:XMM1" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XMM10</td><td class="module"><a href="X86-Register.html#v:XMM10" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XMM11</td><td class="module"><a href="X86-Register.html#v:XMM11" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XMM12</td><td class="module"><a href="X86-Register.html#v:XMM12" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XMM13</td><td class="module"><a href="X86-Register.html#v:XMM13" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XMM14</td><td class="module"><a href="X86-Register.html#v:XMM14" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XMM15</td><td class="module"><a href="X86-Register.html#v:XMM15" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XMM2</td><td class="module"><a href="X86-Register.html#v:XMM2" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XMM3</td><td class="module"><a href="X86-Register.html#v:XMM3" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XMM4</td><td class="module"><a href="X86-Register.html#v:XMM4" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XMM5</td><td class="module"><a href="X86-Register.html#v:XMM5" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XMM6</td><td class="module"><a href="X86-Register.html#v:XMM6" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XMM7</td><td class="module"><a href="X86-Register.html#v:XMM7" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XMM8</td><td class="module"><a href="X86-Register.html#v:XMM8" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XMM9</td><td class="module"><a href="X86-Register.html#v:XMM9" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">XOR</td><td class="module"><a href="X86-Opcode.html#v:XOR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">Xor</td><td class="module"><a href="Data-SimplePred.html#v:Xor" title="Data.SimplePred">Data.SimplePred</a></td></tr><tr><td class="src">XORPD</td><td class="module"><a href="X86-Opcode.html#v:XORPD" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">XORPS</td><td class="module"><a href="X86-Opcode.html#v:XORPS" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">XRSTOR</td><td class="module"><a href="X86-Opcode.html#v:XRSTOR" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">XSAVEOPT</td><td class="module"><a href="X86-Opcode.html#v:XSAVEOPT" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">XSETBV</td><td class="module"><a href="X86-Opcode.html#v:XSETBV" title="X86.Opcode">X86.Opcode</a></td></tr><tr><td class="src">YMM0</td><td class="module"><a href="X86-Register.html#v:YMM0" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">YMM1</td><td class="module"><a href="X86-Register.html#v:YMM1" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">YMM10</td><td class="module"><a href="X86-Register.html#v:YMM10" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">YMM11</td><td class="module"><a href="X86-Register.html#v:YMM11" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">YMM12</td><td class="module"><a href="X86-Register.html#v:YMM12" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">YMM13</td><td class="module"><a href="X86-Register.html#v:YMM13" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">YMM14</td><td class="module"><a href="X86-Register.html#v:YMM14" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">YMM15</td><td class="module"><a href="X86-Register.html#v:YMM15" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">YMM2</td><td class="module"><a href="X86-Register.html#v:YMM2" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">YMM3</td><td class="module"><a href="X86-Register.html#v:YMM3" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">YMM4</td><td class="module"><a href="X86-Register.html#v:YMM4" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">YMM5</td><td class="module"><a href="X86-Register.html#v:YMM5" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">YMM6</td><td class="module"><a href="X86-Register.html#v:YMM6" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">YMM7</td><td class="module"><a href="X86-Register.html#v:YMM7" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">YMM8</td><td class="module"><a href="X86-Register.html#v:YMM8" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">YMM9</td><td class="module"><a href="X86-Register.html#v:YMM9" title="X86.Register">X86.Register</a></td></tr><tr><td class="src">ZF</td><td class="module"><a href="X86-Flag.html#v:ZF" title="X86.Flag">X86.Flag</a></td></tr></table></div></div><div id="footer"><p>Produced by <a href="http://www.haskell.org/haddock/">Haddock</a> version 2.24.2</p></div></body></html>