#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Oct 15 18:58:09 2024
# Process ID: 3739
# Current directory: /home/user/download/XVCU_TRD-dev/host/app/CIS_DVS_store_t
# Command line: vivado
# Log file: /home/user/download/XVCU_TRD-dev/host/app/CIS_DVS_store_t/vivado.log
# Journal file: /home/user/download/XVCU_TRD-dev/host/app/CIS_DVS_store_t/vivado.jou
# Running On: workstation, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 32, Host memory: 66502 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/download/cis_dvs_project/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/MyVivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 7928.617 ; gain = 225.672 ; free physical = 58150 ; free virtual = 62610
update_compile_order -fileset sources_1
open_bd_design {/home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd}
Reading block design file </home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_200M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_300M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_80M
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:mipi_csi2_rx_subsystem:5.1 - mipi_csi2_rx_subsyst_0
Adding component instance block -- xilinx.com:ip:v_demosaic:1.1 - v_demosaic_0
Adding component instance block -- xilinx.com:ip:v_frmbuf_wr:2.3 - v_frmbuf_wr_0
Adding component instance block -- xilinx.com:ip:v_gamma_lut:1.1 - v_gamma_lut_0
Adding component instance block -- xilinx.com:ip:v_proc_ss:2.3 - v_proc_ss_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:mipi_dphy:4.3 - mipi_dphy_0
Adding component instance block -- user.org:user:mipi_rx_subsystem_top:3.3 - mipi_rx_subsystem_top_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:user:DVS_Spatial_5x5_Adaptive_Threshold_Filter:1.0 - DVS_Spatial_5x5_Adap_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf
Adding component instance block -- xilinx.com:ip:xdma:4.1 - xdma_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /cis_stream/v_frmbuf_wr_0/Data_m_axi_mm_video.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM from address space /dvs_stream/axi_dma_0/Data_SG.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM from address space /dvs_stream/axi_dma_0/Data_S2MM.
Successfully read diagram <CIS_DVS> from block design file </home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd>
ipx::edit_ip_in_project -upgrade true -name DVS_Spatial_5x5_Adaptive_Threshold_Filter_v1_0_project -directory /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.tmp/DVS_Spatial_5x5_Adaptive_Threshold_Filter_v1_0_project /home/user/MyVivado/ip_repo/DVS_Spatial_5x5_Adaptive_Threshold_Filter_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/download/cis_dvs_project/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/MyVivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file '/home/user/MyVivado/ip_repo/DVS_Spatial_5x5_Adaptive_Threshold_Filter_1.0/component.xml' ignored by IP packager.
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/user/MyVivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/user/MyVivado/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:DVS_Spatial_5x5_Adaptive_Threshold_Filter:1.0 [get_ips  CIS_DVS_DVS_Spatial_5x5_Adap_0_0] -log ip_upgrade.log
Upgrading '/home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd'
INFO: [IP_Flow 19-3422] Upgraded CIS_DVS_DVS_Spatial_5x5_Adap_0_0 (DVS_Spatial_5x5_Adaptive_Threshold_Filter_v1.0 1.0) from revision 5 to revision 6
Wrote  : </home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd> 
Wrote  : </home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ui/bd_3f4d42ef.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/user/download/cis_dvs_project/vivado_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips CIS_DVS_DVS_Spatial_5x5_Adap_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd]
INFO: [xilinx.com:ip:smartconnect:1.0-1] CIS_DVS_smartconnect_0_0: SmartConnect CIS_DVS_smartconnect_0_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] CIS_DVS_smartconnect_0_1: SmartConnect CIS_DVS_smartconnect_0_1 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] CIS_DVS_smartconnect_0_2: SmartConnect CIS_DVS_smartconnect_0_2 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] CIS_DVS_smartconnect_0_2: IP CIS_DVS_smartconnect_0_2 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] CIS_DVS_smartconnect_0_2: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /CIS_DVS_smartconnect_0_2]
INFO: [xilinx.com:ip:smartconnect:1.0-1] CIS_DVS_smartconnect_1_0: SmartConnect CIS_DVS_smartconnect_1_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] CIS_DVS_smartconnect_1_0: IP CIS_DVS_smartconnect_1_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] CIS_DVS_smartconnect_1_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /CIS_DVS_smartconnect_1_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /base_clocking/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /cis_stream/v_frmbuf_wr_0/m_axi_mm_video(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /cis_stream/v_frmbuf_wr_0/m_axi_mm_video(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /dvs_stream/smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /dvs_stream/smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP2_FPD(1) and /pcie_block/smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP2_FPD(1) and /pcie_block/smartconnect_0/M00_AXI(0)
Wrote  : </home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd> 
Wrote  : </home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ui/bd_3f4d42ef.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cis_stream/v_demosaic_0/s_axis_video_TDEST'(1) to pin: '/cis_stream/axis_subset_converter_0/m_axis_tdest'(10) - Only lower order bits will be connected.
VHDL Output written to : /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.gen/sources_1/bd/CIS_DVS/synth/CIS_DVS.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cis_stream/v_demosaic_0/s_axis_video_TDEST'(1) to pin: '/cis_stream/axis_subset_converter_0/m_axis_tdest'(10) - Only lower order bits will be connected.
VHDL Output written to : /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.gen/sources_1/bd/CIS_DVS/sim/CIS_DVS.v
VHDL Output written to : /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.gen/sources_1/bd/CIS_DVS/hdl/CIS_DVS_wrapper.v
Exporting to file /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.gen/sources_1/bd/CIS_DVS/ip/CIS_DVS_mipi_csi2_rx_subsyst_0_0/bd_0/hw_handoff/CIS_DVS_mipi_csi2_rx_subsyst_0_0.hwh
Generated Hardware Definition File /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.gen/sources_1/bd/CIS_DVS/ip/CIS_DVS_mipi_csi2_rx_subsyst_0_0/bd_0/synth/CIS_DVS_mipi_csi2_rx_subsyst_0_0.hwdef
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_f8d6' - hence not re-generating.
Exporting to file /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.gen/sources_1/bd/CIS_DVS/ip/CIS_DVS_smartconnect_0_0/bd_0/hw_handoff/CIS_DVS_smartconnect_0_0.hwh
Generated Hardware Definition File /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.gen/sources_1/bd/CIS_DVS/ip/CIS_DVS_smartconnect_0_0/bd_0/synth/CIS_DVS_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvs_stream/smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvs_stream/DVS_Spatial_5x5_Adap_0 .
Exporting to file /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.gen/sources_1/bd/CIS_DVS/ip/CIS_DVS_smartconnect_0_1/bd_0/hw_handoff/CIS_DVS_smartconnect_0_1.hwh
Generated Hardware Definition File /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.gen/sources_1/bd/CIS_DVS/ip/CIS_DVS_smartconnect_0_1/bd_0/synth/CIS_DVS_smartconnect_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block pcie_block/smartconnect_0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(177) to pin: '/s00_nodes/S_SC_AR_payld'(173) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(177) to pin: '/s00_nodes/S_SC_AW_payld'(173) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_r_node/s_sc_payld'(57) to pin: '/m04_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_b_node/s_sc_payld'(11) to pin: '/m04_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_r_node/s_sc_payld'(57) to pin: '/m05_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_b_node/s_sc_payld'(11) to pin: '/m05_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_nodes/m06_r_node/s_sc_payld'(57) to pin: '/m06_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_nodes/m06_b_node/s_sc_payld'(11) to pin: '/m06_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(173) to pin: '/m00_nodes/M_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(173) to pin: '/m00_nodes/M_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(173) to pin: '/m01_nodes/M_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(173) to pin: '/m01_nodes/M_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(173) to pin: '/m02_nodes/M_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(173) to pin: '/m02_nodes/M_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(173) to pin: '/m03_nodes/M_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(173) to pin: '/m03_nodes/M_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_ar_payld'(173) to pin: '/m04_nodes/M_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_aw_payld'(173) to pin: '/m04_nodes/M_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_ar_payld'(173) to pin: '/m05_nodes/M_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_aw_payld'(173) to pin: '/m05_nodes/M_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_sc2axi/s_sc_ar_payld'(173) to pin: '/m06_nodes/M_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_sc2axi/s_sc_aw_payld'(173) to pin: '/m06_nodes/M_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(177) to pin: '/s00_nodes/S_SC_AR_payld'(173) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(177) to pin: '/s00_nodes/S_SC_AW_payld'(173) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_r_node/s_sc_payld'(57) to pin: '/m04_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_nodes/m04_b_node/s_sc_payld'(11) to pin: '/m04_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_r_node/s_sc_payld'(57) to pin: '/m05_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_nodes/m05_b_node/s_sc_payld'(11) to pin: '/m05_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_nodes/m06_r_node/s_sc_payld'(57) to pin: '/m06_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_nodes/m06_b_node/s_sc_payld'(11) to pin: '/m06_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(173) to pin: '/m00_nodes/M_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(173) to pin: '/m00_nodes/M_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(173) to pin: '/m01_nodes/M_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(173) to pin: '/m01_nodes/M_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(173) to pin: '/m02_nodes/M_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(173) to pin: '/m02_nodes/M_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(173) to pin: '/m03_nodes/M_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(173) to pin: '/m03_nodes/M_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_ar_payld'(173) to pin: '/m04_nodes/M_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m04_sc2axi/s_sc_aw_payld'(173) to pin: '/m04_nodes/M_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_ar_payld'(173) to pin: '/m05_nodes/M_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m05_sc2axi/s_sc_aw_payld'(173) to pin: '/m05_nodes/M_SC_AW_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_sc2axi/s_sc_ar_payld'(173) to pin: '/m06_nodes/M_SC_AR_payld'(177) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m06_sc2axi/s_sc_aw_payld'(173) to pin: '/m06_nodes/M_SC_AW_payld'(177) - Only lower order bits will be connected.
Exporting to file /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.gen/sources_1/bd/CIS_DVS/ip/CIS_DVS_smartconnect_0_2/bd_0/hw_handoff/CIS_DVS_smartconnect_0_2.hwh
Generated Hardware Definition File /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.gen/sources_1/bd/CIS_DVS/ip/CIS_DVS_smartconnect_0_2/bd_0/synth/CIS_DVS_smartconnect_0_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block sensor_ctrl/smartconnect_0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(174) to pin: '/s00_nodes/S_SC_AR_payld'(170) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(174) to pin: '/s00_nodes/S_SC_AW_payld'(170) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(170) to pin: '/m00_nodes/M_SC_AR_payld'(174) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(170) to pin: '/m00_nodes/M_SC_AW_payld'(174) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(170) to pin: '/m01_nodes/M_SC_AR_payld'(174) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(170) to pin: '/m01_nodes/M_SC_AW_payld'(174) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(170) to pin: '/m02_nodes/M_SC_AR_payld'(174) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(170) to pin: '/m02_nodes/M_SC_AW_payld'(174) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(170) to pin: '/m03_nodes/M_SC_AR_payld'(174) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(170) to pin: '/m03_nodes/M_SC_AW_payld'(174) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(174) to pin: '/s00_nodes/S_SC_AR_payld'(170) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(174) to pin: '/s00_nodes/S_SC_AW_payld'(170) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(170) to pin: '/m00_nodes/M_SC_AR_payld'(174) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(170) to pin: '/m00_nodes/M_SC_AW_payld'(174) - Only lower order bits will be connected.
INFO: [Common 17-14] Message 'BD 41-2384' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Exporting to file /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.gen/sources_1/bd/CIS_DVS/ip/CIS_DVS_smartconnect_1_0/bd_0/hw_handoff/CIS_DVS_smartconnect_1_0.hwh
Generated Hardware Definition File /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.gen/sources_1/bd/CIS_DVS/ip/CIS_DVS_smartconnect_1_0/bd_0/synth/CIS_DVS_smartconnect_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
Exporting to file /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.gen/sources_1/bd/CIS_DVS/hw_handoff/CIS_DVS.hwh
Generated Hardware Definition File /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.gen/sources_1/bd/CIS_DVS/synth/CIS_DVS.hwdef
generate_target: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 10582.668 ; gain = 0.000 ; free physical = 52916 ; free virtual = 57933
catch { config_ip_cache -export [get_ips -all CIS_DVS_smartconnect_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP CIS_DVS_smartconnect_0_0, cache-ID = 5e9f5a2fdbad9725; cache size = 281.724 MB.
catch { config_ip_cache -export [get_ips -all CIS_DVS_DVS_Spatial_5x5_Adap_0_0] }
catch { config_ip_cache -export [get_ips -all CIS_DVS_smartconnect_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP CIS_DVS_smartconnect_0_1, cache-ID = 93eec2f9ecfe062e; cache size = 281.724 MB.
catch { config_ip_cache -export [get_ips -all CIS_DVS_smartconnect_0_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP CIS_DVS_smartconnect_0_2, cache-ID = 0ccf87078eaf583f; cache size = 281.724 MB.
catch { [ delete_ip_run [get_ips -all CIS_DVS_smartconnect_0_2] ] }
catch { config_ip_cache -export [get_ips -all CIS_DVS_smartconnect_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP CIS_DVS_smartconnect_1_0, cache-ID = 93e51f0be233fdf9; cache size = 281.724 MB.
export_ip_user_files -of_objects [get_files /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd]
launch_runs CIS_DVS_DVS_Spatial_5x5_Adap_0_0_synth_1 -jobs 32
[Tue Oct 15 19:06:35 2024] Launched CIS_DVS_DVS_Spatial_5x5_Adap_0_0_synth_1...
Run output will be captured here: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.runs/CIS_DVS_DVS_Spatial_5x5_Adap_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/CIS_DVS.bd] -directory /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.ip_user_files/sim_scripts -ip_user_files_dir /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.ip_user_files -ipstatic_source_dir /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/user/download/cis_dvs_project/vivado_project/CIS_DVS.cache/compile_simlib/modelsim} {questa=/home/user/download/cis_dvs_project/vivado_project/CIS_DVS.cache/compile_simlib/questa} {xcelium=/home/user/download/cis_dvs_project/vivado_project/CIS_DVS.cache/compile_simlib/xcelium} {vcs=/home/user/download/cis_dvs_project/vivado_project/CIS_DVS.cache/compile_simlib/vcs} {riviera=/home/user/download/cis_dvs_project/vivado_project/CIS_DVS.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/utils_1/imports/synth_1/CIS_DVS_wrapper.dcp with file /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.runs/synth_1/CIS_DVS_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Tue Oct 15 19:07:07 2024] Launched CIS_DVS_DVS_Spatial_5x5_Adap_0_0_synth_1, synth_1...
Run output will be captured here:
CIS_DVS_DVS_Spatial_5x5_Adap_0_0_synth_1: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.runs/CIS_DVS_DVS_Spatial_5x5_Adap_0_0_synth_1/runme.log
synth_1: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.runs/synth_1/runme.log
[Tue Oct 15 19:07:07 2024] Launched impl_1...
Run output will be captured here: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_clk_wiz_0_0/CIS_DVS_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_rst_clk_wiz_0_200M_0/CIS_DVS_rst_clk_wiz_0_200M_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_rst_clk_wiz_0_300M_0/CIS_DVS_rst_clk_wiz_0_300M_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_rst_clk_wiz_0_80M_0/CIS_DVS_rst_clk_wiz_0_80M_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_axis_subset_converter_0_0/CIS_DVS_axis_subset_converter_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_mipi_csi2_rx_subsyst_0_0/CIS_DVS_mipi_csi2_rx_subsyst_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_v_demosaic_0_0/CIS_DVS_v_demosaic_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_v_frmbuf_wr_0_0/CIS_DVS_v_frmbuf_wr_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_v_gamma_lut_0_0/CIS_DVS_v_gamma_lut_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_v_proc_ss_0_0/CIS_DVS_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_axi_dma_0_0/CIS_DVS_axi_dma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_mipi_dphy_0_0/CIS_DVS_mipi_dphy_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_mipi_rx_subsystem_top_0_0/CIS_DVS_mipi_rx_subsystem_top_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_smartconnect_0_0/CIS_DVS_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_DVS_Spatial_5x5_Adap_0_0/CIS_DVS_DVS_Spatial_5x5_Adap_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_smartconnect_0_1/CIS_DVS_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_util_ds_buf_0/CIS_DVS_util_ds_buf_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_xdma_0_0/CIS_DVS_xdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_axi_gpio_0_0/CIS_DVS_axi_gpio_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_axi_iic_0_0/CIS_DVS_axi_iic_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_smartconnect_0_2/CIS_DVS_smartconnect_0_2.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_smartconnect_1_0/CIS_DVS_smartconnect_1_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_xlconcat_0_0/CIS_DVS_xlconcat_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS.srcs/sources_1/bd/CIS_DVS/ip/CIS_DVS_zynq_ultra_ps_e_0_0/CIS_DVS_zynq_ultra_ps_e_0_0.xml. It will be created.
write_hw_platform -fixed -include_bit -force -file /home/user/download/cis_dvs_project/vivado_project/CIS_DVS_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS_wrapper.xsa ...
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/user/download/cis_dvs_project/vivado_project/CIS_DVS_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2021.2/data/embeddedsw) loading 0 seconds
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 15 19:23:58 2024...
