library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity RAM_1P_Demo is

	port( KEY 	: in std_logic_vector(0 downto 0);
			SW  	: in std_logic_vector (13 downto 0);
			LEDR 	: out std_logic_vector(7 downto 0)
		  );

end RAM_1P_Demo;

architecture shell of RAM_1P_Demo is

	signal s_clk 			:  std_logic;
	signal s_address 		:  std_logic_vector (3 downto 0);
	signal s_mode        :  std_logic;
	signal s_datawrite , s_dataread 	:  std_logic_vector (7 downto 0);
	
begin
	s_clk <= KEY(0);
	s_mode <= SW(5)
	s_address <= SW(3..0);
	s_datawrite <= SW (13..6);
	LEDR(7..0) <=	s_dataread;
	
	ram : entity work.RAM_1P_16_8(Behavioral)
		port map(writeClk 	=> 	s_clk,
					writeEnable => s_mode,
					writeData 	=> s_datawrite,
					readData 	=> s_dataread,
					address 		=> s_address);

end shell;

			