
scanline-fill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000708c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000079c  08007230  08007230  00017230  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079cc  080079cc  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080079cc  080079cc  000179cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080079d4  080079d4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079d4  080079d4  000179d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080079d8  080079d8  000179d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080079dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000094  200001dc  08007bb8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  08007bb8  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bef2  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023c0  00000000  00000000  0002c0fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000878  00000000  00000000  0002e4c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000738  00000000  00000000  0002ed38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001742d  00000000  00000000  0002f470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b050  00000000  00000000  0004689d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008789a  00000000  00000000  000518ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d9187  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031b0  00000000  00000000  000d91dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007214 	.word	0x08007214

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08007214 	.word	0x08007214

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96e 	b.w	8000eac <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468c      	mov	ip, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f040 8083 	bne.w	8000cfe <__udivmoddi4+0x116>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d947      	bls.n	8000c8e <__udivmoddi4+0xa6>
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	b142      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	f1c2 0020 	rsb	r0, r2, #32
 8000c08:	fa24 f000 	lsr.w	r0, r4, r0
 8000c0c:	4091      	lsls	r1, r2
 8000c0e:	4097      	lsls	r7, r2
 8000c10:	ea40 0c01 	orr.w	ip, r0, r1
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c20:	fa1f fe87 	uxth.w	lr, r7
 8000c24:	fb08 c116 	mls	r1, r8, r6, ip
 8000c28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3a:	f080 8119 	bcs.w	8000e70 <__udivmoddi4+0x288>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8116 	bls.w	8000e70 <__udivmoddi4+0x288>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	443b      	add	r3, r7
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c50:	fb08 3310 	mls	r3, r8, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c5c:	45a6      	cmp	lr, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	193c      	adds	r4, r7, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	f080 8105 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	f240 8102 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c70:	3802      	subs	r0, #2
 8000c72:	443c      	add	r4, r7
 8000c74:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c78:	eba4 040e 	sub.w	r4, r4, lr
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	b11d      	cbz	r5, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c5 4300 	strd	r4, r3, [r5]
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	b902      	cbnz	r2, 8000c92 <__udivmoddi4+0xaa>
 8000c90:	deff      	udf	#255	; 0xff
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d150      	bne.n	8000d3c <__udivmoddi4+0x154>
 8000c9a:	1bcb      	subs	r3, r1, r7
 8000c9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca0:	fa1f f887 	uxth.w	r8, r7
 8000ca4:	2601      	movs	r6, #1
 8000ca6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000caa:	0c21      	lsrs	r1, r4, #16
 8000cac:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000cbc:	1879      	adds	r1, r7, r1
 8000cbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0xe2>
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	f200 80e9 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000cca:	4684      	mov	ip, r0
 8000ccc:	1ac9      	subs	r1, r1, r3
 8000cce:	b2a3      	uxth	r3, r4
 8000cd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cd8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cdc:	fb08 f800 	mul.w	r8, r8, r0
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x10c>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x10a>
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	f200 80d9 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	eba4 0408 	sub.w	r4, r4, r8
 8000cf8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cfc:	e7bf      	b.n	8000c7e <__udivmoddi4+0x96>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x12e>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	f000 80b1 	beq.w	8000e6a <__udivmoddi4+0x282>
 8000d08:	2600      	movs	r6, #0
 8000d0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0e:	4630      	mov	r0, r6
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f683 	clz	r6, r3
 8000d1a:	2e00      	cmp	r6, #0
 8000d1c:	d14a      	bne.n	8000db4 <__udivmoddi4+0x1cc>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0x140>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80b8 	bhi.w	8000e98 <__udivmoddi4+0x2b0>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	468c      	mov	ip, r1
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d0a8      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000d36:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f603 	lsr.w	r6, r0, r3
 8000d44:	4097      	lsls	r7, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4e:	40d9      	lsrs	r1, r3
 8000d50:	4330      	orrs	r0, r6
 8000d52:	0c03      	lsrs	r3, r0, #16
 8000d54:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d58:	fa1f f887 	uxth.w	r8, r7
 8000d5c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb06 f108 	mul.w	r1, r6, r8
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x19c>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d76:	f080 808d 	bcs.w	8000e94 <__udivmoddi4+0x2ac>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 808a 	bls.w	8000e94 <__udivmoddi4+0x2ac>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b281      	uxth	r1, r0
 8000d88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb00 f308 	mul.w	r3, r0, r8
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x1c4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da2:	d273      	bcs.n	8000e8c <__udivmoddi4+0x2a4>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d971      	bls.n	8000e8c <__udivmoddi4+0x2a4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4439      	add	r1, r7
 8000dac:	1acb      	subs	r3, r1, r3
 8000dae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000db2:	e778      	b.n	8000ca6 <__udivmoddi4+0xbe>
 8000db4:	f1c6 0c20 	rsb	ip, r6, #32
 8000db8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dbc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dc0:	431c      	orrs	r4, r3
 8000dc2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dc6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dce:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	0c3b      	lsrs	r3, r7, #16
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fa1f f884 	uxth.w	r8, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000de6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dea:	458a      	cmp	sl, r1
 8000dec:	fa02 f206 	lsl.w	r2, r2, r6
 8000df0:	fa00 f306 	lsl.w	r3, r0, r6
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x220>
 8000df6:	1861      	adds	r1, r4, r1
 8000df8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dfc:	d248      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000dfe:	458a      	cmp	sl, r1
 8000e00:	d946      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4421      	add	r1, r4
 8000e08:	eba1 010a 	sub.w	r1, r1, sl
 8000e0c:	b2bf      	uxth	r7, r7
 8000e0e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e12:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e16:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e1a:	fb00 f808 	mul.w	r8, r0, r8
 8000e1e:	45b8      	cmp	r8, r7
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x24a>
 8000e22:	19e7      	adds	r7, r4, r7
 8000e24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e28:	d22e      	bcs.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2a:	45b8      	cmp	r8, r7
 8000e2c:	d92c      	bls.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4427      	add	r7, r4
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	eba7 0708 	sub.w	r7, r7, r8
 8000e3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3e:	454f      	cmp	r7, r9
 8000e40:	46c6      	mov	lr, r8
 8000e42:	4649      	mov	r1, r9
 8000e44:	d31a      	bcc.n	8000e7c <__udivmoddi4+0x294>
 8000e46:	d017      	beq.n	8000e78 <__udivmoddi4+0x290>
 8000e48:	b15d      	cbz	r5, 8000e62 <__udivmoddi4+0x27a>
 8000e4a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e4e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e52:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e56:	40f2      	lsrs	r2, r6
 8000e58:	ea4c 0202 	orr.w	r2, ip, r2
 8000e5c:	40f7      	lsrs	r7, r6
 8000e5e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e62:	2600      	movs	r6, #0
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e70b      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e9      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6fd      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e78:	4543      	cmp	r3, r8
 8000e7a:	d2e5      	bcs.n	8000e48 <__udivmoddi4+0x260>
 8000e7c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e80:	eb69 0104 	sbc.w	r1, r9, r4
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7df      	b.n	8000e48 <__udivmoddi4+0x260>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e7d2      	b.n	8000e32 <__udivmoddi4+0x24a>
 8000e8c:	4660      	mov	r0, ip
 8000e8e:	e78d      	b.n	8000dac <__udivmoddi4+0x1c4>
 8000e90:	4681      	mov	r9, r0
 8000e92:	e7b9      	b.n	8000e08 <__udivmoddi4+0x220>
 8000e94:	4666      	mov	r6, ip
 8000e96:	e775      	b.n	8000d84 <__udivmoddi4+0x19c>
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e74a      	b.n	8000d32 <__udivmoddi4+0x14a>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	4439      	add	r1, r7
 8000ea2:	e713      	b.n	8000ccc <__udivmoddi4+0xe4>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	e724      	b.n	8000cf4 <__udivmoddi4+0x10c>
 8000eaa:	bf00      	nop

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <Artist_ClearCanvas>:
#include "constants.h"

#include "cycle_counter.h"

void Artist_ClearCanvas(Canvas *canvas, const color_t color)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	460b      	mov	r3, r1
 8000eba:	807b      	strh	r3, [r7, #2]
	for(size_t iRow = 0; iRow < canvas->numRows; ++iRow)
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	e01a      	b.n	8000ef8 <Artist_ClearCanvas+0x48>
	{
		for(size_t iCol = 0; iCol < canvas->numCols; ++iCol)
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	60bb      	str	r3, [r7, #8]
 8000ec6:	e00f      	b.n	8000ee8 <Artist_ClearCanvas+0x38>
		{
			canvas->data[iRow * canvas->numCols + iCol] = color;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	689b      	ldr	r3, [r3, #8]
 8000ed0:	68f9      	ldr	r1, [r7, #12]
 8000ed2:	fb01 f103 	mul.w	r1, r1, r3
 8000ed6:	68bb      	ldr	r3, [r7, #8]
 8000ed8:	440b      	add	r3, r1
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	4413      	add	r3, r2
 8000ede:	887a      	ldrh	r2, [r7, #2]
 8000ee0:	801a      	strh	r2, [r3, #0]
		for(size_t iCol = 0; iCol < canvas->numCols; ++iCol)
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	60bb      	str	r3, [r7, #8]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	689b      	ldr	r3, [r3, #8]
 8000eec:	68ba      	ldr	r2, [r7, #8]
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d3ea      	bcc.n	8000ec8 <Artist_ClearCanvas+0x18>
	for(size_t iRow = 0; iRow < canvas->numRows; ++iRow)
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	68fa      	ldr	r2, [r7, #12]
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d3df      	bcc.n	8000ec2 <Artist_ClearCanvas+0x12>
		}
	}
}
 8000f02:	bf00      	nop
 8000f04:	bf00      	nop
 8000f06:	3714      	adds	r7, #20
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <Artist_DrawText>:

void Artist_DrawText(Canvas *canvas, const char *txt, const Point pos, const color_t color)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b089      	sub	sp, #36	; 0x24
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	60f8      	str	r0, [r7, #12]
 8000f18:	60b9      	str	r1, [r7, #8]
 8000f1a:	4639      	mov	r1, r7
 8000f1c:	e881 000c 	stmia.w	r1, {r2, r3}
	Point currentPos = pos;
 8000f20:	f107 0310 	add.w	r3, r7, #16
 8000f24:	463a      	mov	r2, r7
 8000f26:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f2a:	e883 0003 	stmia.w	r3, {r0, r1}
	for (const char *c = txt; *c != '\0'; ++c)
 8000f2e:	68bb      	ldr	r3, [r7, #8]
 8000f30:	61fb      	str	r3, [r7, #28]
 8000f32:	e041      	b.n	8000fb8 <Artist_DrawText+0xa8>
	{
		// get character bytes from font array and write in data array
		for(uint8_t x = 0; x < FONT_WIDTH; ++x)
 8000f34:	2300      	movs	r3, #0
 8000f36:	76fb      	strb	r3, [r7, #27]
 8000f38:	e038      	b.n	8000fac <Artist_DrawText+0x9c>
		{
			currentPos.y = pos.y;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	617b      	str	r3, [r7, #20]
			uint8_t fontCol = font6x8[(*c - 32)*FONT_WIDTH + x];
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	f1a3 0220 	sub.w	r2, r3, #32
 8000f46:	4613      	mov	r3, r2
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	4413      	add	r3, r2
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	461a      	mov	r2, r3
 8000f50:	7efb      	ldrb	r3, [r7, #27]
 8000f52:	4413      	add	r3, r2
 8000f54:	4a1e      	ldr	r2, [pc, #120]	; (8000fd0 <Artist_DrawText+0xc0>)
 8000f56:	5cd3      	ldrb	r3, [r2, r3]
 8000f58:	767b      	strb	r3, [r7, #25]
			for(uint8_t y = 0; y < FONT_HEIGHT; ++y)
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	76bb      	strb	r3, [r7, #26]
 8000f5e:	e01c      	b.n	8000f9a <Artist_DrawText+0x8a>
			{
				if(fontCol & (1 << y))
 8000f60:	7e7a      	ldrb	r2, [r7, #25]
 8000f62:	7ebb      	ldrb	r3, [r7, #26]
 8000f64:	fa42 f303 	asr.w	r3, r2, r3
 8000f68:	f003 0301 	and.w	r3, r3, #1
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d00e      	beq.n	8000f8e <Artist_DrawText+0x7e>
				{
					canvas->data[currentPos.x + currentPos.y * canvas->numCols] = color;
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	693b      	ldr	r3, [r7, #16]
 8000f76:	4619      	mov	r1, r3
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	689b      	ldr	r3, [r3, #8]
 8000f80:	fb03 f300 	mul.w	r3, r3, r0
 8000f84:	440b      	add	r3, r1
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	4413      	add	r3, r2
 8000f8a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000f8c:	801a      	strh	r2, [r3, #0]
				}
				currentPos.y += 1;
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	3301      	adds	r3, #1
 8000f92:	617b      	str	r3, [r7, #20]
			for(uint8_t y = 0; y < FONT_HEIGHT; ++y)
 8000f94:	7ebb      	ldrb	r3, [r7, #26]
 8000f96:	3301      	adds	r3, #1
 8000f98:	76bb      	strb	r3, [r7, #26]
 8000f9a:	7ebb      	ldrb	r3, [r7, #26]
 8000f9c:	2b07      	cmp	r3, #7
 8000f9e:	d9df      	bls.n	8000f60 <Artist_DrawText+0x50>
			}
			currentPos.x += 1;
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	613b      	str	r3, [r7, #16]
		for(uint8_t x = 0; x < FONT_WIDTH; ++x)
 8000fa6:	7efb      	ldrb	r3, [r7, #27]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	76fb      	strb	r3, [r7, #27]
 8000fac:	7efb      	ldrb	r3, [r7, #27]
 8000fae:	2b05      	cmp	r3, #5
 8000fb0:	d9c3      	bls.n	8000f3a <Artist_DrawText+0x2a>
	for (const char *c = txt; *c != '\0'; ++c)
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	61fb      	str	r3, [r7, #28]
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1b9      	bne.n	8000f34 <Artist_DrawText+0x24>
		}
	}
}
 8000fc0:	bf00      	nop
 8000fc2:	bf00      	nop
 8000fc4:	3724      	adds	r7, #36	; 0x24
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	0800735c 	.word	0x0800735c

08000fd4 <Artist_FillPolygon>:

void Artist_FillPolygon(Canvas *canvas, Point *points, const size_t numPoints, const color_t color, uint32_t *benchmarkTimes)
{
 8000fd4:	b590      	push	{r4, r7, lr}
 8000fd6:	f6ad 6d0c 	subw	sp, sp, #3596	; 0xe0c
 8000fda:	af02      	add	r7, sp, #8
 8000fdc:	f107 040c 	add.w	r4, r7, #12
 8000fe0:	6020      	str	r0, [r4, #0]
 8000fe2:	f107 0008 	add.w	r0, r7, #8
 8000fe6:	6001      	str	r1, [r0, #0]
 8000fe8:	1d39      	adds	r1, r7, #4
 8000fea:	600a      	str	r2, [r1, #0]
 8000fec:	461a      	mov	r2, r3
 8000fee:	1cbb      	adds	r3, r7, #2
 8000ff0:	801a      	strh	r2, [r3, #0]
	//1. Sort points anti-clockwise
	uint32_t start_time = CycleCounter_GetValue();
 8000ff2:	f000 f90d 	bl	8001210 <CycleCounter_GetValue>
 8000ff6:	f8c7 0de8 	str.w	r0, [r7, #3560]	; 0xde8

	Point_SortAntiClockwise(points, numPoints);
 8000ffa:	1d3a      	adds	r2, r7, #4
 8000ffc:	f107 0308 	add.w	r3, r7, #8
 8001000:	6811      	ldr	r1, [r2, #0]
 8001002:	6818      	ldr	r0, [r3, #0]
 8001004:	f001 f934 	bl	8002270 <Point_SortAntiClockwise>

	uint32_t end_time = CycleCounter_GetValue();
 8001008:	f000 f902 	bl	8001210 <CycleCounter_GetValue>
 800100c:	f8c7 0de4 	str.w	r0, [r7, #3556]	; 0xde4
	benchmarkTimes[BENCHMARK_SORT_POINTS] = end_time - start_time;
 8001010:	f8d7 2de4 	ldr.w	r2, [r7, #3556]	; 0xde4
 8001014:	f8d7 3de8 	ldr.w	r3, [r7, #3560]	; 0xde8
 8001018:	1ad2      	subs	r2, r2, r3
 800101a:	f8d7 3e10 	ldr.w	r3, [r7, #3600]	; 0xe10
 800101e:	601a      	str	r2, [r3, #0]

	//2. Find ymin and ymax for the polygon
	int32_t ymin = points[0].y, ymax = points[1].y;
 8001020:	f107 0308 	add.w	r3, r7, #8
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	f8c7 3dfc 	str.w	r3, [r7, #3580]	; 0xdfc
 800102c:	f107 0308 	add.w	r3, r7, #8
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	3308      	adds	r3, #8
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	f8c7 3df8 	str.w	r3, [r7, #3576]	; 0xdf8
	for(const Point *p = points + 1; p != (points + numPoints); ++p)
 800103a:	f107 0308 	add.w	r3, r7, #8
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	3308      	adds	r3, #8
 8001042:	f8c7 3df4 	str.w	r3, [r7, #3572]	; 0xdf4
 8001046:	e01c      	b.n	8001082 <Artist_FillPolygon+0xae>
	{
		if(p->y < ymin) ymin = p->y;
 8001048:	f8d7 3df4 	ldr.w	r3, [r7, #3572]	; 0xdf4
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f8d7 2dfc 	ldr.w	r2, [r7, #3580]	; 0xdfc
 8001052:	429a      	cmp	r2, r3
 8001054:	dd04      	ble.n	8001060 <Artist_FillPolygon+0x8c>
 8001056:	f8d7 3df4 	ldr.w	r3, [r7, #3572]	; 0xdf4
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f8c7 3dfc 	str.w	r3, [r7, #3580]	; 0xdfc
		if(p->y > ymax) ymax = p->y;
 8001060:	f8d7 3df4 	ldr.w	r3, [r7, #3572]	; 0xdf4
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f8d7 2df8 	ldr.w	r2, [r7, #3576]	; 0xdf8
 800106a:	429a      	cmp	r2, r3
 800106c:	da04      	bge.n	8001078 <Artist_FillPolygon+0xa4>
 800106e:	f8d7 3df4 	ldr.w	r3, [r7, #3572]	; 0xdf4
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	f8c7 3df8 	str.w	r3, [r7, #3576]	; 0xdf8
	for(const Point *p = points + 1; p != (points + numPoints); ++p)
 8001078:	f8d7 3df4 	ldr.w	r3, [r7, #3572]	; 0xdf4
 800107c:	3308      	adds	r3, #8
 800107e:	f8c7 3df4 	str.w	r3, [r7, #3572]	; 0xdf4
 8001082:	1d3b      	adds	r3, r7, #4
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	00db      	lsls	r3, r3, #3
 8001088:	f107 0208 	add.w	r2, r7, #8
 800108c:	6812      	ldr	r2, [r2, #0]
 800108e:	4413      	add	r3, r2
 8001090:	f8d7 2df4 	ldr.w	r2, [r7, #3572]	; 0xdf4
 8001094:	429a      	cmp	r2, r3
 8001096:	d1d7      	bne.n	8001048 <Artist_FillPolygon+0x74>
	}
	// Create required lists
	Edge table[SCANLINE_FILL_TABLE_SIZE] = {};
 8001098:	f507 73b2 	add.w	r3, r7, #356	; 0x164
 800109c:	4618      	mov	r0, r3
 800109e:	f44f 6348 	mov.w	r3, #3200	; 0xc80
 80010a2:	461a      	mov	r2, r3
 80010a4:	2100      	movs	r1, #0
 80010a6:	f002 ff1d 	bl	8003ee4 <memset>
	Edge edges[SCANLINE_FILL_EDGES_MAX_NUM] = {};
 80010aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010ae:	4618      	mov	r0, r3
 80010b0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80010b4:	461a      	mov	r2, r3
 80010b6:	2100      	movs	r1, #0
 80010b8:	f002 ff14 	bl	8003ee4 <memset>
	Edge active = {}; // head of list of active edges
 80010bc:	f107 0314 	add.w	r3, r7, #20
 80010c0:	461a      	mov	r2, r3
 80010c2:	2300      	movs	r3, #0
 80010c4:	6013      	str	r3, [r2, #0]
 80010c6:	6053      	str	r3, [r2, #4]
 80010c8:	6093      	str	r3, [r2, #8]
 80010ca:	60d3      	str	r3, [r2, #12]
	//3. Build edge table
	start_time = CycleCounter_GetValue();
 80010cc:	f000 f8a0 	bl	8001210 <CycleCounter_GetValue>
 80010d0:	f8c7 0de8 	str.w	r0, [r7, #3560]	; 0xde8

	ScanlineFill_BuildEdgeTable(table, SCANLINE_FILL_TABLE_SIZE, edges, SCANLINE_FILL_EDGES_MAX_NUM, points, numPoints);
 80010d4:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80010d8:	f507 70b2 	add.w	r0, r7, #356	; 0x164
 80010dc:	1d3b      	adds	r3, r7, #4
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	f107 0308 	add.w	r3, r7, #8
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	9300      	str	r3, [sp, #0]
 80010ea:	2314      	movs	r3, #20
 80010ec:	21c8      	movs	r1, #200	; 0xc8
 80010ee:	f001 f96b 	bl	80023c8 <ScanlineFill_BuildEdgeTable>

	end_time = CycleCounter_GetValue();
 80010f2:	f000 f88d 	bl	8001210 <CycleCounter_GetValue>
 80010f6:	f8c7 0de4 	str.w	r0, [r7, #3556]	; 0xde4
	benchmarkTimes[BENCHMARK_BUILD_TABLE] = end_time - start_time;
 80010fa:	f8d7 3e10 	ldr.w	r3, [r7, #3600]	; 0xe10
 80010fe:	3304      	adds	r3, #4
 8001100:	f8d7 1de4 	ldr.w	r1, [r7, #3556]	; 0xde4
 8001104:	f8d7 2de8 	ldr.w	r2, [r7, #3560]	; 0xde8
 8001108:	1a8a      	subs	r2, r1, r2
 800110a:	601a      	str	r2, [r3, #0]

	//4. Iterate through each scanline, applying scanline fill
	start_time = CycleCounter_GetValue();
 800110c:	f000 f880 	bl	8001210 <CycleCounter_GetValue>
 8001110:	f8c7 0de8 	str.w	r0, [r7, #3560]	; 0xde8

	for(int32_t yScanline = ymin; yScanline <= ymax; ++yScanline)
 8001114:	f8d7 3dfc 	ldr.w	r3, [r7, #3580]	; 0xdfc
 8001118:	f8c7 3df0 	str.w	r3, [r7, #3568]	; 0xdf0
 800111c:	e031      	b.n	8001182 <Artist_FillPolygon+0x1ae>
	{
		//4.1. Build list of active edges
		ScanlineFill_BuildActiveEdgeList(table, SCANLINE_FILL_TABLE_SIZE, &active, yScanline);
 800111e:	f107 0214 	add.w	r2, r7, #20
 8001122:	f507 70b2 	add.w	r0, r7, #356	; 0x164
 8001126:	f8d7 3df0 	ldr.w	r3, [r7, #3568]	; 0xdf0
 800112a:	21c8      	movs	r1, #200	; 0xc8
 800112c:	f001 f9b4 	bl	8002498 <ScanlineFill_BuildActiveEdgeList>
		if(active.next)
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	68db      	ldr	r3, [r3, #12]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d01e      	beq.n	8001178 <Artist_FillPolygon+0x1a4>
		{
			//4.2. Fill the pixels inside the polygon on the given scanline
			ScanlineFill_FillScanline(&active, yScanline, canvas->data, canvas->numCols, canvas->numRows, color);
 800113a:	f107 030c 	add.w	r3, r7, #12
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	6819      	ldr	r1, [r3, #0]
 8001142:	f107 030c 	add.w	r3, r7, #12
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	689c      	ldr	r4, [r3, #8]
 800114a:	f107 030c 	add.w	r3, r7, #12
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	f107 0014 	add.w	r0, r7, #20
 8001156:	1cba      	adds	r2, r7, #2
 8001158:	8812      	ldrh	r2, [r2, #0]
 800115a:	9201      	str	r2, [sp, #4]
 800115c:	9300      	str	r3, [sp, #0]
 800115e:	4623      	mov	r3, r4
 8001160:	460a      	mov	r2, r1
 8001162:	f8d7 1df0 	ldr.w	r1, [r7, #3568]	; 0xdf0
 8001166:	f001 f9fa 	bl	800255e <ScanlineFill_FillScanline>
			//4.3. Update active edges list
			ScanlineFill_UpdateActiveEdgeList(&active, yScanline);
 800116a:	f107 0314 	add.w	r3, r7, #20
 800116e:	f8d7 1df0 	ldr.w	r1, [r7, #3568]	; 0xdf0
 8001172:	4618      	mov	r0, r3
 8001174:	f001 f9af 	bl	80024d6 <ScanlineFill_UpdateActiveEdgeList>
	for(int32_t yScanline = ymin; yScanline <= ymax; ++yScanline)
 8001178:	f8d7 3df0 	ldr.w	r3, [r7, #3568]	; 0xdf0
 800117c:	3301      	adds	r3, #1
 800117e:	f8c7 3df0 	str.w	r3, [r7, #3568]	; 0xdf0
 8001182:	f8d7 2df0 	ldr.w	r2, [r7, #3568]	; 0xdf0
 8001186:	f8d7 3df8 	ldr.w	r3, [r7, #3576]	; 0xdf8
 800118a:	429a      	cmp	r2, r3
 800118c:	ddc7      	ble.n	800111e <Artist_FillPolygon+0x14a>
		}
	}

	end_time = CycleCounter_GetValue();
 800118e:	f000 f83f 	bl	8001210 <CycleCounter_GetValue>
 8001192:	f8c7 0de4 	str.w	r0, [r7, #3556]	; 0xde4
	benchmarkTimes[BENCHMARK_PROCESS_SCANLINES] = end_time - start_time;
 8001196:	f8d7 3e10 	ldr.w	r3, [r7, #3600]	; 0xe10
 800119a:	3308      	adds	r3, #8
 800119c:	f8d7 1de4 	ldr.w	r1, [r7, #3556]	; 0xde4
 80011a0:	f8d7 2de8 	ldr.w	r2, [r7, #3560]	; 0xde8
 80011a4:	1a8a      	subs	r2, r1, r2
 80011a6:	601a      	str	r2, [r3, #0]

	//5. Color polygon points
	for(const Point *p = points; p != (points + numPoints); ++p)
 80011a8:	f107 0308 	add.w	r3, r7, #8
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f8c7 3dec 	str.w	r3, [r7, #3564]	; 0xdec
 80011b2:	e01b      	b.n	80011ec <Artist_FillPolygon+0x218>
	{
		canvas->data[p->y * canvas->numCols + p->x] = YELLOW;
 80011b4:	f107 030c 	add.w	r3, r7, #12
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	f8d7 3dec 	ldr.w	r3, [r7, #3564]	; 0xdec
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	4619      	mov	r1, r3
 80011c4:	f107 030c 	add.w	r3, r7, #12
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	fb03 f301 	mul.w	r3, r3, r1
 80011d0:	f8d7 1dec 	ldr.w	r1, [r7, #3564]	; 0xdec
 80011d4:	6809      	ldr	r1, [r1, #0]
 80011d6:	440b      	add	r3, r1
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	4413      	add	r3, r2
 80011dc:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80011e0:	801a      	strh	r2, [r3, #0]
	for(const Point *p = points; p != (points + numPoints); ++p)
 80011e2:	f8d7 3dec 	ldr.w	r3, [r7, #3564]	; 0xdec
 80011e6:	3308      	adds	r3, #8
 80011e8:	f8c7 3dec 	str.w	r3, [r7, #3564]	; 0xdec
 80011ec:	1d3b      	adds	r3, r7, #4
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	00db      	lsls	r3, r3, #3
 80011f2:	f107 0208 	add.w	r2, r7, #8
 80011f6:	6812      	ldr	r2, [r2, #0]
 80011f8:	4413      	add	r3, r2
 80011fa:	f8d7 2dec 	ldr.w	r2, [r7, #3564]	; 0xdec
 80011fe:	429a      	cmp	r2, r3
 8001200:	d1d8      	bne.n	80011b4 <Artist_FillPolygon+0x1e0>
	}
}
 8001202:	bf00      	nop
 8001204:	bf00      	nop
 8001206:	f607 6704 	addw	r7, r7, #3588	; 0xe04
 800120a:	46bd      	mov	sp, r7
 800120c:	bd90      	pop	{r4, r7, pc}
	...

08001210 <CycleCounter_GetValue>:
/**
 * @brief Get the current cycle counter value
 * @retval current cycle counter value
 */
inline uint32_t CycleCounter_GetValue(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
	return DWT->CYCCNT;
 8001214:	4b03      	ldr	r3, [pc, #12]	; (8001224 <CycleCounter_GetValue+0x14>)
 8001216:	685b      	ldr	r3, [r3, #4]
}
 8001218:	4618      	mov	r0, r3
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	e0001000 	.word	0xe0001000

08001228 <CycleCounter_Init>:
 */

#include "cycle_counter.h"

void CycleCounter_Init(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800122c:	4b0c      	ldr	r3, [pc, #48]	; (8001260 <CycleCounter_Init+0x38>)
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	4a0b      	ldr	r2, [pc, #44]	; (8001260 <CycleCounter_Init+0x38>)
 8001232:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001236:	60d3      	str	r3, [r2, #12]
	ITM->LAR = 0xc5acce55;
 8001238:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800123c:	4a09      	ldr	r2, [pc, #36]	; (8001264 <CycleCounter_Init+0x3c>)
 800123e:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
	DWT->CYCCNT = 0;
 8001242:	4b09      	ldr	r3, [pc, #36]	; (8001268 <CycleCounter_Init+0x40>)
 8001244:	2200      	movs	r2, #0
 8001246:	605a      	str	r2, [r3, #4]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001248:	4b07      	ldr	r3, [pc, #28]	; (8001268 <CycleCounter_Init+0x40>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a06      	ldr	r2, [pc, #24]	; (8001268 <CycleCounter_Init+0x40>)
 800124e:	f043 0301 	orr.w	r3, r3, #1
 8001252:	6013      	str	r3, [r2, #0]
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	e000edf0 	.word	0xe000edf0
 8001264:	c5acce55 	.word	0xc5acce55
 8001268:	e0001000 	.word	0xe0001000

0800126c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b08a      	sub	sp, #40	; 0x28
 8001270:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001272:	f107 0314 	add.w	r3, r7, #20
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]
 800127c:	609a      	str	r2, [r3, #8]
 800127e:	60da      	str	r2, [r3, #12]
 8001280:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
 8001286:	4b42      	ldr	r3, [pc, #264]	; (8001390 <MX_GPIO_Init+0x124>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	4a41      	ldr	r2, [pc, #260]	; (8001390 <MX_GPIO_Init+0x124>)
 800128c:	f043 0304 	orr.w	r3, r3, #4
 8001290:	6313      	str	r3, [r2, #48]	; 0x30
 8001292:	4b3f      	ldr	r3, [pc, #252]	; (8001390 <MX_GPIO_Init+0x124>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	f003 0304 	and.w	r3, r3, #4
 800129a:	613b      	str	r3, [r7, #16]
 800129c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	4b3b      	ldr	r3, [pc, #236]	; (8001390 <MX_GPIO_Init+0x124>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	4a3a      	ldr	r2, [pc, #232]	; (8001390 <MX_GPIO_Init+0x124>)
 80012a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012ac:	6313      	str	r3, [r2, #48]	; 0x30
 80012ae:	4b38      	ldr	r3, [pc, #224]	; (8001390 <MX_GPIO_Init+0x124>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	60bb      	str	r3, [r7, #8]
 80012be:	4b34      	ldr	r3, [pc, #208]	; (8001390 <MX_GPIO_Init+0x124>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	4a33      	ldr	r2, [pc, #204]	; (8001390 <MX_GPIO_Init+0x124>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ca:	4b31      	ldr	r3, [pc, #196]	; (8001390 <MX_GPIO_Init+0x124>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	60bb      	str	r3, [r7, #8]
 80012d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	4b2d      	ldr	r3, [pc, #180]	; (8001390 <MX_GPIO_Init+0x124>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	4a2c      	ldr	r2, [pc, #176]	; (8001390 <MX_GPIO_Init+0x124>)
 80012e0:	f043 0302 	orr.w	r3, r3, #2
 80012e4:	6313      	str	r3, [r2, #48]	; 0x30
 80012e6:	4b2a      	ldr	r3, [pc, #168]	; (8001390 <MX_GPIO_Init+0x124>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin, GPIO_PIN_RESET);
 80012f2:	2200      	movs	r2, #0
 80012f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012f8:	4826      	ldr	r0, [pc, #152]	; (8001394 <MX_GPIO_Init+0x128>)
 80012fa:	f001 fee3 	bl	80030c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80012fe:	2200      	movs	r2, #0
 8001300:	2110      	movs	r1, #16
 8001302:	4825      	ldr	r0, [pc, #148]	; (8001398 <MX_GPIO_Init+0x12c>)
 8001304:	f001 fede 	bl	80030c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_BACKLIGHT_Pin|LCD_DC_Pin|LCD_RESET_Pin, GPIO_PIN_RESET);
 8001308:	2200      	movs	r2, #0
 800130a:	f44f 7160 	mov.w	r1, #896	; 0x380
 800130e:	4823      	ldr	r0, [pc, #140]	; (800139c <MX_GPIO_Init+0x130>)
 8001310:	f001 fed8 	bl	80030c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOARD_LED_Pin;
 8001314:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131a:	2301      	movs	r3, #1
 800131c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131e:	2300      	movs	r3, #0
 8001320:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001322:	2300      	movs	r3, #0
 8001324:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BOARD_LED_GPIO_Port, &GPIO_InitStruct);
 8001326:	f107 0314 	add.w	r3, r7, #20
 800132a:	4619      	mov	r1, r3
 800132c:	4819      	ldr	r0, [pc, #100]	; (8001394 <MX_GPIO_Init+0x128>)
 800132e:	f001 fd45 	bl	8002dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 8001332:	2310      	movs	r3, #16
 8001334:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001336:	2301      	movs	r3, #1
 8001338:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133a:	2300      	movs	r3, #0
 800133c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133e:	2303      	movs	r3, #3
 8001340:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8001342:	f107 0314 	add.w	r3, r7, #20
 8001346:	4619      	mov	r1, r3
 8001348:	4813      	ldr	r0, [pc, #76]	; (8001398 <MX_GPIO_Init+0x12c>)
 800134a:	f001 fd37 	bl	8002dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BACKLIGHT_Pin;
 800134e:	2380      	movs	r3, #128	; 0x80
 8001350:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001352:	2301      	movs	r3, #1
 8001354:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001356:	2300      	movs	r3, #0
 8001358:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135a:	2300      	movs	r3, #0
 800135c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_BACKLIGHT_GPIO_Port, &GPIO_InitStruct);
 800135e:	f107 0314 	add.w	r3, r7, #20
 8001362:	4619      	mov	r1, r3
 8001364:	480d      	ldr	r0, [pc, #52]	; (800139c <MX_GPIO_Init+0x130>)
 8001366:	f001 fd29 	bl	8002dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_RESET_Pin;
 800136a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800136e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001370:	2301      	movs	r3, #1
 8001372:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001378:	2303      	movs	r3, #3
 800137a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4619      	mov	r1, r3
 8001382:	4806      	ldr	r0, [pc, #24]	; (800139c <MX_GPIO_Init+0x130>)
 8001384:	f001 fd1a 	bl	8002dbc <HAL_GPIO_Init>

}
 8001388:	bf00      	nop
 800138a:	3728      	adds	r7, #40	; 0x28
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40023800 	.word	0x40023800
 8001394:	40020800 	.word	0x40020800
 8001398:	40020000 	.word	0x40020000
 800139c:	40020400 	.word	0x40020400

080013a0 <LCD_StartCom>:

// Private functions declarations

// helper functions
static inline void LCD_StartCom(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
	// set CS low
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80013a4:	2200      	movs	r2, #0
 80013a6:	2110      	movs	r1, #16
 80013a8:	4802      	ldr	r0, [pc, #8]	; (80013b4 <LCD_StartCom+0x14>)
 80013aa:	f001 fe8b 	bl	80030c4 <HAL_GPIO_WritePin>
}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40020000 	.word	0x40020000

080013b8 <LCD_StopCom>:

static inline void LCD_StopCom(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
	// set CS high
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 80013bc:	2201      	movs	r2, #1
 80013be:	2110      	movs	r1, #16
 80013c0:	4802      	ldr	r0, [pc, #8]	; (80013cc <LCD_StopCom+0x14>)
 80013c2:	f001 fe7f 	bl	80030c4 <HAL_GPIO_WritePin>
}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40020000 	.word	0x40020000

080013d0 <LCD_SetDataWrite>:

static inline void LCD_SetDataWrite(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
	// set DC pin high (data)
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 80013d4:	2201      	movs	r2, #1
 80013d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013da:	4802      	ldr	r0, [pc, #8]	; (80013e4 <LCD_SetDataWrite+0x14>)
 80013dc:	f001 fe72 	bl	80030c4 <HAL_GPIO_WritePin>
}
 80013e0:	bf00      	nop
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	40020400 	.word	0x40020400

080013e8 <LCD_SetCmdWrite>:

static inline void LCD_SetCmdWrite(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
	// set DC pin low (command)
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 80013ec:	2200      	movs	r2, #0
 80013ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013f2:	4802      	ldr	r0, [pc, #8]	; (80013fc <LCD_SetCmdWrite+0x14>)
 80013f4:	f001 fe66 	bl	80030c4 <HAL_GPIO_WritePin>
}
 80013f8:	bf00      	nop
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40020400 	.word	0x40020400

08001400 <LCD_Reset>:
 */
static void LCD_PrepareGRAMWrite(void);

// Private functions definitions
void LCD_Reset(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
	// set reset pin low
	HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);
 8001404:	2200      	movs	r2, #0
 8001406:	f44f 7100 	mov.w	r1, #512	; 0x200
 800140a:	4808      	ldr	r0, [pc, #32]	; (800142c <LCD_Reset+0x2c>)
 800140c:	f001 fe5a 	bl	80030c4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001410:	2064      	movs	r0, #100	; 0x64
 8001412:	f001 fbc9 	bl	8002ba8 <HAL_Delay>
	// set reset pin high
	HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
 8001416:	2201      	movs	r2, #1
 8001418:	f44f 7100 	mov.w	r1, #512	; 0x200
 800141c:	4803      	ldr	r0, [pc, #12]	; (800142c <LCD_Reset+0x2c>)
 800141e:	f001 fe51 	bl	80030c4 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8001422:	2032      	movs	r0, #50	; 0x32
 8001424:	f001 fbc0 	bl	8002ba8 <HAL_Delay>
}
 8001428:	bf00      	nop
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40020400 	.word	0x40020400

08001430 <LCD_WriteCmd>:

void LCD_WriteCmd(uint8_t cmd)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	71fb      	strb	r3, [r7, #7]
	LCD_StartCom();
 800143a:	f7ff ffb1 	bl	80013a0 <LCD_StartCom>
	LCD_SetCmdWrite();
 800143e:	f7ff ffd3 	bl	80013e8 <LCD_SetCmdWrite>
	// send command via SPI
	HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8001442:	1df9      	adds	r1, r7, #7
 8001444:	f04f 33ff 	mov.w	r3, #4294967295
 8001448:	2201      	movs	r2, #1
 800144a:	4804      	ldr	r0, [pc, #16]	; (800145c <LCD_WriteCmd+0x2c>)
 800144c:	f002 fb0b 	bl	8003a66 <HAL_SPI_Transmit>
	LCD_StopCom();
 8001450:	f7ff ffb2 	bl	80013b8 <LCD_StopCom>
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000204 	.word	0x20000204

08001460 <LCD_WriteData8>:

void LCD_WriteData8(uint8_t data)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	71fb      	strb	r3, [r7, #7]
	LCD_StartCom();
 800146a:	f7ff ff99 	bl	80013a0 <LCD_StartCom>
	LCD_SetDataWrite();
 800146e:	f7ff ffaf 	bl	80013d0 <LCD_SetDataWrite>
	// send data via SPI
	HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 8001472:	1df9      	adds	r1, r7, #7
 8001474:	f04f 33ff 	mov.w	r3, #4294967295
 8001478:	2201      	movs	r2, #1
 800147a:	4804      	ldr	r0, [pc, #16]	; (800148c <LCD_WriteData8+0x2c>)
 800147c:	f002 faf3 	bl	8003a66 <HAL_SPI_Transmit>
	LCD_StopCom();
 8001480:	f7ff ff9a 	bl	80013b8 <LCD_StopCom>
}
 8001484:	bf00      	nop
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20000204 	.word	0x20000204

08001490 <LCD_WriteDataColor>:

void LCD_WriteDataColor(const color_t color)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	80fb      	strh	r3, [r7, #6]
	// send red data
	LCD_WriteData8(((color >> 8) & 0xF8) | 0x8);
 800149a:	88fb      	ldrh	r3, [r7, #6]
 800149c:	0a1b      	lsrs	r3, r3, #8
 800149e:	b29b      	uxth	r3, r3
 80014a0:	b25b      	sxtb	r3, r3
 80014a2:	f023 030f 	bic.w	r3, r3, #15
 80014a6:	b25b      	sxtb	r3, r3
 80014a8:	f043 0308 	orr.w	r3, r3, #8
 80014ac:	b25b      	sxtb	r3, r3
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff ffd5 	bl	8001460 <LCD_WriteData8>
	// send green data
	LCD_WriteData8((color >> 3) & 0xFC);
 80014b6:	88fb      	ldrh	r3, [r7, #6]
 80014b8:	08db      	lsrs	r3, r3, #3
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	f023 0303 	bic.w	r3, r3, #3
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff ffcb 	bl	8001460 <LCD_WriteData8>
	// send blue data
	LCD_WriteData8((color << 3) | 0x8);
 80014ca:	88fb      	ldrh	r3, [r7, #6]
 80014cc:	00db      	lsls	r3, r3, #3
 80014ce:	b25b      	sxtb	r3, r3
 80014d0:	f043 0308 	orr.w	r3, r3, #8
 80014d4:	b25b      	sxtb	r3, r3
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff ffc1 	bl	8001460 <LCD_WriteData8>
}
 80014de:	bf00      	nop
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}

080014e6 <LCD_PrepareGRAMWrite>:

void LCD_PrepareGRAMWrite(void)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	af00      	add	r7, sp, #0
	LCD_WriteCmd(0x2C);
 80014ea:	202c      	movs	r0, #44	; 0x2c
 80014ec:	f7ff ffa0 	bl	8001430 <LCD_WriteCmd>
}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <LCD_Init>:

// Public function definitions
void LCD_Init(Lcd *lcd)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
	// reset the LCD
 	LCD_Reset();
 80014fc:	f7ff ff80 	bl	8001400 <LCD_Reset>

 	// send initialization sequence
	LCD_WriteCmd(0XF7);
 8001500:	20f7      	movs	r0, #247	; 0xf7
 8001502:	f7ff ff95 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8(0xA9);
 8001506:	20a9      	movs	r0, #169	; 0xa9
 8001508:	f7ff ffaa 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x51);
 800150c:	2051      	movs	r0, #81	; 0x51
 800150e:	f7ff ffa7 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x2C);
 8001512:	202c      	movs	r0, #44	; 0x2c
 8001514:	f7ff ffa4 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x82);
 8001518:	2082      	movs	r0, #130	; 0x82
 800151a:	f7ff ffa1 	bl	8001460 <LCD_WriteData8>
	LCD_WriteCmd(0xC0);
 800151e:	20c0      	movs	r0, #192	; 0xc0
 8001520:	f7ff ff86 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8(0x11);
 8001524:	2011      	movs	r0, #17
 8001526:	f7ff ff9b 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x09);
 800152a:	2009      	movs	r0, #9
 800152c:	f7ff ff98 	bl	8001460 <LCD_WriteData8>
	LCD_WriteCmd(0xC1);
 8001530:	20c1      	movs	r0, #193	; 0xc1
 8001532:	f7ff ff7d 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8(0x41);
 8001536:	2041      	movs	r0, #65	; 0x41
 8001538:	f7ff ff92 	bl	8001460 <LCD_WriteData8>
	LCD_WriteCmd(0XC5);
 800153c:	20c5      	movs	r0, #197	; 0xc5
 800153e:	f7ff ff77 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8(0x00);
 8001542:	2000      	movs	r0, #0
 8001544:	f7ff ff8c 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x0A);
 8001548:	200a      	movs	r0, #10
 800154a:	f7ff ff89 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x80);
 800154e:	2080      	movs	r0, #128	; 0x80
 8001550:	f7ff ff86 	bl	8001460 <LCD_WriteData8>
	LCD_WriteCmd(0xB1);
 8001554:	20b1      	movs	r0, #177	; 0xb1
 8001556:	f7ff ff6b 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8(0xB0);
 800155a:	20b0      	movs	r0, #176	; 0xb0
 800155c:	f7ff ff80 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x11);
 8001560:	2011      	movs	r0, #17
 8001562:	f7ff ff7d 	bl	8001460 <LCD_WriteData8>
	LCD_WriteCmd(0xB4);
 8001566:	20b4      	movs	r0, #180	; 0xb4
 8001568:	f7ff ff62 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8(0x02);
 800156c:	2002      	movs	r0, #2
 800156e:	f7ff ff77 	bl	8001460 <LCD_WriteData8>
	LCD_WriteCmd(0xB6);
 8001572:	20b6      	movs	r0, #182	; 0xb6
 8001574:	f7ff ff5c 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8(0x02);
 8001578:	2002      	movs	r0, #2
 800157a:	f7ff ff71 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x42);
 800157e:	2042      	movs	r0, #66	; 0x42
 8001580:	f7ff ff6e 	bl	8001460 <LCD_WriteData8>
	LCD_WriteCmd(0xB7);
 8001584:	20b7      	movs	r0, #183	; 0xb7
 8001586:	f7ff ff53 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8(0xc6);
 800158a:	20c6      	movs	r0, #198	; 0xc6
 800158c:	f7ff ff68 	bl	8001460 <LCD_WriteData8>
	LCD_WriteCmd(0xBE);
 8001590:	20be      	movs	r0, #190	; 0xbe
 8001592:	f7ff ff4d 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8(0x00);
 8001596:	2000      	movs	r0, #0
 8001598:	f7ff ff62 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x04);
 800159c:	2004      	movs	r0, #4
 800159e:	f7ff ff5f 	bl	8001460 <LCD_WriteData8>
	LCD_WriteCmd(0xE9);
 80015a2:	20e9      	movs	r0, #233	; 0xe9
 80015a4:	f7ff ff44 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8(0x00);
 80015a8:	2000      	movs	r0, #0
 80015aa:	f7ff ff59 	bl	8001460 <LCD_WriteData8>
	LCD_WriteCmd(0x36);
 80015ae:	2036      	movs	r0, #54	; 0x36
 80015b0:	f7ff ff3e 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8((1<<3)|(0<<7)|(1<<6)|(1<<5));
 80015b4:	2068      	movs	r0, #104	; 0x68
 80015b6:	f7ff ff53 	bl	8001460 <LCD_WriteData8>
	LCD_WriteCmd(0x3A);
 80015ba:	203a      	movs	r0, #58	; 0x3a
 80015bc:	f7ff ff38 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8(0x66);
 80015c0:	2066      	movs	r0, #102	; 0x66
 80015c2:	f7ff ff4d 	bl	8001460 <LCD_WriteData8>
	LCD_WriteCmd(0xE0);
 80015c6:	20e0      	movs	r0, #224	; 0xe0
 80015c8:	f7ff ff32 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8(0x00);
 80015cc:	2000      	movs	r0, #0
 80015ce:	f7ff ff47 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x07);
 80015d2:	2007      	movs	r0, #7
 80015d4:	f7ff ff44 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x10);
 80015d8:	2010      	movs	r0, #16
 80015da:	f7ff ff41 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x09);
 80015de:	2009      	movs	r0, #9
 80015e0:	f7ff ff3e 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x17);
 80015e4:	2017      	movs	r0, #23
 80015e6:	f7ff ff3b 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x0B);
 80015ea:	200b      	movs	r0, #11
 80015ec:	f7ff ff38 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x41);
 80015f0:	2041      	movs	r0, #65	; 0x41
 80015f2:	f7ff ff35 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x89);
 80015f6:	2089      	movs	r0, #137	; 0x89
 80015f8:	f7ff ff32 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x4B);
 80015fc:	204b      	movs	r0, #75	; 0x4b
 80015fe:	f7ff ff2f 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x0A);
 8001602:	200a      	movs	r0, #10
 8001604:	f7ff ff2c 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x0C);
 8001608:	200c      	movs	r0, #12
 800160a:	f7ff ff29 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x0E);
 800160e:	200e      	movs	r0, #14
 8001610:	f7ff ff26 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x18);
 8001614:	2018      	movs	r0, #24
 8001616:	f7ff ff23 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x1B);
 800161a:	201b      	movs	r0, #27
 800161c:	f7ff ff20 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x0F);
 8001620:	200f      	movs	r0, #15
 8001622:	f7ff ff1d 	bl	8001460 <LCD_WriteData8>
	LCD_WriteCmd(0XE1);
 8001626:	20e1      	movs	r0, #225	; 0xe1
 8001628:	f7ff ff02 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8(0x00);
 800162c:	2000      	movs	r0, #0
 800162e:	f7ff ff17 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x17);
 8001632:	2017      	movs	r0, #23
 8001634:	f7ff ff14 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x1A);
 8001638:	201a      	movs	r0, #26
 800163a:	f7ff ff11 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x04);
 800163e:	2004      	movs	r0, #4
 8001640:	f7ff ff0e 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x0E);
 8001644:	200e      	movs	r0, #14
 8001646:	f7ff ff0b 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x06);
 800164a:	2006      	movs	r0, #6
 800164c:	f7ff ff08 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x2F);
 8001650:	202f      	movs	r0, #47	; 0x2f
 8001652:	f7ff ff05 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x45);
 8001656:	2045      	movs	r0, #69	; 0x45
 8001658:	f7ff ff02 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x43);
 800165c:	2043      	movs	r0, #67	; 0x43
 800165e:	f7ff feff 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x02);
 8001662:	2002      	movs	r0, #2
 8001664:	f7ff fefc 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x0A);
 8001668:	200a      	movs	r0, #10
 800166a:	f7ff fef9 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x09);
 800166e:	2009      	movs	r0, #9
 8001670:	f7ff fef6 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x32);
 8001674:	2032      	movs	r0, #50	; 0x32
 8001676:	f7ff fef3 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x36);
 800167a:	2036      	movs	r0, #54	; 0x36
 800167c:	f7ff fef0 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(0x0F);
 8001680:	200f      	movs	r0, #15
 8001682:	f7ff feed 	bl	8001460 <LCD_WriteData8>
	LCD_WriteCmd(0x11);
 8001686:	2011      	movs	r0, #17
 8001688:	f7ff fed2 	bl	8001430 <LCD_WriteCmd>
	HAL_Delay(120);
 800168c:	2078      	movs	r0, #120	; 0x78
 800168e:	f001 fa8b 	bl	8002ba8 <HAL_Delay>
	LCD_WriteCmd(0x29);
 8001692:	2029      	movs	r0, #41	; 0x29
 8001694:	f7ff fecc 	bl	8001430 <LCD_WriteCmd>

  	// set orientation
	LCD_SetOrientation(lcd, 0);
 8001698:	2100      	movs	r1, #0
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f000 f864 	bl	8001768 <LCD_SetOrientation>

	// turn on backlight
	HAL_GPIO_WritePin(LCD_BACKLIGHT_GPIO_Port, LCD_BACKLIGHT_Pin, GPIO_PIN_SET);
 80016a0:	2201      	movs	r2, #1
 80016a2:	2180      	movs	r1, #128	; 0x80
 80016a4:	4808      	ldr	r0, [pc, #32]	; (80016c8 <LCD_Init+0x1d4>)
 80016a6:	f001 fd0d 	bl	80030c4 <HAL_GPIO_WritePin>

	// clear display with black color
	LCD_Clear(lcd, BLACK);
 80016aa:	2100      	movs	r1, #0
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f000 f8ad 	bl	800180c <LCD_Clear>

	// set cursor to (x, y)
	lcd->cursor.x = lcd->cursor.y = 0;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2200      	movs	r2, #0
 80016b6:	605a      	str	r2, [r3, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	685a      	ldr	r2, [r3, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	601a      	str	r2, [r3, #0]
}
 80016c0:	bf00      	nop
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	40020400 	.word	0x40020400

080016cc <LCD_SetArea>:
{
	LCD_SetArea(lcd, p, p);
}

void LCD_SetArea(Lcd *lcd, const Point *startPoint, const Point *endPoint)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
	LCD_WriteCmd(0x2A);
 80016d8:	202a      	movs	r0, #42	; 0x2a
 80016da:	f7ff fea9 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8(startPoint->x >> 8);
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	121b      	asrs	r3, r3, #8
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff feba 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(startPoint->x & 0x00FF);
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff feb4 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(endPoint->x >> 8);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	121b      	asrs	r3, r3, #8
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff fead 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(endPoint->x & 0x00FF);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	b2db      	uxtb	r3, r3
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff fea7 	bl	8001460 <LCD_WriteData8>

	LCD_WriteCmd(0x2B);
 8001712:	202b      	movs	r0, #43	; 0x2b
 8001714:	f7ff fe8c 	bl	8001430 <LCD_WriteCmd>
	LCD_WriteData8(startPoint->y >> 8);
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	121b      	asrs	r3, r3, #8
 800171e:	b2db      	uxtb	r3, r3
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff fe9d 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(startPoint->y & 0x00FF);
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	b2db      	uxtb	r3, r3
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff fe97 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(endPoint->y >> 8);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	121b      	asrs	r3, r3, #8
 8001738:	b2db      	uxtb	r3, r3
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff fe90 	bl	8001460 <LCD_WriteData8>
	LCD_WriteData8(endPoint->y & 0x00FF);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	b2db      	uxtb	r3, r3
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff fe8a 	bl	8001460 <LCD_WriteData8>

	lcd->cursor.x = startPoint->x;
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	601a      	str	r2, [r3, #0]
	lcd->cursor.y = startPoint->y;
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	685a      	ldr	r2, [r3, #4]
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	605a      	str	r2, [r3, #4]

	LCD_PrepareGRAMWrite();
 800175c:	f7ff fec3 	bl	80014e6 <LCD_PrepareGRAMWrite>
}
 8001760:	bf00      	nop
 8001762:	3710      	adds	r7, #16
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <LCD_SetOrientation>:

void LCD_SetOrientation(Lcd *lcd, const uint8_t rotation)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	460b      	mov	r3, r1
 8001772:	70fb      	strb	r3, [r7, #3]
	uint8_t memAccReg = 0;
 8001774:	2300      	movs	r3, #0
 8001776:	73fb      	strb	r3, [r7, #15]
	switch(rotation){
 8001778:	78fb      	ldrb	r3, [r7, #3]
 800177a:	2b03      	cmp	r3, #3
 800177c:	d836      	bhi.n	80017ec <LCD_SetOrientation+0x84>
 800177e:	a201      	add	r2, pc, #4	; (adr r2, 8001784 <LCD_SetOrientation+0x1c>)
 8001780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001784:	08001795 	.word	0x08001795
 8001788:	080017ab 	.word	0x080017ab
 800178c:	080017c1 	.word	0x080017c1
 8001790:	080017d7 	.word	0x080017d7
		case 0:
			lcd->width = LCD_WIDTH;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800179a:	811a      	strh	r2, [r3, #8]
			lcd->height = LCD_HEIGHT;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80017a2:	815a      	strh	r2, [r3, #10]
			memAccReg = (1 << 3) | (0 << 6) | (0 << 7);
 80017a4:	2308      	movs	r3, #8
 80017a6:	73fb      	strb	r3, [r7, #15]
		break;
 80017a8:	e021      	b.n	80017ee <LCD_SetOrientation+0x86>
		case 1:
			lcd->width = LCD_HEIGHT;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80017b0:	811a      	strh	r2, [r3, #8]
			lcd->height = LCD_WIDTH;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017b8:	815a      	strh	r2, [r3, #10]
			memAccReg = (1 << 3) | (0 << 7) | (1 << 6) | (1 << 5);
 80017ba:	2368      	movs	r3, #104	; 0x68
 80017bc:	73fb      	strb	r3, [r7, #15]
		break;
 80017be:	e016      	b.n	80017ee <LCD_SetOrientation+0x86>
		case 2:
			lcd->width = LCD_WIDTH;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017c6:	811a      	strh	r2, [r3, #8]
			lcd->height = LCD_HEIGHT;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80017ce:	815a      	strh	r2, [r3, #10]
			memAccReg = (1 << 3) | (1 << 6) | (1 << 7);
 80017d0:	23c8      	movs	r3, #200	; 0xc8
 80017d2:	73fb      	strb	r3, [r7, #15]
		break;
 80017d4:	e00b      	b.n	80017ee <LCD_SetOrientation+0x86>
		case 3:
			lcd->width = LCD_HEIGHT;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80017dc:	811a      	strh	r2, [r3, #8]
			lcd->height = LCD_WIDTH;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017e4:	815a      	strh	r2, [r3, #10]
			memAccReg = (1 << 3) | (1 << 7) | (1 << 5);
 80017e6:	23a8      	movs	r3, #168	; 0xa8
 80017e8:	73fb      	strb	r3, [r7, #15]
		break;
 80017ea:	e000      	b.n	80017ee <LCD_SetOrientation+0x86>
		default:
		break;
 80017ec:	bf00      	nop
	}
	if(memAccReg != 0)
 80017ee:	7bfb      	ldrb	r3, [r7, #15]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d006      	beq.n	8001802 <LCD_SetOrientation+0x9a>
	{
		LCD_WriteCmd(0x36);
 80017f4:	2036      	movs	r0, #54	; 0x36
 80017f6:	f7ff fe1b 	bl	8001430 <LCD_WriteCmd>
		LCD_WriteData8(memAccReg);
 80017fa:	7bfb      	ldrb	r3, [r7, #15]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff fe2f 	bl	8001460 <LCD_WriteData8>
	}
}
 8001802:	bf00      	nop
 8001804:	3710      	adds	r7, #16
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop

0800180c <LCD_Clear>:

void LCD_Clear(Lcd *lcd, const color_t color)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b088      	sub	sp, #32
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	460b      	mov	r3, r1
 8001816:	807b      	strh	r3, [r7, #2]
	Point startPoint = {0, 0}, endPoint = {lcd->width - 1, lcd->height - 1};
 8001818:	2300      	movs	r3, #0
 800181a:	617b      	str	r3, [r7, #20]
 800181c:	2300      	movs	r3, #0
 800181e:	61bb      	str	r3, [r7, #24]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	891b      	ldrh	r3, [r3, #8]
 8001824:	3b01      	subs	r3, #1
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	895b      	ldrh	r3, [r3, #10]
 800182c:	3b01      	subs	r3, #1
 800182e:	613b      	str	r3, [r7, #16]
	LCD_SetArea(lcd, &startPoint, &endPoint);
 8001830:	f107 020c 	add.w	r2, r7, #12
 8001834:	f107 0314 	add.w	r3, r7, #20
 8001838:	4619      	mov	r1, r3
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f7ff ff46 	bl	80016cc <LCD_SetArea>

	LCD_StartCom();
 8001840:	f7ff fdae 	bl	80013a0 <LCD_StartCom>
	LCD_SetDataWrite();
 8001844:	f7ff fdc4 	bl	80013d0 <LCD_SetDataWrite>

	for(uint16_t y = 0; y < lcd->height; ++y)
 8001848:	2300      	movs	r3, #0
 800184a:	83fb      	strh	r3, [r7, #30]
 800184c:	e011      	b.n	8001872 <LCD_Clear+0x66>
	{
		for(uint16_t x = 0; x < lcd->width; ++x)
 800184e:	2300      	movs	r3, #0
 8001850:	83bb      	strh	r3, [r7, #28]
 8001852:	e006      	b.n	8001862 <LCD_Clear+0x56>
		{
			LCD_WriteDataColor(color);
 8001854:	887b      	ldrh	r3, [r7, #2]
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff fe1a 	bl	8001490 <LCD_WriteDataColor>
		for(uint16_t x = 0; x < lcd->width; ++x)
 800185c:	8bbb      	ldrh	r3, [r7, #28]
 800185e:	3301      	adds	r3, #1
 8001860:	83bb      	strh	r3, [r7, #28]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	891b      	ldrh	r3, [r3, #8]
 8001866:	8bba      	ldrh	r2, [r7, #28]
 8001868:	429a      	cmp	r2, r3
 800186a:	d3f3      	bcc.n	8001854 <LCD_Clear+0x48>
	for(uint16_t y = 0; y < lcd->height; ++y)
 800186c:	8bfb      	ldrh	r3, [r7, #30]
 800186e:	3301      	adds	r3, #1
 8001870:	83fb      	strh	r3, [r7, #30]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	895b      	ldrh	r3, [r3, #10]
 8001876:	8bfa      	ldrh	r2, [r7, #30]
 8001878:	429a      	cmp	r2, r3
 800187a:	d3e8      	bcc.n	800184e <LCD_Clear+0x42>
		}
	}

	LCD_StopCom();
 800187c:	f7ff fd9c 	bl	80013b8 <LCD_StopCom>
}
 8001880:	bf00      	nop
 8001882:	3720      	adds	r7, #32
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <LCD_DrawArea>:
	LCD_SetCursor(lcd, p);
	LCD_WriteDataColor(color);
}

void LCD_DrawArea(Lcd *lcd, const color_t *data, const size_t numRows, const size_t numCols)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
 8001894:	603b      	str	r3, [r7, #0]
	LCD_StartCom();
 8001896:	f7ff fd83 	bl	80013a0 <LCD_StartCom>
	LCD_SetDataWrite();
 800189a:	f7ff fd99 	bl	80013d0 <LCD_SetDataWrite>

	for(uint16_t y = 0; y < numRows; ++y)
 800189e:	2300      	movs	r3, #0
 80018a0:	82fb      	strh	r3, [r7, #22]
 80018a2:	e019      	b.n	80018d8 <LCD_DrawArea+0x50>
	{
		for(uint16_t x = 0; x < numCols; ++x)
 80018a4:	2300      	movs	r3, #0
 80018a6:	82bb      	strh	r3, [r7, #20]
 80018a8:	e00f      	b.n	80018ca <LCD_DrawArea+0x42>
		{
			LCD_WriteDataColor(data[x + y * numCols]);
 80018aa:	8aba      	ldrh	r2, [r7, #20]
 80018ac:	8afb      	ldrh	r3, [r7, #22]
 80018ae:	6839      	ldr	r1, [r7, #0]
 80018b0:	fb01 f303 	mul.w	r3, r1, r3
 80018b4:	4413      	add	r3, r2
 80018b6:	005b      	lsls	r3, r3, #1
 80018b8:	68ba      	ldr	r2, [r7, #8]
 80018ba:	4413      	add	r3, r2
 80018bc:	881b      	ldrh	r3, [r3, #0]
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff fde6 	bl	8001490 <LCD_WriteDataColor>
		for(uint16_t x = 0; x < numCols; ++x)
 80018c4:	8abb      	ldrh	r3, [r7, #20]
 80018c6:	3301      	adds	r3, #1
 80018c8:	82bb      	strh	r3, [r7, #20]
 80018ca:	8abb      	ldrh	r3, [r7, #20]
 80018cc:	683a      	ldr	r2, [r7, #0]
 80018ce:	429a      	cmp	r2, r3
 80018d0:	d8eb      	bhi.n	80018aa <LCD_DrawArea+0x22>
	for(uint16_t y = 0; y < numRows; ++y)
 80018d2:	8afb      	ldrh	r3, [r7, #22]
 80018d4:	3301      	adds	r3, #1
 80018d6:	82fb      	strh	r3, [r7, #22]
 80018d8:	8afb      	ldrh	r3, [r7, #22]
 80018da:	687a      	ldr	r2, [r7, #4]
 80018dc:	429a      	cmp	r2, r3
 80018de:	d8e1      	bhi.n	80018a4 <LCD_DrawArea+0x1c>
		}
	}

	LCD_StopCom();
 80018e0:	f7ff fd6a 	bl	80013b8 <LCD_StopCom>
}
 80018e4:	bf00      	nop
 80018e6:	3718      	adds	r7, #24
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018ec:	b5b0      	push	{r4, r5, r7, lr}
 80018ee:	f5ad 3da6 	sub.w	sp, sp, #84992	; 0x14c00
 80018f2:	b0ee      	sub	sp, #440	; 0x1b8
 80018f4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  char buf[100] = {};
 80018f6:	2300      	movs	r3, #0
 80018f8:	f507 32a6 	add.w	r2, r7, #84992	; 0x14c00
 80018fc:	f502 729c 	add.w	r2, r2, #312	; 0x138
 8001900:	6013      	str	r3, [r2, #0]
 8001902:	f507 33a6 	add.w	r3, r7, #84992	; 0x14c00
 8001906:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800190a:	2260      	movs	r2, #96	; 0x60
 800190c:	2100      	movs	r1, #0
 800190e:	4618      	mov	r0, r3
 8001910:	f002 fae8 	bl	8003ee4 <memset>
  Lcd lcd = {};
 8001914:	f507 33a6 	add.w	r3, r7, #84992	; 0x14c00
 8001918:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]
 8001920:	605a      	str	r2, [r3, #4]
 8001922:	609a      	str	r2, [r3, #8]
  color_t textBuf[FONT_HEIGHT][LCD_WIDTH] = {};
 8001924:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001928:	f503 7398 	add.w	r3, r3, #304	; 0x130
 800192c:	3b04      	subs	r3, #4
 800192e:	4618      	mov	r0, r3
 8001930:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001934:	461a      	mov	r2, r3
 8001936:	2100      	movs	r1, #0
 8001938:	f002 fad4 	bl	8003ee4 <memset>
  Canvas textCanvas = {
 800193c:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001940:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001944:	3b10      	subs	r3, #16
 8001946:	f507 329c 	add.w	r2, r7, #79872	; 0x13800
 800194a:	f502 7298 	add.w	r2, r2, #304	; 0x130
 800194e:	3a04      	subs	r2, #4
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001956:	f503 7398 	add.w	r3, r3, #304	; 0x130
 800195a:	3b10      	subs	r3, #16
 800195c:	2208      	movs	r2, #8
 800195e:	605a      	str	r2, [r3, #4]
 8001960:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001964:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001968:	3b10      	subs	r3, #16
 800196a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800196e:	609a      	str	r2, [r3, #8]
		  .data = (color_t*)textBuf,
		  .numRows = FONT_HEIGHT,
		  .numCols = LCD_WIDTH
  };
  color_t polygonBuf[POLYGON_BUF_HEIGHT][POLYGON_BUF_WIDTH] = {};
 8001970:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001974:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001978:	4618      	mov	r0, r3
 800197a:	4bdf      	ldr	r3, [pc, #892]	; (8001cf8 <main+0x40c>)
 800197c:	461a      	mov	r2, r3
 800197e:	2100      	movs	r1, #0
 8001980:	f002 fab0 	bl	8003ee4 <memset>
  Canvas polygonCanvas = {
 8001984:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001988:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800198c:	f507 72d8 	add.w	r2, r7, #432	; 0x1b0
 8001990:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 800199a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800199e:	22c8      	movs	r2, #200	; 0xc8
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 80019a6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80019aa:	22c8      	movs	r2, #200	; 0xc8
 80019ac:	609a      	str	r2, [r3, #8]
		  .data = (color_t*)polygonBuf,
		  .numRows = POLYGON_BUF_HEIGHT,
		  .numCols = POLYGON_BUF_WIDTH
  };
  Point polygonPoints[] = {
 80019ae:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 80019b2:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80019b6:	4ad1      	ldr	r2, [pc, #836]	; (8001cfc <main+0x410>)
 80019b8:	4618      	mov	r0, r3
 80019ba:	4611      	mov	r1, r2
 80019bc:	2358      	movs	r3, #88	; 0x58
 80019be:	461a      	mov	r2, r3
 80019c0:	f002 fa82 	bl	8003ec8 <memcpy>
		  {120, 180},
		  {80, 120},
		  {40, 160},
		  {20, 100}
  };
  const size_t numPolygonPoints = sizeof(polygonPoints)/sizeof(polygonPoints[0]);
 80019c4:	230b      	movs	r3, #11
 80019c6:	f507 32a6 	add.w	r2, r7, #84992	; 0x14c00
 80019ca:	f502 72d4 	add.w	r2, r2, #424	; 0x1a8
 80019ce:	6013      	str	r3, [r2, #0]
  uint32_t benchmarkTimes[BENCHMARK_NUM_TIMES] = {};
 80019d0:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 80019d4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80019d8:	461a      	mov	r2, r3
 80019da:	2300      	movs	r3, #0
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	6053      	str	r3, [r2, #4]
 80019e0:	6093      	str	r3, [r2, #8]
 80019e2:	60d3      	str	r3, [r2, #12]
  const char *benchmarkTimeStrings[BENCHMARK_NUM_TIMES] = {
 80019e4:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 80019e8:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80019ec:	4ac4      	ldr	r2, [pc, #784]	; (8001d00 <main+0x414>)
 80019ee:	461c      	mov	r4, r3
 80019f0:	4613      	mov	r3, r2
 80019f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019f8:	f001 f864 	bl	8002ac4 <HAL_Init>

  /* USER CODE BEGIN Init */
  CycleCounter_Init();
 80019fc:	f7ff fc14 	bl	8001228 <CycleCounter_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a00:	f000 faf0 	bl	8001fe4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a04:	f7ff fc32 	bl	800126c <MX_GPIO_Init>
  MX_SPI1_Init();
 8001a08:	f000 fe8a 	bl	8002720 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init(&lcd);
 8001a0c:	f507 33a6 	add.w	r3, r7, #84992	; 0x14c00
 8001a10:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff fd6d 	bl	80014f4 <LCD_Init>

  // Draw header text
  strcpy(buf, "Scanline Fill Algorithm Benchmark");
 8001a1a:	f507 33a6 	add.w	r3, r7, #84992	; 0x14c00
 8001a1e:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8001a22:	4ab8      	ldr	r2, [pc, #736]	; (8001d04 <main+0x418>)
 8001a24:	461c      	mov	r4, r3
 8001a26:	4615      	mov	r5, r2
 8001a28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a30:	682b      	ldr	r3, [r5, #0]
 8001a32:	8023      	strh	r3, [r4, #0]
  Point bufPos = {0, 0}, screenStartPos = {0, 0}, screenEndPos = {LCD_WIDTH - 1, FONT_HEIGHT - 1};
 8001a34:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001a38:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001a44:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001a48:	2200      	movs	r2, #0
 8001a4a:	605a      	str	r2, [r3, #4]
 8001a4c:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001a50:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001a5c:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001a60:	2200      	movs	r2, #0
 8001a62:	605a      	str	r2, [r3, #4]
 8001a64:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001a68:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001a6c:	4aa6      	ldr	r2, [pc, #664]	; (8001d08 <main+0x41c>)
 8001a6e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a72:	e883 0003 	stmia.w	r3, {r0, r1}
  Artist_ClearCanvas(&textCanvas, BLACK);
 8001a76:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001a7a:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001a7e:	3b10      	subs	r3, #16
 8001a80:	2100      	movs	r1, #0
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7ff fa14 	bl	8000eb0 <Artist_ClearCanvas>
  Artist_DrawText(&textCanvas, buf, bufPos, GREEN);
 8001a88:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001a8c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001a90:	f507 31a6 	add.w	r1, r7, #84992	; 0x14c00
 8001a94:	f501 719c 	add.w	r1, r1, #312	; 0x138
 8001a98:	f507 309c 	add.w	r0, r7, #79872	; 0x13800
 8001a9c:	f500 7098 	add.w	r0, r0, #304	; 0x130
 8001aa0:	3810      	subs	r0, #16
 8001aa2:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001aa6:	9200      	str	r2, [sp, #0]
 8001aa8:	cb0c      	ldmia	r3, {r2, r3}
 8001aaa:	f7ff fa31 	bl	8000f10 <Artist_DrawText>
  LCD_SetArea(&lcd, &screenStartPos, &screenEndPos);
 8001aae:	f507 72d8 	add.w	r2, r7, #432	; 0x1b0
 8001ab2:	f5a2 72d6 	sub.w	r2, r2, #428	; 0x1ac
 8001ab6:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001aba:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001abe:	f507 30a6 	add.w	r0, r7, #84992	; 0x14c00
 8001ac2:	f500 7096 	add.w	r0, r0, #300	; 0x12c
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	f7ff fe00 	bl	80016cc <LCD_SetArea>
  LCD_DrawArea(&lcd, textCanvas.data, textCanvas.numRows, textCanvas.numCols);
 8001acc:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001ad0:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001ad4:	3b10      	subs	r3, #16
 8001ad6:	6819      	ldr	r1, [r3, #0]
 8001ad8:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001adc:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001ae0:	3b10      	subs	r3, #16
 8001ae2:	685a      	ldr	r2, [r3, #4]
 8001ae4:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001ae8:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001aec:	3b10      	subs	r3, #16
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	f507 30a6 	add.w	r0, r7, #84992	; 0x14c00
 8001af4:	f500 7096 	add.w	r0, r0, #300	; 0x12c
 8001af8:	f7ff fec6 	bl	8001888 <LCD_DrawArea>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin);
 8001afc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b00:	4882      	ldr	r0, [pc, #520]	; (8001d0c <main+0x420>)
 8001b02:	f001 faf8 	bl	80030f6 <HAL_GPIO_TogglePin>

	  Artist_ClearCanvas(&polygonCanvas, BLACK);
 8001b06:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001b0a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001b0e:	2100      	movs	r1, #0
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff f9cd 	bl	8000eb0 <Artist_ClearCanvas>

	  uint32_t start_ticks = CycleCounter_GetValue();
 8001b16:	f7ff fb7b 	bl	8001210 <CycleCounter_GetValue>
 8001b1a:	f507 33a6 	add.w	r3, r7, #84992	; 0x14c00
 8001b1e:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8001b22:	6018      	str	r0, [r3, #0]
	  Artist_FillPolygon(&polygonCanvas, polygonPoints, numPolygonPoints, BLUE, benchmarkTimes);
 8001b24:	f507 71d8 	add.w	r1, r7, #432	; 0x1b0
 8001b28:	f5a1 71ba 	sub.w	r1, r1, #372	; 0x174
 8001b2c:	f507 70d8 	add.w	r0, r7, #432	; 0x1b0
 8001b30:	f5a0 708e 	sub.w	r0, r0, #284	; 0x11c
 8001b34:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001b38:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	231f      	movs	r3, #31
 8001b40:	f507 32a6 	add.w	r2, r7, #84992	; 0x14c00
 8001b44:	f502 72d4 	add.w	r2, r2, #424	; 0x1a8
 8001b48:	6812      	ldr	r2, [r2, #0]
 8001b4a:	f7ff fa43 	bl	8000fd4 <Artist_FillPolygon>
	  uint32_t duration_ticks = CycleCounter_GetValue() - start_ticks;
 8001b4e:	f7ff fb5f 	bl	8001210 <CycleCounter_GetValue>
 8001b52:	4602      	mov	r2, r0
 8001b54:	f507 33a6 	add.w	r3, r7, #84992	; 0x14c00
 8001b58:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	f507 32a6 	add.w	r2, r7, #84992	; 0x14c00
 8001b64:	f502 72d0 	add.w	r2, r2, #416	; 0x1a0
 8001b68:	6013      	str	r3, [r2, #0]
	  benchmarkTimes[BENCHMARK_TOTAL_TIME] = duration_ticks;
 8001b6a:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001b6e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001b72:	f507 32a6 	add.w	r2, r7, #84992	; 0x14c00
 8001b76:	f502 72d0 	add.w	r2, r2, #416	; 0x1a0
 8001b7a:	6812      	ldr	r2, [r2, #0]
 8001b7c:	60da      	str	r2, [r3, #12]
	  float execution_time = (float)(duration_ticks) / (SystemCoreClock/1000000);
 8001b7e:	f507 33a6 	add.w	r3, r7, #84992	; 0x14c00
 8001b82:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	ee07 3a90 	vmov	s15, r3
 8001b8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001b90:	4b5f      	ldr	r3, [pc, #380]	; (8001d10 <main+0x424>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a5f      	ldr	r2, [pc, #380]	; (8001d14 <main+0x428>)
 8001b96:	fba2 2303 	umull	r2, r3, r2, r3
 8001b9a:	0c9b      	lsrs	r3, r3, #18
 8001b9c:	ee07 3a90 	vmov	s15, r3
 8001ba0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ba4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ba8:	f507 33a6 	add.w	r3, r7, #84992	; 0x14c00
 8001bac:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 8001bb0:	edc3 7a00 	vstr	s15, [r3]

	  screenStartPos.x = 60; screenStartPos.y = 100;
 8001bb4:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001bb8:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001bbc:	223c      	movs	r2, #60	; 0x3c
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001bc4:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001bc8:	2264      	movs	r2, #100	; 0x64
 8001bca:	605a      	str	r2, [r3, #4]
	  screenEndPos.x = screenStartPos.x + POLYGON_BUF_WIDTH - 1; screenEndPos.y = screenStartPos.y + POLYGON_BUF_HEIGHT - 1;
 8001bcc:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001bd0:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f103 02c7 	add.w	r2, r3, #199	; 0xc7
 8001bda:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001bde:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001be8:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f103 02c7 	add.w	r2, r3, #199	; 0xc7
 8001bf2:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001bf6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001bfa:	605a      	str	r2, [r3, #4]
	  LCD_SetArea(&lcd, &screenStartPos, &screenEndPos);
 8001bfc:	f507 72d8 	add.w	r2, r7, #432	; 0x1b0
 8001c00:	f5a2 72d6 	sub.w	r2, r2, #428	; 0x1ac
 8001c04:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001c08:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001c0c:	f507 30a6 	add.w	r0, r7, #84992	; 0x14c00
 8001c10:	f500 7096 	add.w	r0, r0, #300	; 0x12c
 8001c14:	4619      	mov	r1, r3
 8001c16:	f7ff fd59 	bl	80016cc <LCD_SetArea>
	  LCD_DrawArea(&lcd, polygonCanvas.data, polygonCanvas.numRows, polygonCanvas.numCols);
 8001c1a:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001c1e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001c22:	6819      	ldr	r1, [r3, #0]
 8001c24:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001c28:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001c2c:	685a      	ldr	r2, [r3, #4]
 8001c2e:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001c32:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f507 30a6 	add.w	r0, r7, #84992	; 0x14c00
 8001c3c:	f500 7096 	add.w	r0, r0, #300	; 0x12c
 8001c40:	f7ff fe22 	bl	8001888 <LCD_DrawArea>

	  sprintf(buf, "Total execution ticks: %lu", duration_ticks);
 8001c44:	f507 33a6 	add.w	r3, r7, #84992	; 0x14c00
 8001c48:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8001c4c:	f507 32a6 	add.w	r2, r7, #84992	; 0x14c00
 8001c50:	f502 72d0 	add.w	r2, r2, #416	; 0x1a0
 8001c54:	6812      	ldr	r2, [r2, #0]
 8001c56:	4930      	ldr	r1, [pc, #192]	; (8001d18 <main+0x42c>)
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f002 ff3f 	bl	8004adc <siprintf>
	  bufPos.x = 0; bufPos.y = 0;
 8001c5e:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001c62:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001c66:	2200      	movs	r2, #0
 8001c68:	601a      	str	r2, [r3, #0]
 8001c6a:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001c6e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001c72:	2200      	movs	r2, #0
 8001c74:	605a      	str	r2, [r3, #4]
	  screenStartPos.x = 0; screenStartPos.y = 3*LCD_HEIGHT/4;
 8001c76:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001c7a:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001c86:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001c8a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8001c8e:	605a      	str	r2, [r3, #4]
	  screenEndPos.x = screenStartPos.x + LCD_WIDTH - 1; screenEndPos.y = screenStartPos.y + FONT_HEIGHT - 1;
 8001c90:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001c94:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f203 123f 	addw	r2, r3, #319	; 0x13f
 8001c9e:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001ca2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001cac:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	1dda      	adds	r2, r3, #7
 8001cb4:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001cb8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001cbc:	605a      	str	r2, [r3, #4]
	  Artist_ClearCanvas(&textCanvas, BLACK);
 8001cbe:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001cc2:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001cc6:	3b10      	subs	r3, #16
 8001cc8:	2100      	movs	r1, #0
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7ff f8f0 	bl	8000eb0 <Artist_ClearCanvas>
	  Artist_DrawText(&textCanvas, buf, bufPos, RED);
 8001cd0:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001cd4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001cd8:	f507 31a6 	add.w	r1, r7, #84992	; 0x14c00
 8001cdc:	f501 719c 	add.w	r1, r1, #312	; 0x138
 8001ce0:	f507 309c 	add.w	r0, r7, #79872	; 0x13800
 8001ce4:	f500 7098 	add.w	r0, r0, #304	; 0x130
 8001ce8:	3810      	subs	r0, #16
 8001cea:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001cee:	9200      	str	r2, [sp, #0]
 8001cf0:	cb0c      	ldmia	r3, {r2, r3}
 8001cf2:	f7ff f90d 	bl	8000f10 <Artist_DrawText>
 8001cf6:	e011      	b.n	8001d1c <main+0x430>
 8001cf8:	00013880 	.word	0x00013880
 8001cfc:	080072ec 	.word	0x080072ec
 8001d00:	08007344 	.word	0x08007344
 8001d04:	0800727c 	.word	0x0800727c
 8001d08:	08007354 	.word	0x08007354
 8001d0c:	40020800 	.word	0x40020800
 8001d10:	20000000 	.word	0x20000000
 8001d14:	431bde83 	.word	0x431bde83
 8001d18:	080072a0 	.word	0x080072a0
	  LCD_SetArea(&lcd, &screenStartPos, &screenEndPos);
 8001d1c:	f507 72d8 	add.w	r2, r7, #432	; 0x1b0
 8001d20:	f5a2 72d6 	sub.w	r2, r2, #428	; 0x1ac
 8001d24:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001d28:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001d2c:	f507 30a6 	add.w	r0, r7, #84992	; 0x14c00
 8001d30:	f500 7096 	add.w	r0, r0, #300	; 0x12c
 8001d34:	4619      	mov	r1, r3
 8001d36:	f7ff fcc9 	bl	80016cc <LCD_SetArea>
	  LCD_DrawArea(&lcd, textCanvas.data, textCanvas.numRows, textCanvas.numCols);
 8001d3a:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001d3e:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001d42:	3b10      	subs	r3, #16
 8001d44:	6819      	ldr	r1, [r3, #0]
 8001d46:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001d4a:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001d4e:	3b10      	subs	r3, #16
 8001d50:	685a      	ldr	r2, [r3, #4]
 8001d52:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001d56:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001d5a:	3b10      	subs	r3, #16
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	f507 30a6 	add.w	r0, r7, #84992	; 0x14c00
 8001d62:	f500 7096 	add.w	r0, r0, #300	; 0x12c
 8001d66:	f7ff fd8f 	bl	8001888 <LCD_DrawArea>

	  sprintf(buf, "Total execution time : %.3f us", execution_time);
 8001d6a:	f507 33a6 	add.w	r3, r7, #84992	; 0x14c00
 8001d6e:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 8001d72:	6818      	ldr	r0, [r3, #0]
 8001d74:	f7fe fbf0 	bl	8000558 <__aeabi_f2d>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	f507 30a6 	add.w	r0, r7, #84992	; 0x14c00
 8001d80:	f500 709c 	add.w	r0, r0, #312	; 0x138
 8001d84:	4995      	ldr	r1, [pc, #596]	; (8001fdc <main+0x6f0>)
 8001d86:	f002 fea9 	bl	8004adc <siprintf>
	  bufPos.x = 0; bufPos.y = 0;
 8001d8a:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001d8e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001d92:	2200      	movs	r2, #0
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001d9a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001d9e:	2200      	movs	r2, #0
 8001da0:	605a      	str	r2, [r3, #4]
	  screenStartPos.x = 0; screenStartPos.y = 3*LCD_HEIGHT/4 + FONT_HEIGHT;
 8001da2:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001da6:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001daa:	2200      	movs	r2, #0
 8001dac:	601a      	str	r2, [r3, #0]
 8001dae:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001db2:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001db6:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8001dba:	605a      	str	r2, [r3, #4]
	  screenEndPos.x = screenStartPos.x + LCD_WIDTH - 1; screenEndPos.y = screenStartPos.y + FONT_HEIGHT - 1;
 8001dbc:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001dc0:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f203 123f 	addw	r2, r3, #319	; 0x13f
 8001dca:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001dce:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001dd8:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	1dda      	adds	r2, r3, #7
 8001de0:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001de4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001de8:	605a      	str	r2, [r3, #4]
	  Artist_ClearCanvas(&textCanvas, BLACK);
 8001dea:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001dee:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001df2:	3b10      	subs	r3, #16
 8001df4:	2100      	movs	r1, #0
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7ff f85a 	bl	8000eb0 <Artist_ClearCanvas>
	  Artist_DrawText(&textCanvas, buf, bufPos, YELLOW);
 8001dfc:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001e00:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001e04:	f507 31a6 	add.w	r1, r7, #84992	; 0x14c00
 8001e08:	f501 719c 	add.w	r1, r1, #312	; 0x138
 8001e0c:	f507 309c 	add.w	r0, r7, #79872	; 0x13800
 8001e10:	f500 7098 	add.w	r0, r0, #304	; 0x130
 8001e14:	3810      	subs	r0, #16
 8001e16:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8001e1a:	9200      	str	r2, [sp, #0]
 8001e1c:	cb0c      	ldmia	r3, {r2, r3}
 8001e1e:	f7ff f877 	bl	8000f10 <Artist_DrawText>
	  LCD_SetArea(&lcd, &screenStartPos, &screenEndPos);
 8001e22:	f507 72d8 	add.w	r2, r7, #432	; 0x1b0
 8001e26:	f5a2 72d6 	sub.w	r2, r2, #428	; 0x1ac
 8001e2a:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001e2e:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001e32:	f507 30a6 	add.w	r0, r7, #84992	; 0x14c00
 8001e36:	f500 7096 	add.w	r0, r0, #300	; 0x12c
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	f7ff fc46 	bl	80016cc <LCD_SetArea>
	  LCD_DrawArea(&lcd, textCanvas.data, textCanvas.numRows, textCanvas.numCols);
 8001e40:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001e44:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001e48:	3b10      	subs	r3, #16
 8001e4a:	6819      	ldr	r1, [r3, #0]
 8001e4c:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001e50:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001e54:	3b10      	subs	r3, #16
 8001e56:	685a      	ldr	r2, [r3, #4]
 8001e58:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001e5c:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001e60:	3b10      	subs	r3, #16
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	f507 30a6 	add.w	r0, r7, #84992	; 0x14c00
 8001e68:	f500 7096 	add.w	r0, r0, #300	; 0x12c
 8001e6c:	f7ff fd0c 	bl	8001888 <LCD_DrawArea>

	  for(uint8_t iTime = 0; iTime < BENCHMARK_NUM_TIMES - 1; ++iTime)
 8001e70:	2300      	movs	r3, #0
 8001e72:	f507 32a6 	add.w	r2, r7, #84992	; 0x14c00
 8001e76:	f202 12af 	addw	r2, r2, #431	; 0x1af
 8001e7a:	7013      	strb	r3, [r2, #0]
 8001e7c:	e0a0      	b.n	8001fc0 <main+0x6d4>
	  {
		  sprintf(buf, "%s %lu ticks", benchmarkTimeStrings[iTime], benchmarkTimes[iTime]);
 8001e7e:	f507 33a6 	add.w	r3, r7, #84992	; 0x14c00
 8001e82:	f203 13af 	addw	r3, r3, #431	; 0x1af
 8001e86:	781a      	ldrb	r2, [r3, #0]
 8001e88:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001e8c:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001e90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001e94:	f507 33a6 	add.w	r3, r7, #84992	; 0x14c00
 8001e98:	f203 13af 	addw	r3, r3, #431	; 0x1af
 8001e9c:	781a      	ldrb	r2, [r3, #0]
 8001e9e:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001ea2:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001ea6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eaa:	f507 30a6 	add.w	r0, r7, #84992	; 0x14c00
 8001eae:	f500 709c 	add.w	r0, r0, #312	; 0x138
 8001eb2:	460a      	mov	r2, r1
 8001eb4:	494a      	ldr	r1, [pc, #296]	; (8001fe0 <main+0x6f4>)
 8001eb6:	f002 fe11 	bl	8004adc <siprintf>
		  bufPos.x = 0; bufPos.y = 0;
 8001eba:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001ebe:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	601a      	str	r2, [r3, #0]
 8001ec6:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001eca:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001ece:	2200      	movs	r2, #0
 8001ed0:	605a      	str	r2, [r3, #4]
		  screenStartPos.x = 0; screenStartPos.y = 3*LCD_HEIGHT/4 + (iTime + 2)*FONT_HEIGHT;
 8001ed2:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001ed6:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001eda:	2200      	movs	r2, #0
 8001edc:	601a      	str	r2, [r3, #0]
 8001ede:	f507 33a6 	add.w	r3, r7, #84992	; 0x14c00
 8001ee2:	f203 13af 	addw	r3, r3, #431	; 0x1af
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	332f      	adds	r3, #47	; 0x2f
 8001eea:	00da      	lsls	r2, r3, #3
 8001eec:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001ef0:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001ef4:	605a      	str	r2, [r3, #4]
		  screenEndPos.x = screenStartPos.x + LCD_WIDTH - 1; screenEndPos.y = screenStartPos.y + FONT_HEIGHT - 1;
 8001ef6:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001efa:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f203 123f 	addw	r2, r3, #319	; 0x13f
 8001f04:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001f08:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001f12:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	1dda      	adds	r2, r3, #7
 8001f1a:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001f1e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001f22:	605a      	str	r2, [r3, #4]
		  Artist_ClearCanvas(&textCanvas, BLACK);
 8001f24:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001f28:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001f2c:	3b10      	subs	r3, #16
 8001f2e:	2100      	movs	r1, #0
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7fe ffbd 	bl	8000eb0 <Artist_ClearCanvas>
		  Artist_DrawText(&textCanvas, buf, bufPos, MAGENTA);
 8001f36:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001f3a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001f3e:	f507 31a6 	add.w	r1, r7, #84992	; 0x14c00
 8001f42:	f501 719c 	add.w	r1, r1, #312	; 0x138
 8001f46:	f507 309c 	add.w	r0, r7, #79872	; 0x13800
 8001f4a:	f500 7098 	add.w	r0, r0, #304	; 0x130
 8001f4e:	3810      	subs	r0, #16
 8001f50:	f64f 021f 	movw	r2, #63519	; 0xf81f
 8001f54:	9200      	str	r2, [sp, #0]
 8001f56:	cb0c      	ldmia	r3, {r2, r3}
 8001f58:	f7fe ffda 	bl	8000f10 <Artist_DrawText>
		  LCD_SetArea(&lcd, &screenStartPos, &screenEndPos);
 8001f5c:	f507 72d8 	add.w	r2, r7, #432	; 0x1b0
 8001f60:	f5a2 72d6 	sub.w	r2, r2, #428	; 0x1ac
 8001f64:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001f68:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 8001f6c:	f507 30a6 	add.w	r0, r7, #84992	; 0x14c00
 8001f70:	f500 7096 	add.w	r0, r0, #300	; 0x12c
 8001f74:	4619      	mov	r1, r3
 8001f76:	f7ff fba9 	bl	80016cc <LCD_SetArea>
		  LCD_DrawArea(&lcd, textCanvas.data, textCanvas.numRows, textCanvas.numCols);
 8001f7a:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001f7e:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001f82:	3b10      	subs	r3, #16
 8001f84:	6819      	ldr	r1, [r3, #0]
 8001f86:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001f8a:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001f8e:	3b10      	subs	r3, #16
 8001f90:	685a      	ldr	r2, [r3, #4]
 8001f92:	f507 339c 	add.w	r3, r7, #79872	; 0x13800
 8001f96:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001f9a:	3b10      	subs	r3, #16
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f507 30a6 	add.w	r0, r7, #84992	; 0x14c00
 8001fa2:	f500 7096 	add.w	r0, r0, #300	; 0x12c
 8001fa6:	f7ff fc6f 	bl	8001888 <LCD_DrawArea>
	  for(uint8_t iTime = 0; iTime < BENCHMARK_NUM_TIMES - 1; ++iTime)
 8001faa:	f507 33a6 	add.w	r3, r7, #84992	; 0x14c00
 8001fae:	f203 13af 	addw	r3, r3, #431	; 0x1af
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	f507 32a6 	add.w	r2, r7, #84992	; 0x14c00
 8001fba:	f202 12af 	addw	r2, r2, #431	; 0x1af
 8001fbe:	7013      	strb	r3, [r2, #0]
 8001fc0:	f507 33a6 	add.w	r3, r7, #84992	; 0x14c00
 8001fc4:	f203 13af 	addw	r3, r3, #431	; 0x1af
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	f67f af57 	bls.w	8001e7e <main+0x592>
	  }

	  HAL_Delay(1000);
 8001fd0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001fd4:	f000 fde8 	bl	8002ba8 <HAL_Delay>
  {
 8001fd8:	e590      	b.n	8001afc <main+0x210>
 8001fda:	bf00      	nop
 8001fdc:	080072bc 	.word	0x080072bc
 8001fe0:	080072dc 	.word	0x080072dc

08001fe4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b094      	sub	sp, #80	; 0x50
 8001fe8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fea:	f107 0320 	add.w	r3, r7, #32
 8001fee:	2230      	movs	r2, #48	; 0x30
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f001 ff76 	bl	8003ee4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ff8:	f107 030c 	add.w	r3, r7, #12
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
 8002006:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002008:	2300      	movs	r3, #0
 800200a:	60bb      	str	r3, [r7, #8]
 800200c:	4b27      	ldr	r3, [pc, #156]	; (80020ac <SystemClock_Config+0xc8>)
 800200e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002010:	4a26      	ldr	r2, [pc, #152]	; (80020ac <SystemClock_Config+0xc8>)
 8002012:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002016:	6413      	str	r3, [r2, #64]	; 0x40
 8002018:	4b24      	ldr	r3, [pc, #144]	; (80020ac <SystemClock_Config+0xc8>)
 800201a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002020:	60bb      	str	r3, [r7, #8]
 8002022:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002024:	2300      	movs	r3, #0
 8002026:	607b      	str	r3, [r7, #4]
 8002028:	4b21      	ldr	r3, [pc, #132]	; (80020b0 <SystemClock_Config+0xcc>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a20      	ldr	r2, [pc, #128]	; (80020b0 <SystemClock_Config+0xcc>)
 800202e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002032:	6013      	str	r3, [r2, #0]
 8002034:	4b1e      	ldr	r3, [pc, #120]	; (80020b0 <SystemClock_Config+0xcc>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800203c:	607b      	str	r3, [r7, #4]
 800203e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002040:	2301      	movs	r3, #1
 8002042:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002044:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002048:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800204a:	2302      	movs	r3, #2
 800204c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800204e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002052:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002054:	2319      	movs	r3, #25
 8002056:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002058:	23c0      	movs	r3, #192	; 0xc0
 800205a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800205c:	2302      	movs	r3, #2
 800205e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002060:	2304      	movs	r3, #4
 8002062:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002064:	f107 0320 	add.w	r3, r7, #32
 8002068:	4618      	mov	r0, r3
 800206a:	f001 f85f 	bl	800312c <HAL_RCC_OscConfig>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002074:	f000 f81e 	bl	80020b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002078:	230f      	movs	r3, #15
 800207a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800207c:	2302      	movs	r3, #2
 800207e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002080:	2300      	movs	r3, #0
 8002082:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002084:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002088:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800208a:	2300      	movs	r3, #0
 800208c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800208e:	f107 030c 	add.w	r3, r7, #12
 8002092:	2103      	movs	r1, #3
 8002094:	4618      	mov	r0, r3
 8002096:	f001 fac1 	bl	800361c <HAL_RCC_ClockConfig>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80020a0:	f000 f808 	bl	80020b4 <Error_Handler>
  }
}
 80020a4:	bf00      	nop
 80020a6:	3750      	adds	r7, #80	; 0x50
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40023800 	.word	0x40023800
 80020b0:	40007000 	.word	0x40007000

080020b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020b8:	b672      	cpsid	i
}
 80020ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020bc:	e7fe      	b.n	80020bc <Error_Handler+0x8>
	...

080020c0 <PolarPointWithIndex_compare>:
	size_t index;
} PolarPointWithIndex;

// compare polar points based on angle and radius
static int PolarPointWithIndex_compare(const void *a, const void *b)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b085      	sub	sp, #20
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
	static const float eps = 1e-5f;
	const float angleDiff = ((PolarPointWithIndex*)a)->point.angle - ((PolarPointWithIndex*)b)->point.angle;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	ed93 7a01 	vldr	s14, [r3, #4]
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	edd3 7a01 	vldr	s15, [r3, #4]
 80020d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020da:	edc7 7a03 	vstr	s15, [r7, #12]
	if (fabsf(angleDiff) < eps)
 80020de:	edd7 7a03 	vldr	s15, [r7, #12]
 80020e2:	eeb0 7ae7 	vabs.f32	s14, s15
 80020e6:	4b13      	ldr	r3, [pc, #76]	; (8002134 <PolarPointWithIndex_compare+0x74>)
 80020e8:	edd3 7a00 	vldr	s15, [r3]
 80020ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f4:	d50d      	bpl.n	8002112 <PolarPointWithIndex_compare+0x52>
	{
		const uint32_t radiusDiff = ((PolarPointWithIndex*)a)->point.radiusSquared - ((PolarPointWithIndex*)b)->point.radiusSquared;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	60bb      	str	r3, [r7, #8]
		if (radiusDiff < 0)
		{
			return 1;
		}
		else if (radiusDiff > 0)
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d002      	beq.n	800210e <PolarPointWithIndex_compare+0x4e>
		{
			return -1;
 8002108:	f04f 33ff 	mov.w	r3, #4294967295
 800210c:	e00c      	b.n	8002128 <PolarPointWithIndex_compare+0x68>
		}
		else
		{
			return 0;
 800210e:	2300      	movs	r3, #0
 8002110:	e00a      	b.n	8002128 <PolarPointWithIndex_compare+0x68>
		}
	}
	else if (angleDiff > 0)
 8002112:	edd7 7a03 	vldr	s15, [r7, #12]
 8002116:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800211a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800211e:	dd01      	ble.n	8002124 <PolarPointWithIndex_compare+0x64>
	{
		return 1;
 8002120:	2301      	movs	r3, #1
 8002122:	e001      	b.n	8002128 <PolarPointWithIndex_compare+0x68>
	}
	else
	{
		return -1;
 8002124:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8002128:	4618      	mov	r0, r3
 800212a:	3714      	adds	r7, #20
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	0800759c 	.word	0x0800759c

08002138 <Point_CartesianToPolar>:
	}
	return 0.0f; // x, y = 0, 0
}

PointPolar Point_CartesianToPolar(const Point *point)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
	PointPolar polar = {};
 8002142:	f107 0308 	add.w	r3, r7, #8
 8002146:	2200      	movs	r2, #0
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	605a      	str	r2, [r3, #4]
	polar.radiusSquared = point->x * point->x + point->y * point->y;
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	683a      	ldr	r2, [r7, #0]
 8002152:	6812      	ldr	r2, [r2, #0]
 8002154:	fb02 f203 	mul.w	r2, r2, r3
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	6839      	ldr	r1, [r7, #0]
 800215e:	6849      	ldr	r1, [r1, #4]
 8002160:	fb01 f303 	mul.w	r3, r1, r3
 8002164:	4413      	add	r3, r2
 8002166:	60bb      	str	r3, [r7, #8]
	polar.angle = atan2f(point->y, point->x);
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	ee07 3a90 	vmov	s15, r3
 8002170:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	ee07 3a10 	vmov	s14, r3
 800217c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002180:	eef0 0a47 	vmov.f32	s1, s14
 8002184:	eeb0 0a67 	vmov.f32	s0, s15
 8002188:	f004 fec6 	bl	8006f18 <atan2f>
 800218c:	eef0 7a40 	vmov.f32	s15, s0
 8002190:	edc7 7a03 	vstr	s15, [r7, #12]
	//polar.angle = Point_atan2(point->y, point->x);
	return polar;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	461a      	mov	r2, r3
 8002198:	f107 0308 	add.w	r3, r7, #8
 800219c:	e893 0003 	ldmia.w	r3, {r0, r1}
 80021a0:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	3710      	adds	r7, #16
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <Point_FindMassCenter>:

Point Point_FindMassCenter(const Point *points, const size_t numPoints)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b08b      	sub	sp, #44	; 0x2c
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	607a      	str	r2, [r7, #4]
	int32_t xSum = 0, ySum = 0;
 80021b8:	2300      	movs	r3, #0
 80021ba:	627b      	str	r3, [r7, #36]	; 0x24
 80021bc:	2300      	movs	r3, #0
 80021be:	623b      	str	r3, [r7, #32]
	for(const Point *p = points; p != (points + numPoints); ++p)
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	61fb      	str	r3, [r7, #28]
 80021c4:	e00c      	b.n	80021e0 <Point_FindMassCenter+0x34>
	{
		xSum += p->x;
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021cc:	4413      	add	r3, r2
 80021ce:	627b      	str	r3, [r7, #36]	; 0x24
		ySum += p->y;
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	6a3a      	ldr	r2, [r7, #32]
 80021d6:	4413      	add	r3, r2
 80021d8:	623b      	str	r3, [r7, #32]
	for(const Point *p = points; p != (points + numPoints); ++p)
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	3308      	adds	r3, #8
 80021de:	61fb      	str	r3, [r7, #28]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	68ba      	ldr	r2, [r7, #8]
 80021e6:	4413      	add	r3, r2
 80021e8:	69fa      	ldr	r2, [r7, #28]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d1eb      	bne.n	80021c6 <Point_FindMassCenter+0x1a>
	}

	Point massCenter = {
			.x = xSum / numPoints,
 80021ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	fbb2 f3f3 	udiv	r3, r2, r3
	Point massCenter = {
 80021f6:	617b      	str	r3, [r7, #20]
			.y = ySum / numPoints
 80021f8:	6a3a      	ldr	r2, [r7, #32]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	fbb2 f3f3 	udiv	r3, r2, r3
	Point massCenter = {
 8002200:	61bb      	str	r3, [r7, #24]
	};

	return massCenter;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	461a      	mov	r2, r3
 8002206:	f107 0314 	add.w	r3, r7, #20
 800220a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800220e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8002212:	68f8      	ldr	r0, [r7, #12]
 8002214:	372c      	adds	r7, #44	; 0x2c
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr

0800221e <Point_MoveOrigin>:

void Point_MoveOrigin(Point *points, const size_t numPoints, const Point *origin)
{
 800221e:	b480      	push	{r7}
 8002220:	b087      	sub	sp, #28
 8002222:	af00      	add	r7, sp, #0
 8002224:	60f8      	str	r0, [r7, #12]
 8002226:	60b9      	str	r1, [r7, #8]
 8002228:	607a      	str	r2, [r7, #4]
	for(Point *p = points; p != (points + numPoints); ++p)
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	617b      	str	r3, [r7, #20]
 800222e:	e010      	b.n	8002252 <Point_MoveOrigin+0x34>
	{
		p->x -= origin->x;
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	1ad2      	subs	r2, r2, r3
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	601a      	str	r2, [r3, #0]
		p->y -= origin->y;
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	1ad2      	subs	r2, r2, r3
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	605a      	str	r2, [r3, #4]
	for(Point *p = points; p != (points + numPoints); ++p)
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	3308      	adds	r3, #8
 8002250:	617b      	str	r3, [r7, #20]
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	00db      	lsls	r3, r3, #3
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	4413      	add	r3, r2
 800225a:	697a      	ldr	r2, [r7, #20]
 800225c:	429a      	cmp	r2, r3
 800225e:	d1e7      	bne.n	8002230 <Point_MoveOrigin+0x12>
	}
}
 8002260:	bf00      	nop
 8002262:	bf00      	nop
 8002264:	371c      	adds	r7, #28
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
	...

08002270 <Point_SortAntiClockwise>:

void Point_SortAntiClockwise(Point *points, const size_t numPoints)
{
 8002270:	b590      	push	{r4, r7, lr}
 8002272:	b0ed      	sub	sp, #436	; 0x1b4
 8002274:	af00      	add	r7, sp, #0
 8002276:	f107 030c 	add.w	r3, r7, #12
 800227a:	6018      	str	r0, [r3, #0]
 800227c:	f107 0308 	add.w	r3, r7, #8
 8002280:	6019      	str	r1, [r3, #0]
	// Make a copy of the points
	Point pointsOriginal[POINT_MAX_NUM] = {};
 8002282:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002286:	22a0      	movs	r2, #160	; 0xa0
 8002288:	2100      	movs	r1, #0
 800228a:	4618      	mov	r0, r3
 800228c:	f001 fe2a 	bl	8003ee4 <memset>
	memcpy(pointsOriginal, points, numPoints*sizeof(points[0]));
 8002290:	f107 0308 	add.w	r3, r7, #8
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	00da      	lsls	r2, r3, #3
 8002298:	f107 030c 	add.w	r3, r7, #12
 800229c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80022a0:	6819      	ldr	r1, [r3, #0]
 80022a2:	f001 fe11 	bl	8003ec8 <memcpy>
	// 1. Find mass center
	Point massCenter = Point_FindMassCenter(points, numPoints);
 80022a6:	f507 7080 	add.w	r0, r7, #256	; 0x100
 80022aa:	f107 0208 	add.w	r2, r7, #8
 80022ae:	f107 030c 	add.w	r3, r7, #12
 80022b2:	6812      	ldr	r2, [r2, #0]
 80022b4:	6819      	ldr	r1, [r3, #0]
 80022b6:	f7ff ff79 	bl	80021ac <Point_FindMassCenter>
	// 2. Shift points origin to mass center
	Point_MoveOrigin(points, numPoints, &massCenter);
 80022ba:	f507 7280 	add.w	r2, r7, #256	; 0x100
 80022be:	f107 0108 	add.w	r1, r7, #8
 80022c2:	f107 030c 	add.w	r3, r7, #12
 80022c6:	6809      	ldr	r1, [r1, #0]
 80022c8:	6818      	ldr	r0, [r3, #0]
 80022ca:	f7ff ffa8 	bl	800221e <Point_MoveOrigin>
	// 3. Convert to polar coordinates
	PolarPointWithIndex polarPointsWithIndex[POINT_MAX_NUM] = {};
 80022ce:	f107 0310 	add.w	r3, r7, #16
 80022d2:	4618      	mov	r0, r3
 80022d4:	23f0      	movs	r3, #240	; 0xf0
 80022d6:	461a      	mov	r2, r3
 80022d8:	2100      	movs	r1, #0
 80022da:	f001 fe03 	bl	8003ee4 <memset>
	for (size_t iPoint = 0; iPoint < numPoints; ++iPoint)
 80022de:	2300      	movs	r3, #0
 80022e0:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 80022e4:	e02c      	b.n	8002340 <Point_SortAntiClockwise+0xd0>
	{
		polarPointsWithIndex[iPoint].point = Point_CartesianToPolar(points + iPoint);
 80022e6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80022ea:	00db      	lsls	r3, r3, #3
 80022ec:	f107 020c 	add.w	r2, r7, #12
 80022f0:	6812      	ldr	r2, [r2, #0]
 80022f2:	18d0      	adds	r0, r2, r3
 80022f4:	f107 0110 	add.w	r1, r7, #16
 80022f8:	f8d7 21ac 	ldr.w	r2, [r7, #428]	; 0x1ac
 80022fc:	4613      	mov	r3, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	4413      	add	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	18cc      	adds	r4, r1, r3
 8002306:	463b      	mov	r3, r7
 8002308:	4601      	mov	r1, r0
 800230a:	4618      	mov	r0, r3
 800230c:	f7ff ff14 	bl	8002138 <Point_CartesianToPolar>
 8002310:	463a      	mov	r2, r7
 8002312:	4623      	mov	r3, r4
 8002314:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002318:	e883 0003 	stmia.w	r3, {r0, r1}
		polarPointsWithIndex[iPoint].index = iPoint;
 800231c:	f107 0110 	add.w	r1, r7, #16
 8002320:	f8d7 21ac 	ldr.w	r2, [r7, #428]	; 0x1ac
 8002324:	4613      	mov	r3, r2
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	4413      	add	r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	440b      	add	r3, r1
 800232e:	3308      	adds	r3, #8
 8002330:	f8d7 21ac 	ldr.w	r2, [r7, #428]	; 0x1ac
 8002334:	601a      	str	r2, [r3, #0]
	for (size_t iPoint = 0; iPoint < numPoints; ++iPoint)
 8002336:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800233a:	3301      	adds	r3, #1
 800233c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 8002340:	f107 0308 	add.w	r3, r7, #8
 8002344:	f8d7 21ac 	ldr.w	r2, [r7, #428]	; 0x1ac
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	429a      	cmp	r2, r3
 800234c:	d3cb      	bcc.n	80022e6 <Point_SortAntiClockwise+0x76>
	}
	// 4. Sort points based on polar coordinates
	qsort(polarPointsWithIndex, numPoints, sizeof(PolarPointWithIndex), PolarPointWithIndex_compare);
 800234e:	f107 0108 	add.w	r1, r7, #8
 8002352:	f107 0010 	add.w	r0, r7, #16
 8002356:	4b1b      	ldr	r3, [pc, #108]	; (80023c4 <Point_SortAntiClockwise+0x154>)
 8002358:	220c      	movs	r2, #12
 800235a:	6809      	ldr	r1, [r1, #0]
 800235c:	f002 fa6d 	bl	800483a <qsort>
	// 5. Reorder original points based on the sorted order of polar points
	for(size_t iPoint = 0; iPoint < numPoints; ++iPoint)
 8002360:	2300      	movs	r3, #0
 8002362:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8002366:	e01f      	b.n	80023a8 <Point_SortAntiClockwise+0x138>
	{
		points[iPoint] = pointsOriginal[polarPointsWithIndex[iPoint].index];
 8002368:	f107 0110 	add.w	r1, r7, #16
 800236c:	f8d7 21a8 	ldr.w	r2, [r7, #424]	; 0x1a8
 8002370:	4613      	mov	r3, r2
 8002372:	005b      	lsls	r3, r3, #1
 8002374:	4413      	add	r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	440b      	add	r3, r1
 800237a:	3308      	adds	r3, #8
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f8d7 21a8 	ldr.w	r2, [r7, #424]	; 0x1a8
 8002382:	00d2      	lsls	r2, r2, #3
 8002384:	f107 010c 	add.w	r1, r7, #12
 8002388:	6809      	ldr	r1, [r1, #0]
 800238a:	440a      	add	r2, r1
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	f507 71d8 	add.w	r1, r7, #432	; 0x1b0
 8002392:	440b      	add	r3, r1
 8002394:	3ba8      	subs	r3, #168	; 0xa8
 8002396:	e893 0003 	ldmia.w	r3, {r0, r1}
 800239a:	e882 0003 	stmia.w	r2, {r0, r1}
	for(size_t iPoint = 0; iPoint < numPoints; ++iPoint)
 800239e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80023a2:	3301      	adds	r3, #1
 80023a4:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80023a8:	f107 0308 	add.w	r3, r7, #8
 80023ac:	f8d7 21a8 	ldr.w	r2, [r7, #424]	; 0x1a8
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d3d8      	bcc.n	8002368 <Point_SortAntiClockwise+0xf8>
	}
}
 80023b6:	bf00      	nop
 80023b8:	bf00      	nop
 80023ba:	f507 77da 	add.w	r7, r7, #436	; 0x1b4
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd90      	pop	{r4, r7, pc}
 80023c2:	bf00      	nop
 80023c4:	080020c1 	.word	0x080020c1

080023c8 <ScanlineFill_BuildEdgeTable>:
 * if y-coordinates are monotonic or not
 */
static void ScanlineFill_FillEdgeData(Edge *table, const size_t maxTableSize, Edge *edge, const Point *lower, const Point *upper, int32_t yComp);

void ScanlineFill_BuildEdgeTable(Edge *table, const size_t maxTableSize, Edge *edges, const size_t maxNumEdges, const Point *points, const size_t numPoints)
{
 80023c8:	b590      	push	{r4, r7, lr}
 80023ca:	b08d      	sub	sp, #52	; 0x34
 80023cc:	af02      	add	r7, sp, #8
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	607a      	str	r2, [r7, #4]
 80023d4:	603b      	str	r3, [r7, #0]
	// Iterate through every pair of points and create edges info
	const Point *p1 = points + (numPoints - 1);  // First edge point
 80023d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023d8:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80023dc:	3b01      	subs	r3, #1
 80023de:	00db      	lsls	r3, r3, #3
 80023e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80023e2:	4413      	add	r3, r2
 80023e4:	627b      	str	r3, [r7, #36]	; 0x24
	const Point *p2 = NULL;  // Second point
 80023e6:	2300      	movs	r3, #0
 80023e8:	617b      	str	r3, [r7, #20]
	int32_t yPrev = points[numPoints - 2].y;
 80023ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023ec:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80023f0:	3b02      	subs	r3, #2
 80023f2:	00db      	lsls	r3, r3, #3
 80023f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80023f6:	4413      	add	r3, r2
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	623b      	str	r3, [r7, #32]
	size_t iEdge = 0;
 80023fc:	2300      	movs	r3, #0
 80023fe:	61fb      	str	r3, [r7, #28]
	for(size_t iPoint = 0; iPoint < numPoints; ++iPoint)
 8002400:	2300      	movs	r3, #0
 8002402:	61bb      	str	r3, [r7, #24]
 8002404:	e03f      	b.n	8002486 <ScanlineFill_BuildEdgeTable+0xbe>
	{
		p2 = points + iPoint;
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	00db      	lsls	r3, r3, #3
 800240a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800240c:	4413      	add	r3, r2
 800240e:	617b      	str	r3, [r7, #20]
		// Find lower and upper points of non-horizontal edge
		if(p1->y < p2->y)
 8002410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002412:	685a      	ldr	r2, [r3, #4]
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	429a      	cmp	r2, r3
 800241a:	da16      	bge.n	800244a <ScanlineFill_BuildEdgeTable+0x82>
		{
			// p1 is lower, p2 is upper point, edge is going upwards
			ScanlineFill_FillEdgeData(table, maxTableSize, edges + iEdge, p1, p2, ScanlineFill_yNext(points, numPoints, iPoint));
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	011b      	lsls	r3, r3, #4
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	18d4      	adds	r4, r2, r3
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002428:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800242a:	f000 f8d7 	bl	80025dc <ScanlineFill_yNext>
 800242e:	4603      	mov	r3, r0
 8002430:	9301      	str	r3, [sp, #4]
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002438:	4622      	mov	r2, r4
 800243a:	68b9      	ldr	r1, [r7, #8]
 800243c:	68f8      	ldr	r0, [r7, #12]
 800243e:	f000 f92d 	bl	800269c <ScanlineFill_FillEdgeData>
			++iEdge;
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	3301      	adds	r3, #1
 8002446:	61fb      	str	r3, [r7, #28]
 8002448:	e015      	b.n	8002476 <ScanlineFill_BuildEdgeTable+0xae>
		}
		else if(p1->y > p2->y)
 800244a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244c:	685a      	ldr	r2, [r3, #4]
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	429a      	cmp	r2, r3
 8002454:	dd0f      	ble.n	8002476 <ScanlineFill_BuildEdgeTable+0xae>
		{
			// p2 is lower, p1 is upper point, edge is going downwards
			ScanlineFill_FillEdgeData(table, maxTableSize, edges + iEdge, p2, p1, yPrev);
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	011b      	lsls	r3, r3, #4
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	441a      	add	r2, r3
 800245e:	6a3b      	ldr	r3, [r7, #32]
 8002460:	9301      	str	r3, [sp, #4]
 8002462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002464:	9300      	str	r3, [sp, #0]
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	68b9      	ldr	r1, [r7, #8]
 800246a:	68f8      	ldr	r0, [r7, #12]
 800246c:	f000 f916 	bl	800269c <ScanlineFill_FillEdgeData>
			++iEdge;
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	3301      	adds	r3, #1
 8002474:	61fb      	str	r3, [r7, #28]
		}
		yPrev = p1->y;
 8002476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	623b      	str	r3, [r7, #32]
		p1 = p2;
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	627b      	str	r3, [r7, #36]	; 0x24
	for(size_t iPoint = 0; iPoint < numPoints; ++iPoint)
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	3301      	adds	r3, #1
 8002484:	61bb      	str	r3, [r7, #24]
 8002486:	69ba      	ldr	r2, [r7, #24]
 8002488:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800248a:	429a      	cmp	r2, r3
 800248c:	d3bb      	bcc.n	8002406 <ScanlineFill_BuildEdgeTable+0x3e>
	}
}
 800248e:	bf00      	nop
 8002490:	bf00      	nop
 8002492:	372c      	adds	r7, #44	; 0x2c
 8002494:	46bd      	mov	sp, r7
 8002496:	bd90      	pop	{r4, r7, pc}

08002498 <ScanlineFill_BuildActiveEdgeList>:

void ScanlineFill_BuildActiveEdgeList(Edge *table, const size_t maxTableSize, Edge *active, int32_t yScanline)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b086      	sub	sp, #24
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
 80024a4:	603b      	str	r3, [r7, #0]
	Edge *scanlineEdge = table[yScanline].next, *nextScanlineEdge;
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	011b      	lsls	r3, r3, #4
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	4413      	add	r3, r2
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	617b      	str	r3, [r7, #20]
	// insert edges related to current scanline in the active edges list
	while(scanlineEdge)
 80024b2:	e008      	b.n	80024c6 <ScanlineFill_BuildActiveEdgeList+0x2e>
	{
		nextScanlineEdge = scanlineEdge->next;
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	613b      	str	r3, [r7, #16]
		ScanlineFill_InsertEdge(active, scanlineEdge);
 80024ba:	6979      	ldr	r1, [r7, #20]
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f000 f8bf 	bl	8002640 <ScanlineFill_InsertEdge>
		scanlineEdge = nextScanlineEdge;
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	617b      	str	r3, [r7, #20]
	while(scanlineEdge)
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d1f3      	bne.n	80024b4 <ScanlineFill_BuildActiveEdgeList+0x1c>
	}
}
 80024cc:	bf00      	nop
 80024ce:	bf00      	nop
 80024d0:	3718      	adds	r7, #24
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}

080024d6 <ScanlineFill_UpdateActiveEdgeList>:

void ScanlineFill_UpdateActiveEdgeList(Edge *active, int32_t yScanline)
{
 80024d6:	b580      	push	{r7, lr}
 80024d8:	b086      	sub	sp, #24
 80024da:	af00      	add	r7, sp, #0
 80024dc:	6078      	str	r0, [r7, #4]
 80024de:	6039      	str	r1, [r7, #0]
	//1. Update edges x-coordinates
	Edge *currentEdge = active->next, *edgeBefore = active;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	617b      	str	r3, [r7, #20]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	613b      	str	r3, [r7, #16]
	while(currentEdge)
 80024ea:	e01d      	b.n	8002528 <ScanlineFill_UpdateActiveEdgeList+0x52>
	{
		if(yScanline >= currentEdge->yu)
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	683a      	ldr	r2, [r7, #0]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	db08      	blt.n	8002508 <ScanlineFill_UpdateActiveEdgeList+0x32>
		{
			// remove completed edges
			currentEdge = currentEdge->next;
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	617b      	str	r3, [r7, #20]
			edgeBefore->next = edgeBefore->next->next;
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	68da      	ldr	r2, [r3, #12]
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	60da      	str	r2, [r3, #12]
 8002506:	e00f      	b.n	8002528 <ScanlineFill_UpdateActiveEdgeList+0x52>
		}
		else
		{
			// update edges in-progress
			currentEdge->xl = currentEdge->xl + currentEdge->dx;
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	ed93 7a00 	vldr	s14, [r3]
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	edd3 7a02 	vldr	s15, [r3, #8]
 8002514:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	edc3 7a00 	vstr	s15, [r3]
			edgeBefore = currentEdge;
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	613b      	str	r3, [r7, #16]
			currentEdge = currentEdge->next;
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	617b      	str	r3, [r7, #20]
	while(currentEdge)
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d1de      	bne.n	80024ec <ScanlineFill_UpdateActiveEdgeList+0x16>
		}
	}
	//2. Resort list of active edges by rebuilding it
	Edge *nextEdge;
	currentEdge = active->next;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	617b      	str	r3, [r7, #20]
	active->next = NULL;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	60da      	str	r2, [r3, #12]
	while(currentEdge)
 800253a:	e008      	b.n	800254e <ScanlineFill_UpdateActiveEdgeList+0x78>
	{
		nextEdge = currentEdge->next;
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	60fb      	str	r3, [r7, #12]
		ScanlineFill_InsertEdge(active, currentEdge);
 8002542:	6979      	ldr	r1, [r7, #20]
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f000 f87b 	bl	8002640 <ScanlineFill_InsertEdge>
		currentEdge = nextEdge;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	617b      	str	r3, [r7, #20]
	while(currentEdge)
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1f3      	bne.n	800253c <ScanlineFill_UpdateActiveEdgeList+0x66>
	}
}
 8002554:	bf00      	nop
 8002556:	bf00      	nop
 8002558:	3718      	adds	r7, #24
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <ScanlineFill_FillScanline>:

void ScanlineFill_FillScanline(Edge *active, int32_t yScanline, color_t *data, const size_t dataWidth, const size_t dataHeight, const color_t color)
{
 800255e:	b480      	push	{r7}
 8002560:	b089      	sub	sp, #36	; 0x24
 8002562:	af00      	add	r7, sp, #0
 8002564:	60f8      	str	r0, [r7, #12]
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
 800256a:	603b      	str	r3, [r7, #0]
	Edge *e1, *e2;
	e1 = active->next;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	61fb      	str	r3, [r7, #28]
	while(e1)
 8002572:	e029      	b.n	80025c8 <ScanlineFill_FillScanline+0x6a>
	{
		e2 = e1->next;
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	617b      	str	r3, [r7, #20]
		// fill pixels between the pair of edge points
		for(int32_t x = e1->xl; x < e2->xl; ++x)
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	edd3 7a00 	vldr	s15, [r3]
 8002580:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002584:	ee17 3a90 	vmov	r3, s15
 8002588:	61bb      	str	r3, [r7, #24]
 800258a:	e00d      	b.n	80025a8 <ScanlineFill_FillScanline+0x4a>
		{
			data[dataWidth * yScanline + x] = color;
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	683a      	ldr	r2, [r7, #0]
 8002590:	fb02 f203 	mul.w	r2, r2, r3
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	4413      	add	r3, r2
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	4413      	add	r3, r2
 800259e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80025a0:	801a      	strh	r2, [r3, #0]
		for(int32_t x = e1->xl; x < e2->xl; ++x)
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	3301      	adds	r3, #1
 80025a6:	61bb      	str	r3, [r7, #24]
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	ee07 3a90 	vmov	s15, r3
 80025ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	edd3 7a00 	vldr	s15, [r3]
 80025b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c0:	d4e4      	bmi.n	800258c <ScanlineFill_FillScanline+0x2e>
		}
		e1 = e2->next;
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	61fb      	str	r3, [r7, #28]
	while(e1)
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d1d2      	bne.n	8002574 <ScanlineFill_FillScanline+0x16>
	}
}
 80025ce:	bf00      	nop
 80025d0:	bf00      	nop
 80025d2:	3724      	adds	r7, #36	; 0x24
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <ScanlineFill_yNext>:

int32_t ScanlineFill_yNext(const Point *points, const size_t numPoints, const size_t iCurrentPoint)
{
 80025dc:	b480      	push	{r7}
 80025de:	b087      	sub	sp, #28
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
	size_t iNextPoint = (iCurrentPoint + 1) % numPoints;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3301      	adds	r3, #1
 80025ec:	68ba      	ldr	r2, [r7, #8]
 80025ee:	fbb3 f2f2 	udiv	r2, r3, r2
 80025f2:	68b9      	ldr	r1, [r7, #8]
 80025f4:	fb01 f202 	mul.w	r2, r1, r2
 80025f8:	1a9b      	subs	r3, r3, r2
 80025fa:	617b      	str	r3, [r7, #20]
	while (points[iNextPoint].y == points[iCurrentPoint].y)
 80025fc:	e009      	b.n	8002612 <ScanlineFill_yNext+0x36>
	{
		iNextPoint = (iNextPoint + 1) % numPoints;
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	3301      	adds	r3, #1
 8002602:	68ba      	ldr	r2, [r7, #8]
 8002604:	fbb3 f2f2 	udiv	r2, r3, r2
 8002608:	68b9      	ldr	r1, [r7, #8]
 800260a:	fb01 f202 	mul.w	r2, r1, r2
 800260e:	1a9b      	subs	r3, r3, r2
 8002610:	617b      	str	r3, [r7, #20]
	while (points[iNextPoint].y == points[iCurrentPoint].y)
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	00db      	lsls	r3, r3, #3
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	4413      	add	r3, r2
 800261a:	685a      	ldr	r2, [r3, #4]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	68f9      	ldr	r1, [r7, #12]
 8002622:	440b      	add	r3, r1
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	429a      	cmp	r2, r3
 8002628:	d0e9      	beq.n	80025fe <ScanlineFill_yNext+0x22>
	}
	return points[iNextPoint].y;
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	4413      	add	r3, r2
 8002632:	685b      	ldr	r3, [r3, #4]
}
 8002634:	4618      	mov	r0, r3
 8002636:	371c      	adds	r7, #28
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <ScanlineFill_InsertEdge>:

void ScanlineFill_InsertEdge(Edge *list, Edge *edge)
{
 8002640:	b480      	push	{r7}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
	Edge *currentEdge = list->next, *edgeBefore = list;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	60fb      	str	r3, [r7, #12]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	60bb      	str	r3, [r7, #8]
	while(currentEdge)
 8002654:	e012      	b.n	800267c <ScanlineFill_InsertEdge+0x3c>
	{
		if(edge->xl < currentEdge->xl)
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	ed93 7a00 	vldr	s14, [r3]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	edd3 7a00 	vldr	s15, [r3]
 8002662:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800266a:	d502      	bpl.n	8002672 <ScanlineFill_InsertEdge+0x32>
		{
			currentEdge = NULL;
 800266c:	2300      	movs	r3, #0
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	e004      	b.n	800267c <ScanlineFill_InsertEdge+0x3c>
		}
		else
		{
			edgeBefore = currentEdge;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	60bb      	str	r3, [r7, #8]
			currentEdge = currentEdge->next;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	60fb      	str	r3, [r7, #12]
	while(currentEdge)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1e9      	bne.n	8002656 <ScanlineFill_InsertEdge+0x16>
		}
	}
	// insert the new edge in the linked list
	edge->next = edgeBefore->next;
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	68da      	ldr	r2, [r3, #12]
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	60da      	str	r2, [r3, #12]
	edgeBefore->next = edge;
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	683a      	ldr	r2, [r7, #0]
 800268e:	60da      	str	r2, [r3, #12]
}
 8002690:	bf00      	nop
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <ScanlineFill_FillEdgeData>:

void ScanlineFill_FillEdgeData(Edge *table, const size_t maxTableSize, Edge *edge, const Point *lower, const Point *upper, int32_t yComp)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
 80026a8:	603b      	str	r3, [r7, #0]
	// Fill edge info
	edge->xl = lower->x;
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	ee07 3a90 	vmov	s15, r3
 80026b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	edc3 7a00 	vstr	s15, [r3]
	edge->yu = (upper->y < yComp) ? upper->y - 1 : upper->y;  // adjust if edge is monotonically increasing or decreasing
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	69fa      	ldr	r2, [r7, #28]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	dd03      	ble.n	80026ce <ScanlineFill_FillEdgeData+0x32>
 80026c6:	69bb      	ldr	r3, [r7, #24]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	3b01      	subs	r3, #1
 80026cc:	e001      	b.n	80026d2 <ScanlineFill_FillEdgeData+0x36>
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	6053      	str	r3, [r2, #4]
	edge->dx = ((float)(upper->x - lower->x)) / (upper->y - lower->y);
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	ee07 3a90 	vmov	s15, r3
 80026e4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	685a      	ldr	r2, [r3, #4]
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	ee07 3a90 	vmov	s15, r3
 80026f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	edc3 7a02 	vstr	s15, [r3, #8]
	// Insert edge in edge table
	ScanlineFill_InsertEdge(table + lower->y, edge);
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	011b      	lsls	r3, r3, #4
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	4413      	add	r3, r2
 800270e:	6879      	ldr	r1, [r7, #4]
 8002710:	4618      	mov	r0, r3
 8002712:	f7ff ff95 	bl	8002640 <ScanlineFill_InsertEdge>
}
 8002716:	bf00      	nop
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
	...

08002720 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002724:	4b17      	ldr	r3, [pc, #92]	; (8002784 <MX_SPI1_Init+0x64>)
 8002726:	4a18      	ldr	r2, [pc, #96]	; (8002788 <MX_SPI1_Init+0x68>)
 8002728:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800272a:	4b16      	ldr	r3, [pc, #88]	; (8002784 <MX_SPI1_Init+0x64>)
 800272c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002730:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002732:	4b14      	ldr	r3, [pc, #80]	; (8002784 <MX_SPI1_Init+0x64>)
 8002734:	2200      	movs	r2, #0
 8002736:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002738:	4b12      	ldr	r3, [pc, #72]	; (8002784 <MX_SPI1_Init+0x64>)
 800273a:	2200      	movs	r2, #0
 800273c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800273e:	4b11      	ldr	r3, [pc, #68]	; (8002784 <MX_SPI1_Init+0x64>)
 8002740:	2200      	movs	r2, #0
 8002742:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002744:	4b0f      	ldr	r3, [pc, #60]	; (8002784 <MX_SPI1_Init+0x64>)
 8002746:	2200      	movs	r2, #0
 8002748:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800274a:	4b0e      	ldr	r3, [pc, #56]	; (8002784 <MX_SPI1_Init+0x64>)
 800274c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002750:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002752:	4b0c      	ldr	r3, [pc, #48]	; (8002784 <MX_SPI1_Init+0x64>)
 8002754:	2208      	movs	r2, #8
 8002756:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002758:	4b0a      	ldr	r3, [pc, #40]	; (8002784 <MX_SPI1_Init+0x64>)
 800275a:	2200      	movs	r2, #0
 800275c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800275e:	4b09      	ldr	r3, [pc, #36]	; (8002784 <MX_SPI1_Init+0x64>)
 8002760:	2200      	movs	r2, #0
 8002762:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002764:	4b07      	ldr	r3, [pc, #28]	; (8002784 <MX_SPI1_Init+0x64>)
 8002766:	2200      	movs	r2, #0
 8002768:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800276a:	4b06      	ldr	r3, [pc, #24]	; (8002784 <MX_SPI1_Init+0x64>)
 800276c:	220a      	movs	r2, #10
 800276e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002770:	4804      	ldr	r0, [pc, #16]	; (8002784 <MX_SPI1_Init+0x64>)
 8002772:	f001 f8ef 	bl	8003954 <HAL_SPI_Init>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800277c:	f7ff fc9a 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002780:	bf00      	nop
 8002782:	bd80      	pop	{r7, pc}
 8002784:	20000204 	.word	0x20000204
 8002788:	40013000 	.word	0x40013000

0800278c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b08a      	sub	sp, #40	; 0x28
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002794:	f107 0314 	add.w	r3, r7, #20
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]
 800279c:	605a      	str	r2, [r3, #4]
 800279e:	609a      	str	r2, [r3, #8]
 80027a0:	60da      	str	r2, [r3, #12]
 80027a2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a19      	ldr	r2, [pc, #100]	; (8002810 <HAL_SPI_MspInit+0x84>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d12b      	bne.n	8002806 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027ae:	2300      	movs	r3, #0
 80027b0:	613b      	str	r3, [r7, #16]
 80027b2:	4b18      	ldr	r3, [pc, #96]	; (8002814 <HAL_SPI_MspInit+0x88>)
 80027b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b6:	4a17      	ldr	r2, [pc, #92]	; (8002814 <HAL_SPI_MspInit+0x88>)
 80027b8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80027bc:	6453      	str	r3, [r2, #68]	; 0x44
 80027be:	4b15      	ldr	r3, [pc, #84]	; (8002814 <HAL_SPI_MspInit+0x88>)
 80027c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027c6:	613b      	str	r3, [r7, #16]
 80027c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ca:	2300      	movs	r3, #0
 80027cc:	60fb      	str	r3, [r7, #12]
 80027ce:	4b11      	ldr	r3, [pc, #68]	; (8002814 <HAL_SPI_MspInit+0x88>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d2:	4a10      	ldr	r2, [pc, #64]	; (8002814 <HAL_SPI_MspInit+0x88>)
 80027d4:	f043 0301 	orr.w	r3, r3, #1
 80027d8:	6313      	str	r3, [r2, #48]	; 0x30
 80027da:	4b0e      	ldr	r3, [pc, #56]	; (8002814 <HAL_SPI_MspInit+0x88>)
 80027dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027de:	f003 0301 	and.w	r3, r3, #1
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80027e6:	23e0      	movs	r3, #224	; 0xe0
 80027e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ea:	2302      	movs	r3, #2
 80027ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ee:	2300      	movs	r3, #0
 80027f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f2:	2303      	movs	r3, #3
 80027f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027f6:	2305      	movs	r3, #5
 80027f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027fa:	f107 0314 	add.w	r3, r7, #20
 80027fe:	4619      	mov	r1, r3
 8002800:	4805      	ldr	r0, [pc, #20]	; (8002818 <HAL_SPI_MspInit+0x8c>)
 8002802:	f000 fadb 	bl	8002dbc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002806:	bf00      	nop
 8002808:	3728      	adds	r7, #40	; 0x28
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40013000 	.word	0x40013000
 8002814:	40023800 	.word	0x40023800
 8002818:	40020000 	.word	0x40020000

0800281c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002822:	2300      	movs	r3, #0
 8002824:	607b      	str	r3, [r7, #4]
 8002826:	4b10      	ldr	r3, [pc, #64]	; (8002868 <HAL_MspInit+0x4c>)
 8002828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800282a:	4a0f      	ldr	r2, [pc, #60]	; (8002868 <HAL_MspInit+0x4c>)
 800282c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002830:	6453      	str	r3, [r2, #68]	; 0x44
 8002832:	4b0d      	ldr	r3, [pc, #52]	; (8002868 <HAL_MspInit+0x4c>)
 8002834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002836:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800283a:	607b      	str	r3, [r7, #4]
 800283c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800283e:	2300      	movs	r3, #0
 8002840:	603b      	str	r3, [r7, #0]
 8002842:	4b09      	ldr	r3, [pc, #36]	; (8002868 <HAL_MspInit+0x4c>)
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	4a08      	ldr	r2, [pc, #32]	; (8002868 <HAL_MspInit+0x4c>)
 8002848:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800284c:	6413      	str	r3, [r2, #64]	; 0x40
 800284e:	4b06      	ldr	r3, [pc, #24]	; (8002868 <HAL_MspInit+0x4c>)
 8002850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002852:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002856:	603b      	str	r3, [r7, #0]
 8002858:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800285a:	bf00      	nop
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	40023800 	.word	0x40023800

0800286c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002870:	e7fe      	b.n	8002870 <NMI_Handler+0x4>

08002872 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002872:	b480      	push	{r7}
 8002874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002876:	e7fe      	b.n	8002876 <HardFault_Handler+0x4>

08002878 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800287c:	e7fe      	b.n	800287c <MemManage_Handler+0x4>

0800287e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800287e:	b480      	push	{r7}
 8002880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002882:	e7fe      	b.n	8002882 <BusFault_Handler+0x4>

08002884 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002888:	e7fe      	b.n	8002888 <UsageFault_Handler+0x4>

0800288a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800288a:	b480      	push	{r7}
 800288c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800288e:	bf00      	nop
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr

080028a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028a6:	b480      	push	{r7}
 80028a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028aa:	bf00      	nop
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028b8:	f000 f956 	bl	8002b68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028bc:	bf00      	nop
 80028be:	bd80      	pop	{r7, pc}

080028c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
	return 1;
 80028c4:	2301      	movs	r3, #1
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <_kill>:

int _kill(int pid, int sig)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80028da:	f001 facb 	bl	8003e74 <__errno>
 80028de:	4603      	mov	r3, r0
 80028e0:	2216      	movs	r2, #22
 80028e2:	601a      	str	r2, [r3, #0]
	return -1;
 80028e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3708      	adds	r7, #8
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <_exit>:

void _exit (int status)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80028f8:	f04f 31ff 	mov.w	r1, #4294967295
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	f7ff ffe7 	bl	80028d0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002902:	e7fe      	b.n	8002902 <_exit+0x12>

08002904 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002910:	2300      	movs	r3, #0
 8002912:	617b      	str	r3, [r7, #20]
 8002914:	e00a      	b.n	800292c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002916:	f3af 8000 	nop.w
 800291a:	4601      	mov	r1, r0
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	1c5a      	adds	r2, r3, #1
 8002920:	60ba      	str	r2, [r7, #8]
 8002922:	b2ca      	uxtb	r2, r1
 8002924:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	3301      	adds	r3, #1
 800292a:	617b      	str	r3, [r7, #20]
 800292c:	697a      	ldr	r2, [r7, #20]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	429a      	cmp	r2, r3
 8002932:	dbf0      	blt.n	8002916 <_read+0x12>
	}

return len;
 8002934:	687b      	ldr	r3, [r7, #4]
}
 8002936:	4618      	mov	r0, r3
 8002938:	3718      	adds	r7, #24
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}

0800293e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800293e:	b580      	push	{r7, lr}
 8002940:	b086      	sub	sp, #24
 8002942:	af00      	add	r7, sp, #0
 8002944:	60f8      	str	r0, [r7, #12]
 8002946:	60b9      	str	r1, [r7, #8]
 8002948:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800294a:	2300      	movs	r3, #0
 800294c:	617b      	str	r3, [r7, #20]
 800294e:	e009      	b.n	8002964 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	1c5a      	adds	r2, r3, #1
 8002954:	60ba      	str	r2, [r7, #8]
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	3301      	adds	r3, #1
 8002962:	617b      	str	r3, [r7, #20]
 8002964:	697a      	ldr	r2, [r7, #20]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	429a      	cmp	r2, r3
 800296a:	dbf1      	blt.n	8002950 <_write+0x12>
	}
	return len;
 800296c:	687b      	ldr	r3, [r7, #4]
}
 800296e:	4618      	mov	r0, r3
 8002970:	3718      	adds	r7, #24
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <_close>:

int _close(int file)
{
 8002976:	b480      	push	{r7}
 8002978:	b083      	sub	sp, #12
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
	return -1;
 800297e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002982:	4618      	mov	r0, r3
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr

0800298e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800298e:	b480      	push	{r7}
 8002990:	b083      	sub	sp, #12
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
 8002996:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800299e:	605a      	str	r2, [r3, #4]
	return 0;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr

080029ae <_isatty>:

int _isatty(int file)
{
 80029ae:	b480      	push	{r7}
 80029b0:	b083      	sub	sp, #12
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
	return 1;
 80029b6:	2301      	movs	r3, #1
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	607a      	str	r2, [r7, #4]
	return 0;
 80029d0:	2300      	movs	r3, #0
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3714      	adds	r7, #20
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
	...

080029e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029e8:	4a14      	ldr	r2, [pc, #80]	; (8002a3c <_sbrk+0x5c>)
 80029ea:	4b15      	ldr	r3, [pc, #84]	; (8002a40 <_sbrk+0x60>)
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029f4:	4b13      	ldr	r3, [pc, #76]	; (8002a44 <_sbrk+0x64>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d102      	bne.n	8002a02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029fc:	4b11      	ldr	r3, [pc, #68]	; (8002a44 <_sbrk+0x64>)
 80029fe:	4a12      	ldr	r2, [pc, #72]	; (8002a48 <_sbrk+0x68>)
 8002a00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a02:	4b10      	ldr	r3, [pc, #64]	; (8002a44 <_sbrk+0x64>)
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4413      	add	r3, r2
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d207      	bcs.n	8002a20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a10:	f001 fa30 	bl	8003e74 <__errno>
 8002a14:	4603      	mov	r3, r0
 8002a16:	220c      	movs	r2, #12
 8002a18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a1e:	e009      	b.n	8002a34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a20:	4b08      	ldr	r3, [pc, #32]	; (8002a44 <_sbrk+0x64>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a26:	4b07      	ldr	r3, [pc, #28]	; (8002a44 <_sbrk+0x64>)
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4413      	add	r3, r2
 8002a2e:	4a05      	ldr	r2, [pc, #20]	; (8002a44 <_sbrk+0x64>)
 8002a30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a32:	68fb      	ldr	r3, [r7, #12]
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3718      	adds	r7, #24
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	20020000 	.word	0x20020000
 8002a40:	00000400 	.word	0x00000400
 8002a44:	200001f8 	.word	0x200001f8
 8002a48:	20000270 	.word	0x20000270

08002a4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a50:	4b06      	ldr	r3, [pc, #24]	; (8002a6c <SystemInit+0x20>)
 8002a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a56:	4a05      	ldr	r2, [pc, #20]	; (8002a6c <SystemInit+0x20>)
 8002a58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a60:	bf00      	nop
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	e000ed00 	.word	0xe000ed00

08002a70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002a70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002aa8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a74:	480d      	ldr	r0, [pc, #52]	; (8002aac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a76:	490e      	ldr	r1, [pc, #56]	; (8002ab0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a78:	4a0e      	ldr	r2, [pc, #56]	; (8002ab4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a7c:	e002      	b.n	8002a84 <LoopCopyDataInit>

08002a7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a82:	3304      	adds	r3, #4

08002a84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a88:	d3f9      	bcc.n	8002a7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a8a:	4a0b      	ldr	r2, [pc, #44]	; (8002ab8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a8c:	4c0b      	ldr	r4, [pc, #44]	; (8002abc <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a90:	e001      	b.n	8002a96 <LoopFillZerobss>

08002a92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a94:	3204      	adds	r2, #4

08002a96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a98:	d3fb      	bcc.n	8002a92 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002a9a:	f7ff ffd7 	bl	8002a4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a9e:	f001 f9ef 	bl	8003e80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002aa2:	f7fe ff23 	bl	80018ec <main>
  bx  lr    
 8002aa6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002aa8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002aac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ab0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002ab4:	080079dc 	.word	0x080079dc
  ldr r2, =_sbss
 8002ab8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002abc:	20000270 	.word	0x20000270

08002ac0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ac0:	e7fe      	b.n	8002ac0 <ADC_IRQHandler>
	...

08002ac4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ac8:	4b0e      	ldr	r3, [pc, #56]	; (8002b04 <HAL_Init+0x40>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a0d      	ldr	r2, [pc, #52]	; (8002b04 <HAL_Init+0x40>)
 8002ace:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ad2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ad4:	4b0b      	ldr	r3, [pc, #44]	; (8002b04 <HAL_Init+0x40>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a0a      	ldr	r2, [pc, #40]	; (8002b04 <HAL_Init+0x40>)
 8002ada:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ade:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ae0:	4b08      	ldr	r3, [pc, #32]	; (8002b04 <HAL_Init+0x40>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a07      	ldr	r2, [pc, #28]	; (8002b04 <HAL_Init+0x40>)
 8002ae6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002aec:	2003      	movs	r0, #3
 8002aee:	f000 f931 	bl	8002d54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002af2:	200f      	movs	r0, #15
 8002af4:	f000 f808 	bl	8002b08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002af8:	f7ff fe90 	bl	800281c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	40023c00 	.word	0x40023c00

08002b08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b10:	4b12      	ldr	r3, [pc, #72]	; (8002b5c <HAL_InitTick+0x54>)
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	4b12      	ldr	r3, [pc, #72]	; (8002b60 <HAL_InitTick+0x58>)
 8002b16:	781b      	ldrb	r3, [r3, #0]
 8002b18:	4619      	mov	r1, r3
 8002b1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b26:	4618      	mov	r0, r3
 8002b28:	f000 f93b 	bl	8002da2 <HAL_SYSTICK_Config>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e00e      	b.n	8002b54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2b0f      	cmp	r3, #15
 8002b3a:	d80a      	bhi.n	8002b52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	6879      	ldr	r1, [r7, #4]
 8002b40:	f04f 30ff 	mov.w	r0, #4294967295
 8002b44:	f000 f911 	bl	8002d6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b48:	4a06      	ldr	r2, [pc, #24]	; (8002b64 <HAL_InitTick+0x5c>)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	e000      	b.n	8002b54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3708      	adds	r7, #8
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	20000000 	.word	0x20000000
 8002b60:	20000008 	.word	0x20000008
 8002b64:	20000004 	.word	0x20000004

08002b68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b6c:	4b06      	ldr	r3, [pc, #24]	; (8002b88 <HAL_IncTick+0x20>)
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	461a      	mov	r2, r3
 8002b72:	4b06      	ldr	r3, [pc, #24]	; (8002b8c <HAL_IncTick+0x24>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4413      	add	r3, r2
 8002b78:	4a04      	ldr	r2, [pc, #16]	; (8002b8c <HAL_IncTick+0x24>)
 8002b7a:	6013      	str	r3, [r2, #0]
}
 8002b7c:	bf00      	nop
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	20000008 	.word	0x20000008
 8002b8c:	2000025c 	.word	0x2000025c

08002b90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  return uwTick;
 8002b94:	4b03      	ldr	r3, [pc, #12]	; (8002ba4 <HAL_GetTick+0x14>)
 8002b96:	681b      	ldr	r3, [r3, #0]
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	2000025c 	.word	0x2000025c

08002ba8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bb0:	f7ff ffee 	bl	8002b90 <HAL_GetTick>
 8002bb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bc0:	d005      	beq.n	8002bce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bc2:	4b0a      	ldr	r3, [pc, #40]	; (8002bec <HAL_Delay+0x44>)
 8002bc4:	781b      	ldrb	r3, [r3, #0]
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	4413      	add	r3, r2
 8002bcc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002bce:	bf00      	nop
 8002bd0:	f7ff ffde 	bl	8002b90 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	68fa      	ldr	r2, [r7, #12]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d8f7      	bhi.n	8002bd0 <HAL_Delay+0x28>
  {
  }
}
 8002be0:	bf00      	nop
 8002be2:	bf00      	nop
 8002be4:	3710      	adds	r7, #16
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	20000008 	.word	0x20000008

08002bf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b085      	sub	sp, #20
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f003 0307 	and.w	r3, r3, #7
 8002bfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c00:	4b0c      	ldr	r3, [pc, #48]	; (8002c34 <__NVIC_SetPriorityGrouping+0x44>)
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c06:	68ba      	ldr	r2, [r7, #8]
 8002c08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c22:	4a04      	ldr	r2, [pc, #16]	; (8002c34 <__NVIC_SetPriorityGrouping+0x44>)
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	60d3      	str	r3, [r2, #12]
}
 8002c28:	bf00      	nop
 8002c2a:	3714      	adds	r7, #20
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr
 8002c34:	e000ed00 	.word	0xe000ed00

08002c38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c3c:	4b04      	ldr	r3, [pc, #16]	; (8002c50 <__NVIC_GetPriorityGrouping+0x18>)
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	0a1b      	lsrs	r3, r3, #8
 8002c42:	f003 0307 	and.w	r3, r3, #7
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr
 8002c50:	e000ed00 	.word	0xe000ed00

08002c54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	6039      	str	r1, [r7, #0]
 8002c5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	db0a      	blt.n	8002c7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	b2da      	uxtb	r2, r3
 8002c6c:	490c      	ldr	r1, [pc, #48]	; (8002ca0 <__NVIC_SetPriority+0x4c>)
 8002c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c72:	0112      	lsls	r2, r2, #4
 8002c74:	b2d2      	uxtb	r2, r2
 8002c76:	440b      	add	r3, r1
 8002c78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c7c:	e00a      	b.n	8002c94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	4908      	ldr	r1, [pc, #32]	; (8002ca4 <__NVIC_SetPriority+0x50>)
 8002c84:	79fb      	ldrb	r3, [r7, #7]
 8002c86:	f003 030f 	and.w	r3, r3, #15
 8002c8a:	3b04      	subs	r3, #4
 8002c8c:	0112      	lsls	r2, r2, #4
 8002c8e:	b2d2      	uxtb	r2, r2
 8002c90:	440b      	add	r3, r1
 8002c92:	761a      	strb	r2, [r3, #24]
}
 8002c94:	bf00      	nop
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr
 8002ca0:	e000e100 	.word	0xe000e100
 8002ca4:	e000ed00 	.word	0xe000ed00

08002ca8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b089      	sub	sp, #36	; 0x24
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f003 0307 	and.w	r3, r3, #7
 8002cba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	f1c3 0307 	rsb	r3, r3, #7
 8002cc2:	2b04      	cmp	r3, #4
 8002cc4:	bf28      	it	cs
 8002cc6:	2304      	movcs	r3, #4
 8002cc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	3304      	adds	r3, #4
 8002cce:	2b06      	cmp	r3, #6
 8002cd0:	d902      	bls.n	8002cd8 <NVIC_EncodePriority+0x30>
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	3b03      	subs	r3, #3
 8002cd6:	e000      	b.n	8002cda <NVIC_EncodePriority+0x32>
 8002cd8:	2300      	movs	r3, #0
 8002cda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce6:	43da      	mvns	r2, r3
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	401a      	ands	r2, r3
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cf0:	f04f 31ff 	mov.w	r1, #4294967295
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfa:	43d9      	mvns	r1, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d00:	4313      	orrs	r3, r2
         );
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3724      	adds	r7, #36	; 0x24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
	...

08002d10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d20:	d301      	bcc.n	8002d26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d22:	2301      	movs	r3, #1
 8002d24:	e00f      	b.n	8002d46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d26:	4a0a      	ldr	r2, [pc, #40]	; (8002d50 <SysTick_Config+0x40>)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	3b01      	subs	r3, #1
 8002d2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d2e:	210f      	movs	r1, #15
 8002d30:	f04f 30ff 	mov.w	r0, #4294967295
 8002d34:	f7ff ff8e 	bl	8002c54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d38:	4b05      	ldr	r3, [pc, #20]	; (8002d50 <SysTick_Config+0x40>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d3e:	4b04      	ldr	r3, [pc, #16]	; (8002d50 <SysTick_Config+0x40>)
 8002d40:	2207      	movs	r2, #7
 8002d42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3708      	adds	r7, #8
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	e000e010 	.word	0xe000e010

08002d54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f7ff ff47 	bl	8002bf0 <__NVIC_SetPriorityGrouping>
}
 8002d62:	bf00      	nop
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b086      	sub	sp, #24
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	4603      	mov	r3, r0
 8002d72:	60b9      	str	r1, [r7, #8]
 8002d74:	607a      	str	r2, [r7, #4]
 8002d76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d7c:	f7ff ff5c 	bl	8002c38 <__NVIC_GetPriorityGrouping>
 8002d80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	68b9      	ldr	r1, [r7, #8]
 8002d86:	6978      	ldr	r0, [r7, #20]
 8002d88:	f7ff ff8e 	bl	8002ca8 <NVIC_EncodePriority>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d92:	4611      	mov	r1, r2
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7ff ff5d 	bl	8002c54 <__NVIC_SetPriority>
}
 8002d9a:	bf00      	nop
 8002d9c:	3718      	adds	r7, #24
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b082      	sub	sp, #8
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f7ff ffb0 	bl	8002d10 <SysTick_Config>
 8002db0:	4603      	mov	r3, r0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3708      	adds	r7, #8
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
	...

08002dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b089      	sub	sp, #36	; 0x24
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61fb      	str	r3, [r7, #28]
 8002dd6:	e159      	b.n	800308c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002dd8:	2201      	movs	r2, #1
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8002de0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	697a      	ldr	r2, [r7, #20]
 8002de8:	4013      	ands	r3, r2
 8002dea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	f040 8148 	bne.w	8003086 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f003 0303 	and.w	r3, r3, #3
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d005      	beq.n	8002e0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d130      	bne.n	8002e70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	2203      	movs	r2, #3
 8002e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1e:	43db      	mvns	r3, r3
 8002e20:	69ba      	ldr	r2, [r7, #24]
 8002e22:	4013      	ands	r3, r2
 8002e24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	68da      	ldr	r2, [r3, #12]
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	69ba      	ldr	r2, [r7, #24]
 8002e3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e44:	2201      	movs	r2, #1
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4c:	43db      	mvns	r3, r3
 8002e4e:	69ba      	ldr	r2, [r7, #24]
 8002e50:	4013      	ands	r3, r2
 8002e52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	091b      	lsrs	r3, r3, #4
 8002e5a:	f003 0201 	and.w	r2, r3, #1
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f003 0303 	and.w	r3, r3, #3
 8002e78:	2b03      	cmp	r3, #3
 8002e7a:	d017      	beq.n	8002eac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	2203      	movs	r2, #3
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	43db      	mvns	r3, r3
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	4013      	ands	r3, r2
 8002e92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	689a      	ldr	r2, [r3, #8]
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	69ba      	ldr	r2, [r7, #24]
 8002eaa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f003 0303 	and.w	r3, r3, #3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d123      	bne.n	8002f00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	08da      	lsrs	r2, r3, #3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	3208      	adds	r2, #8
 8002ec0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ec4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	f003 0307 	and.w	r3, r3, #7
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	220f      	movs	r2, #15
 8002ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed4:	43db      	mvns	r3, r3
 8002ed6:	69ba      	ldr	r2, [r7, #24]
 8002ed8:	4013      	ands	r3, r2
 8002eda:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	691a      	ldr	r2, [r3, #16]
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	f003 0307 	and.w	r3, r3, #7
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	69ba      	ldr	r2, [r7, #24]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	08da      	lsrs	r2, r3, #3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	3208      	adds	r2, #8
 8002efa:	69b9      	ldr	r1, [r7, #24]
 8002efc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	2203      	movs	r2, #3
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	43db      	mvns	r3, r3
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	4013      	ands	r3, r2
 8002f16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f003 0203 	and.w	r2, r3, #3
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	005b      	lsls	r3, r3, #1
 8002f24:	fa02 f303 	lsl.w	r3, r2, r3
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	69ba      	ldr	r2, [r7, #24]
 8002f32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	f000 80a2 	beq.w	8003086 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f42:	2300      	movs	r3, #0
 8002f44:	60fb      	str	r3, [r7, #12]
 8002f46:	4b57      	ldr	r3, [pc, #348]	; (80030a4 <HAL_GPIO_Init+0x2e8>)
 8002f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f4a:	4a56      	ldr	r2, [pc, #344]	; (80030a4 <HAL_GPIO_Init+0x2e8>)
 8002f4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f50:	6453      	str	r3, [r2, #68]	; 0x44
 8002f52:	4b54      	ldr	r3, [pc, #336]	; (80030a4 <HAL_GPIO_Init+0x2e8>)
 8002f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f5a:	60fb      	str	r3, [r7, #12]
 8002f5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f5e:	4a52      	ldr	r2, [pc, #328]	; (80030a8 <HAL_GPIO_Init+0x2ec>)
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	089b      	lsrs	r3, r3, #2
 8002f64:	3302      	adds	r3, #2
 8002f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	f003 0303 	and.w	r3, r3, #3
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	220f      	movs	r2, #15
 8002f76:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7a:	43db      	mvns	r3, r3
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a49      	ldr	r2, [pc, #292]	; (80030ac <HAL_GPIO_Init+0x2f0>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d019      	beq.n	8002fbe <HAL_GPIO_Init+0x202>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a48      	ldr	r2, [pc, #288]	; (80030b0 <HAL_GPIO_Init+0x2f4>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d013      	beq.n	8002fba <HAL_GPIO_Init+0x1fe>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a47      	ldr	r2, [pc, #284]	; (80030b4 <HAL_GPIO_Init+0x2f8>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d00d      	beq.n	8002fb6 <HAL_GPIO_Init+0x1fa>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a46      	ldr	r2, [pc, #280]	; (80030b8 <HAL_GPIO_Init+0x2fc>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d007      	beq.n	8002fb2 <HAL_GPIO_Init+0x1f6>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a45      	ldr	r2, [pc, #276]	; (80030bc <HAL_GPIO_Init+0x300>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d101      	bne.n	8002fae <HAL_GPIO_Init+0x1f2>
 8002faa:	2304      	movs	r3, #4
 8002fac:	e008      	b.n	8002fc0 <HAL_GPIO_Init+0x204>
 8002fae:	2307      	movs	r3, #7
 8002fb0:	e006      	b.n	8002fc0 <HAL_GPIO_Init+0x204>
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e004      	b.n	8002fc0 <HAL_GPIO_Init+0x204>
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	e002      	b.n	8002fc0 <HAL_GPIO_Init+0x204>
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e000      	b.n	8002fc0 <HAL_GPIO_Init+0x204>
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	69fa      	ldr	r2, [r7, #28]
 8002fc2:	f002 0203 	and.w	r2, r2, #3
 8002fc6:	0092      	lsls	r2, r2, #2
 8002fc8:	4093      	lsls	r3, r2
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fd0:	4935      	ldr	r1, [pc, #212]	; (80030a8 <HAL_GPIO_Init+0x2ec>)
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	089b      	lsrs	r3, r3, #2
 8002fd6:	3302      	adds	r3, #2
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fde:	4b38      	ldr	r3, [pc, #224]	; (80030c0 <HAL_GPIO_Init+0x304>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	43db      	mvns	r3, r3
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	4013      	ands	r3, r2
 8002fec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d003      	beq.n	8003002 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002ffa:	69ba      	ldr	r2, [r7, #24]
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003002:	4a2f      	ldr	r2, [pc, #188]	; (80030c0 <HAL_GPIO_Init+0x304>)
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003008:	4b2d      	ldr	r3, [pc, #180]	; (80030c0 <HAL_GPIO_Init+0x304>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	43db      	mvns	r3, r3
 8003012:	69ba      	ldr	r2, [r7, #24]
 8003014:	4013      	ands	r3, r2
 8003016:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d003      	beq.n	800302c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	4313      	orrs	r3, r2
 800302a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800302c:	4a24      	ldr	r2, [pc, #144]	; (80030c0 <HAL_GPIO_Init+0x304>)
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003032:	4b23      	ldr	r3, [pc, #140]	; (80030c0 <HAL_GPIO_Init+0x304>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	43db      	mvns	r3, r3
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	4013      	ands	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d003      	beq.n	8003056 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	4313      	orrs	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003056:	4a1a      	ldr	r2, [pc, #104]	; (80030c0 <HAL_GPIO_Init+0x304>)
 8003058:	69bb      	ldr	r3, [r7, #24]
 800305a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800305c:	4b18      	ldr	r3, [pc, #96]	; (80030c0 <HAL_GPIO_Init+0x304>)
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	43db      	mvns	r3, r3
 8003066:	69ba      	ldr	r2, [r7, #24]
 8003068:	4013      	ands	r3, r2
 800306a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d003      	beq.n	8003080 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	4313      	orrs	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003080:	4a0f      	ldr	r2, [pc, #60]	; (80030c0 <HAL_GPIO_Init+0x304>)
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	3301      	adds	r3, #1
 800308a:	61fb      	str	r3, [r7, #28]
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	2b0f      	cmp	r3, #15
 8003090:	f67f aea2 	bls.w	8002dd8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003094:	bf00      	nop
 8003096:	bf00      	nop
 8003098:	3724      	adds	r7, #36	; 0x24
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	40023800 	.word	0x40023800
 80030a8:	40013800 	.word	0x40013800
 80030ac:	40020000 	.word	0x40020000
 80030b0:	40020400 	.word	0x40020400
 80030b4:	40020800 	.word	0x40020800
 80030b8:	40020c00 	.word	0x40020c00
 80030bc:	40021000 	.word	0x40021000
 80030c0:	40013c00 	.word	0x40013c00

080030c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	460b      	mov	r3, r1
 80030ce:	807b      	strh	r3, [r7, #2]
 80030d0:	4613      	mov	r3, r2
 80030d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030d4:	787b      	ldrb	r3, [r7, #1]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d003      	beq.n	80030e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030da:	887a      	ldrh	r2, [r7, #2]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030e0:	e003      	b.n	80030ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030e2:	887b      	ldrh	r3, [r7, #2]
 80030e4:	041a      	lsls	r2, r3, #16
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	619a      	str	r2, [r3, #24]
}
 80030ea:	bf00      	nop
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr

080030f6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b085      	sub	sp, #20
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
 80030fe:	460b      	mov	r3, r1
 8003100:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003108:	887a      	ldrh	r2, [r7, #2]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	4013      	ands	r3, r2
 800310e:	041a      	lsls	r2, r3, #16
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	43d9      	mvns	r1, r3
 8003114:	887b      	ldrh	r3, [r7, #2]
 8003116:	400b      	ands	r3, r1
 8003118:	431a      	orrs	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	619a      	str	r2, [r3, #24]
}
 800311e:	bf00      	nop
 8003120:	3714      	adds	r7, #20
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
	...

0800312c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e264      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d075      	beq.n	8003236 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800314a:	4ba3      	ldr	r3, [pc, #652]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f003 030c 	and.w	r3, r3, #12
 8003152:	2b04      	cmp	r3, #4
 8003154:	d00c      	beq.n	8003170 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003156:	4ba0      	ldr	r3, [pc, #640]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800315e:	2b08      	cmp	r3, #8
 8003160:	d112      	bne.n	8003188 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003162:	4b9d      	ldr	r3, [pc, #628]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800316a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800316e:	d10b      	bne.n	8003188 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003170:	4b99      	ldr	r3, [pc, #612]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d05b      	beq.n	8003234 <HAL_RCC_OscConfig+0x108>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d157      	bne.n	8003234 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e23f      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003190:	d106      	bne.n	80031a0 <HAL_RCC_OscConfig+0x74>
 8003192:	4b91      	ldr	r3, [pc, #580]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a90      	ldr	r2, [pc, #576]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 8003198:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800319c:	6013      	str	r3, [r2, #0]
 800319e:	e01d      	b.n	80031dc <HAL_RCC_OscConfig+0xb0>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031a8:	d10c      	bne.n	80031c4 <HAL_RCC_OscConfig+0x98>
 80031aa:	4b8b      	ldr	r3, [pc, #556]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a8a      	ldr	r2, [pc, #552]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 80031b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031b4:	6013      	str	r3, [r2, #0]
 80031b6:	4b88      	ldr	r3, [pc, #544]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a87      	ldr	r2, [pc, #540]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 80031bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031c0:	6013      	str	r3, [r2, #0]
 80031c2:	e00b      	b.n	80031dc <HAL_RCC_OscConfig+0xb0>
 80031c4:	4b84      	ldr	r3, [pc, #528]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a83      	ldr	r2, [pc, #524]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 80031ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031ce:	6013      	str	r3, [r2, #0]
 80031d0:	4b81      	ldr	r3, [pc, #516]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a80      	ldr	r2, [pc, #512]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 80031d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d013      	beq.n	800320c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e4:	f7ff fcd4 	bl	8002b90 <HAL_GetTick>
 80031e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ea:	e008      	b.n	80031fe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031ec:	f7ff fcd0 	bl	8002b90 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	2b64      	cmp	r3, #100	; 0x64
 80031f8:	d901      	bls.n	80031fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e204      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031fe:	4b76      	ldr	r3, [pc, #472]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d0f0      	beq.n	80031ec <HAL_RCC_OscConfig+0xc0>
 800320a:	e014      	b.n	8003236 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800320c:	f7ff fcc0 	bl	8002b90 <HAL_GetTick>
 8003210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003212:	e008      	b.n	8003226 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003214:	f7ff fcbc 	bl	8002b90 <HAL_GetTick>
 8003218:	4602      	mov	r2, r0
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	2b64      	cmp	r3, #100	; 0x64
 8003220:	d901      	bls.n	8003226 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e1f0      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003226:	4b6c      	ldr	r3, [pc, #432]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1f0      	bne.n	8003214 <HAL_RCC_OscConfig+0xe8>
 8003232:	e000      	b.n	8003236 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003234:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d063      	beq.n	800330a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003242:	4b65      	ldr	r3, [pc, #404]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f003 030c 	and.w	r3, r3, #12
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00b      	beq.n	8003266 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800324e:	4b62      	ldr	r3, [pc, #392]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003256:	2b08      	cmp	r3, #8
 8003258:	d11c      	bne.n	8003294 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800325a:	4b5f      	ldr	r3, [pc, #380]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d116      	bne.n	8003294 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003266:	4b5c      	ldr	r3, [pc, #368]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d005      	beq.n	800327e <HAL_RCC_OscConfig+0x152>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d001      	beq.n	800327e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e1c4      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800327e:	4b56      	ldr	r3, [pc, #344]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	691b      	ldr	r3, [r3, #16]
 800328a:	00db      	lsls	r3, r3, #3
 800328c:	4952      	ldr	r1, [pc, #328]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 800328e:	4313      	orrs	r3, r2
 8003290:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003292:	e03a      	b.n	800330a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d020      	beq.n	80032de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800329c:	4b4f      	ldr	r3, [pc, #316]	; (80033dc <HAL_RCC_OscConfig+0x2b0>)
 800329e:	2201      	movs	r2, #1
 80032a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a2:	f7ff fc75 	bl	8002b90 <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032a8:	e008      	b.n	80032bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032aa:	f7ff fc71 	bl	8002b90 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d901      	bls.n	80032bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e1a5      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032bc:	4b46      	ldr	r3, [pc, #280]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d0f0      	beq.n	80032aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032c8:	4b43      	ldr	r3, [pc, #268]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	00db      	lsls	r3, r3, #3
 80032d6:	4940      	ldr	r1, [pc, #256]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	600b      	str	r3, [r1, #0]
 80032dc:	e015      	b.n	800330a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032de:	4b3f      	ldr	r3, [pc, #252]	; (80033dc <HAL_RCC_OscConfig+0x2b0>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e4:	f7ff fc54 	bl	8002b90 <HAL_GetTick>
 80032e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ea:	e008      	b.n	80032fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032ec:	f7ff fc50 	bl	8002b90 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e184      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032fe:	4b36      	ldr	r3, [pc, #216]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d1f0      	bne.n	80032ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0308 	and.w	r3, r3, #8
 8003312:	2b00      	cmp	r3, #0
 8003314:	d030      	beq.n	8003378 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d016      	beq.n	800334c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800331e:	4b30      	ldr	r3, [pc, #192]	; (80033e0 <HAL_RCC_OscConfig+0x2b4>)
 8003320:	2201      	movs	r2, #1
 8003322:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003324:	f7ff fc34 	bl	8002b90 <HAL_GetTick>
 8003328:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800332a:	e008      	b.n	800333e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800332c:	f7ff fc30 	bl	8002b90 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b02      	cmp	r3, #2
 8003338:	d901      	bls.n	800333e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e164      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800333e:	4b26      	ldr	r3, [pc, #152]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 8003340:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d0f0      	beq.n	800332c <HAL_RCC_OscConfig+0x200>
 800334a:	e015      	b.n	8003378 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800334c:	4b24      	ldr	r3, [pc, #144]	; (80033e0 <HAL_RCC_OscConfig+0x2b4>)
 800334e:	2200      	movs	r2, #0
 8003350:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003352:	f7ff fc1d 	bl	8002b90 <HAL_GetTick>
 8003356:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003358:	e008      	b.n	800336c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800335a:	f7ff fc19 	bl	8002b90 <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	2b02      	cmp	r3, #2
 8003366:	d901      	bls.n	800336c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e14d      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800336c:	4b1a      	ldr	r3, [pc, #104]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 800336e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003370:	f003 0302 	and.w	r3, r3, #2
 8003374:	2b00      	cmp	r3, #0
 8003376:	d1f0      	bne.n	800335a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0304 	and.w	r3, r3, #4
 8003380:	2b00      	cmp	r3, #0
 8003382:	f000 80a0 	beq.w	80034c6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003386:	2300      	movs	r3, #0
 8003388:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800338a:	4b13      	ldr	r3, [pc, #76]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 800338c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d10f      	bne.n	80033b6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003396:	2300      	movs	r3, #0
 8003398:	60bb      	str	r3, [r7, #8]
 800339a:	4b0f      	ldr	r3, [pc, #60]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 800339c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339e:	4a0e      	ldr	r2, [pc, #56]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 80033a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033a4:	6413      	str	r3, [r2, #64]	; 0x40
 80033a6:	4b0c      	ldr	r3, [pc, #48]	; (80033d8 <HAL_RCC_OscConfig+0x2ac>)
 80033a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ae:	60bb      	str	r3, [r7, #8]
 80033b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033b2:	2301      	movs	r3, #1
 80033b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033b6:	4b0b      	ldr	r3, [pc, #44]	; (80033e4 <HAL_RCC_OscConfig+0x2b8>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d121      	bne.n	8003406 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033c2:	4b08      	ldr	r3, [pc, #32]	; (80033e4 <HAL_RCC_OscConfig+0x2b8>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a07      	ldr	r2, [pc, #28]	; (80033e4 <HAL_RCC_OscConfig+0x2b8>)
 80033c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033ce:	f7ff fbdf 	bl	8002b90 <HAL_GetTick>
 80033d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033d4:	e011      	b.n	80033fa <HAL_RCC_OscConfig+0x2ce>
 80033d6:	bf00      	nop
 80033d8:	40023800 	.word	0x40023800
 80033dc:	42470000 	.word	0x42470000
 80033e0:	42470e80 	.word	0x42470e80
 80033e4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033e8:	f7ff fbd2 	bl	8002b90 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e106      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033fa:	4b85      	ldr	r3, [pc, #532]	; (8003610 <HAL_RCC_OscConfig+0x4e4>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003402:	2b00      	cmp	r3, #0
 8003404:	d0f0      	beq.n	80033e8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d106      	bne.n	800341c <HAL_RCC_OscConfig+0x2f0>
 800340e:	4b81      	ldr	r3, [pc, #516]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 8003410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003412:	4a80      	ldr	r2, [pc, #512]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 8003414:	f043 0301 	orr.w	r3, r3, #1
 8003418:	6713      	str	r3, [r2, #112]	; 0x70
 800341a:	e01c      	b.n	8003456 <HAL_RCC_OscConfig+0x32a>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	2b05      	cmp	r3, #5
 8003422:	d10c      	bne.n	800343e <HAL_RCC_OscConfig+0x312>
 8003424:	4b7b      	ldr	r3, [pc, #492]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 8003426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003428:	4a7a      	ldr	r2, [pc, #488]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 800342a:	f043 0304 	orr.w	r3, r3, #4
 800342e:	6713      	str	r3, [r2, #112]	; 0x70
 8003430:	4b78      	ldr	r3, [pc, #480]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 8003432:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003434:	4a77      	ldr	r2, [pc, #476]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 8003436:	f043 0301 	orr.w	r3, r3, #1
 800343a:	6713      	str	r3, [r2, #112]	; 0x70
 800343c:	e00b      	b.n	8003456 <HAL_RCC_OscConfig+0x32a>
 800343e:	4b75      	ldr	r3, [pc, #468]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 8003440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003442:	4a74      	ldr	r2, [pc, #464]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 8003444:	f023 0301 	bic.w	r3, r3, #1
 8003448:	6713      	str	r3, [r2, #112]	; 0x70
 800344a:	4b72      	ldr	r3, [pc, #456]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 800344c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800344e:	4a71      	ldr	r2, [pc, #452]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 8003450:	f023 0304 	bic.w	r3, r3, #4
 8003454:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d015      	beq.n	800348a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800345e:	f7ff fb97 	bl	8002b90 <HAL_GetTick>
 8003462:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003464:	e00a      	b.n	800347c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003466:	f7ff fb93 	bl	8002b90 <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	f241 3288 	movw	r2, #5000	; 0x1388
 8003474:	4293      	cmp	r3, r2
 8003476:	d901      	bls.n	800347c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e0c5      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800347c:	4b65      	ldr	r3, [pc, #404]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 800347e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	2b00      	cmp	r3, #0
 8003486:	d0ee      	beq.n	8003466 <HAL_RCC_OscConfig+0x33a>
 8003488:	e014      	b.n	80034b4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800348a:	f7ff fb81 	bl	8002b90 <HAL_GetTick>
 800348e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003490:	e00a      	b.n	80034a8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003492:	f7ff fb7d 	bl	8002b90 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	f241 3288 	movw	r2, #5000	; 0x1388
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d901      	bls.n	80034a8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e0af      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034a8:	4b5a      	ldr	r3, [pc, #360]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 80034aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ac:	f003 0302 	and.w	r3, r3, #2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d1ee      	bne.n	8003492 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034b4:	7dfb      	ldrb	r3, [r7, #23]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d105      	bne.n	80034c6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ba:	4b56      	ldr	r3, [pc, #344]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 80034bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034be:	4a55      	ldr	r2, [pc, #340]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 80034c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034c4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	699b      	ldr	r3, [r3, #24]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f000 809b 	beq.w	8003606 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034d0:	4b50      	ldr	r3, [pc, #320]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f003 030c 	and.w	r3, r3, #12
 80034d8:	2b08      	cmp	r3, #8
 80034da:	d05c      	beq.n	8003596 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	699b      	ldr	r3, [r3, #24]
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d141      	bne.n	8003568 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034e4:	4b4c      	ldr	r3, [pc, #304]	; (8003618 <HAL_RCC_OscConfig+0x4ec>)
 80034e6:	2200      	movs	r2, #0
 80034e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ea:	f7ff fb51 	bl	8002b90 <HAL_GetTick>
 80034ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034f0:	e008      	b.n	8003504 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034f2:	f7ff fb4d 	bl	8002b90 <HAL_GetTick>
 80034f6:	4602      	mov	r2, r0
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d901      	bls.n	8003504 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003500:	2303      	movs	r3, #3
 8003502:	e081      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003504:	4b43      	ldr	r3, [pc, #268]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800350c:	2b00      	cmp	r3, #0
 800350e:	d1f0      	bne.n	80034f2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	69da      	ldr	r2, [r3, #28]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6a1b      	ldr	r3, [r3, #32]
 8003518:	431a      	orrs	r2, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351e:	019b      	lsls	r3, r3, #6
 8003520:	431a      	orrs	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003526:	085b      	lsrs	r3, r3, #1
 8003528:	3b01      	subs	r3, #1
 800352a:	041b      	lsls	r3, r3, #16
 800352c:	431a      	orrs	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003532:	061b      	lsls	r3, r3, #24
 8003534:	4937      	ldr	r1, [pc, #220]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 8003536:	4313      	orrs	r3, r2
 8003538:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800353a:	4b37      	ldr	r3, [pc, #220]	; (8003618 <HAL_RCC_OscConfig+0x4ec>)
 800353c:	2201      	movs	r2, #1
 800353e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003540:	f7ff fb26 	bl	8002b90 <HAL_GetTick>
 8003544:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003546:	e008      	b.n	800355a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003548:	f7ff fb22 	bl	8002b90 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b02      	cmp	r3, #2
 8003554:	d901      	bls.n	800355a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e056      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800355a:	4b2e      	ldr	r3, [pc, #184]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d0f0      	beq.n	8003548 <HAL_RCC_OscConfig+0x41c>
 8003566:	e04e      	b.n	8003606 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003568:	4b2b      	ldr	r3, [pc, #172]	; (8003618 <HAL_RCC_OscConfig+0x4ec>)
 800356a:	2200      	movs	r2, #0
 800356c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800356e:	f7ff fb0f 	bl	8002b90 <HAL_GetTick>
 8003572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003574:	e008      	b.n	8003588 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003576:	f7ff fb0b 	bl	8002b90 <HAL_GetTick>
 800357a:	4602      	mov	r2, r0
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	2b02      	cmp	r3, #2
 8003582:	d901      	bls.n	8003588 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e03f      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003588:	4b22      	ldr	r3, [pc, #136]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d1f0      	bne.n	8003576 <HAL_RCC_OscConfig+0x44a>
 8003594:	e037      	b.n	8003606 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	699b      	ldr	r3, [r3, #24]
 800359a:	2b01      	cmp	r3, #1
 800359c:	d101      	bne.n	80035a2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e032      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035a2:	4b1c      	ldr	r3, [pc, #112]	; (8003614 <HAL_RCC_OscConfig+0x4e8>)
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	699b      	ldr	r3, [r3, #24]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d028      	beq.n	8003602 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d121      	bne.n	8003602 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d11a      	bne.n	8003602 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035cc:	68fa      	ldr	r2, [r7, #12]
 80035ce:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80035d2:	4013      	ands	r3, r2
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80035d8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035da:	4293      	cmp	r3, r2
 80035dc:	d111      	bne.n	8003602 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e8:	085b      	lsrs	r3, r3, #1
 80035ea:	3b01      	subs	r3, #1
 80035ec:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d107      	bne.n	8003602 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035fc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035fe:	429a      	cmp	r2, r3
 8003600:	d001      	beq.n	8003606 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e000      	b.n	8003608 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	3718      	adds	r7, #24
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	40007000 	.word	0x40007000
 8003614:	40023800 	.word	0x40023800
 8003618:	42470060 	.word	0x42470060

0800361c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d101      	bne.n	8003630 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e0cc      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003630:	4b68      	ldr	r3, [pc, #416]	; (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0307 	and.w	r3, r3, #7
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	429a      	cmp	r2, r3
 800363c:	d90c      	bls.n	8003658 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800363e:	4b65      	ldr	r3, [pc, #404]	; (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003640:	683a      	ldr	r2, [r7, #0]
 8003642:	b2d2      	uxtb	r2, r2
 8003644:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003646:	4b63      	ldr	r3, [pc, #396]	; (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0307 	and.w	r3, r3, #7
 800364e:	683a      	ldr	r2, [r7, #0]
 8003650:	429a      	cmp	r2, r3
 8003652:	d001      	beq.n	8003658 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e0b8      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d020      	beq.n	80036a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0304 	and.w	r3, r3, #4
 800366c:	2b00      	cmp	r3, #0
 800366e:	d005      	beq.n	800367c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003670:	4b59      	ldr	r3, [pc, #356]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	4a58      	ldr	r2, [pc, #352]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003676:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800367a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0308 	and.w	r3, r3, #8
 8003684:	2b00      	cmp	r3, #0
 8003686:	d005      	beq.n	8003694 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003688:	4b53      	ldr	r3, [pc, #332]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	4a52      	ldr	r2, [pc, #328]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 800368e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003692:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003694:	4b50      	ldr	r3, [pc, #320]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	494d      	ldr	r1, [pc, #308]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d044      	beq.n	800373c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d107      	bne.n	80036ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ba:	4b47      	ldr	r3, [pc, #284]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d119      	bne.n	80036fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e07f      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d003      	beq.n	80036da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036d6:	2b03      	cmp	r3, #3
 80036d8:	d107      	bne.n	80036ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036da:	4b3f      	ldr	r3, [pc, #252]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d109      	bne.n	80036fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e06f      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ea:	4b3b      	ldr	r3, [pc, #236]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d101      	bne.n	80036fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e067      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036fa:	4b37      	ldr	r3, [pc, #220]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f023 0203 	bic.w	r2, r3, #3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	4934      	ldr	r1, [pc, #208]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003708:	4313      	orrs	r3, r2
 800370a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800370c:	f7ff fa40 	bl	8002b90 <HAL_GetTick>
 8003710:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003712:	e00a      	b.n	800372a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003714:	f7ff fa3c 	bl	8002b90 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003722:	4293      	cmp	r3, r2
 8003724:	d901      	bls.n	800372a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e04f      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800372a:	4b2b      	ldr	r3, [pc, #172]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	f003 020c 	and.w	r2, r3, #12
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	429a      	cmp	r2, r3
 800373a:	d1eb      	bne.n	8003714 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800373c:	4b25      	ldr	r3, [pc, #148]	; (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0307 	and.w	r3, r3, #7
 8003744:	683a      	ldr	r2, [r7, #0]
 8003746:	429a      	cmp	r2, r3
 8003748:	d20c      	bcs.n	8003764 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800374a:	4b22      	ldr	r3, [pc, #136]	; (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 800374c:	683a      	ldr	r2, [r7, #0]
 800374e:	b2d2      	uxtb	r2, r2
 8003750:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003752:	4b20      	ldr	r3, [pc, #128]	; (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0307 	and.w	r3, r3, #7
 800375a:	683a      	ldr	r2, [r7, #0]
 800375c:	429a      	cmp	r2, r3
 800375e:	d001      	beq.n	8003764 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e032      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	2b00      	cmp	r3, #0
 800376e:	d008      	beq.n	8003782 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003770:	4b19      	ldr	r3, [pc, #100]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	4916      	ldr	r1, [pc, #88]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 800377e:	4313      	orrs	r3, r2
 8003780:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0308 	and.w	r3, r3, #8
 800378a:	2b00      	cmp	r3, #0
 800378c:	d009      	beq.n	80037a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800378e:	4b12      	ldr	r3, [pc, #72]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	00db      	lsls	r3, r3, #3
 800379c:	490e      	ldr	r1, [pc, #56]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80037a2:	f000 f821 	bl	80037e8 <HAL_RCC_GetSysClockFreq>
 80037a6:	4602      	mov	r2, r0
 80037a8:	4b0b      	ldr	r3, [pc, #44]	; (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	091b      	lsrs	r3, r3, #4
 80037ae:	f003 030f 	and.w	r3, r3, #15
 80037b2:	490a      	ldr	r1, [pc, #40]	; (80037dc <HAL_RCC_ClockConfig+0x1c0>)
 80037b4:	5ccb      	ldrb	r3, [r1, r3]
 80037b6:	fa22 f303 	lsr.w	r3, r2, r3
 80037ba:	4a09      	ldr	r2, [pc, #36]	; (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 80037bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80037be:	4b09      	ldr	r3, [pc, #36]	; (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7ff f9a0 	bl	8002b08 <HAL_InitTick>

  return HAL_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3710      	adds	r7, #16
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	40023c00 	.word	0x40023c00
 80037d8:	40023800 	.word	0x40023800
 80037dc:	080075a0 	.word	0x080075a0
 80037e0:	20000000 	.word	0x20000000
 80037e4:	20000004 	.word	0x20000004

080037e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037e8:	b5b0      	push	{r4, r5, r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80037ee:	2100      	movs	r1, #0
 80037f0:	6079      	str	r1, [r7, #4]
 80037f2:	2100      	movs	r1, #0
 80037f4:	60f9      	str	r1, [r7, #12]
 80037f6:	2100      	movs	r1, #0
 80037f8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80037fa:	2100      	movs	r1, #0
 80037fc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037fe:	4952      	ldr	r1, [pc, #328]	; (8003948 <HAL_RCC_GetSysClockFreq+0x160>)
 8003800:	6889      	ldr	r1, [r1, #8]
 8003802:	f001 010c 	and.w	r1, r1, #12
 8003806:	2908      	cmp	r1, #8
 8003808:	d00d      	beq.n	8003826 <HAL_RCC_GetSysClockFreq+0x3e>
 800380a:	2908      	cmp	r1, #8
 800380c:	f200 8094 	bhi.w	8003938 <HAL_RCC_GetSysClockFreq+0x150>
 8003810:	2900      	cmp	r1, #0
 8003812:	d002      	beq.n	800381a <HAL_RCC_GetSysClockFreq+0x32>
 8003814:	2904      	cmp	r1, #4
 8003816:	d003      	beq.n	8003820 <HAL_RCC_GetSysClockFreq+0x38>
 8003818:	e08e      	b.n	8003938 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800381a:	4b4c      	ldr	r3, [pc, #304]	; (800394c <HAL_RCC_GetSysClockFreq+0x164>)
 800381c:	60bb      	str	r3, [r7, #8]
       break;
 800381e:	e08e      	b.n	800393e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003820:	4b4b      	ldr	r3, [pc, #300]	; (8003950 <HAL_RCC_GetSysClockFreq+0x168>)
 8003822:	60bb      	str	r3, [r7, #8]
      break;
 8003824:	e08b      	b.n	800393e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003826:	4948      	ldr	r1, [pc, #288]	; (8003948 <HAL_RCC_GetSysClockFreq+0x160>)
 8003828:	6849      	ldr	r1, [r1, #4]
 800382a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800382e:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003830:	4945      	ldr	r1, [pc, #276]	; (8003948 <HAL_RCC_GetSysClockFreq+0x160>)
 8003832:	6849      	ldr	r1, [r1, #4]
 8003834:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003838:	2900      	cmp	r1, #0
 800383a:	d024      	beq.n	8003886 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800383c:	4942      	ldr	r1, [pc, #264]	; (8003948 <HAL_RCC_GetSysClockFreq+0x160>)
 800383e:	6849      	ldr	r1, [r1, #4]
 8003840:	0989      	lsrs	r1, r1, #6
 8003842:	4608      	mov	r0, r1
 8003844:	f04f 0100 	mov.w	r1, #0
 8003848:	f240 14ff 	movw	r4, #511	; 0x1ff
 800384c:	f04f 0500 	mov.w	r5, #0
 8003850:	ea00 0204 	and.w	r2, r0, r4
 8003854:	ea01 0305 	and.w	r3, r1, r5
 8003858:	493d      	ldr	r1, [pc, #244]	; (8003950 <HAL_RCC_GetSysClockFreq+0x168>)
 800385a:	fb01 f003 	mul.w	r0, r1, r3
 800385e:	2100      	movs	r1, #0
 8003860:	fb01 f102 	mul.w	r1, r1, r2
 8003864:	1844      	adds	r4, r0, r1
 8003866:	493a      	ldr	r1, [pc, #232]	; (8003950 <HAL_RCC_GetSysClockFreq+0x168>)
 8003868:	fba2 0101 	umull	r0, r1, r2, r1
 800386c:	1863      	adds	r3, r4, r1
 800386e:	4619      	mov	r1, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	461a      	mov	r2, r3
 8003874:	f04f 0300 	mov.w	r3, #0
 8003878:	f7fd f99e 	bl	8000bb8 <__aeabi_uldivmod>
 800387c:	4602      	mov	r2, r0
 800387e:	460b      	mov	r3, r1
 8003880:	4613      	mov	r3, r2
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	e04a      	b.n	800391c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003886:	4b30      	ldr	r3, [pc, #192]	; (8003948 <HAL_RCC_GetSysClockFreq+0x160>)
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	099b      	lsrs	r3, r3, #6
 800388c:	461a      	mov	r2, r3
 800388e:	f04f 0300 	mov.w	r3, #0
 8003892:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003896:	f04f 0100 	mov.w	r1, #0
 800389a:	ea02 0400 	and.w	r4, r2, r0
 800389e:	ea03 0501 	and.w	r5, r3, r1
 80038a2:	4620      	mov	r0, r4
 80038a4:	4629      	mov	r1, r5
 80038a6:	f04f 0200 	mov.w	r2, #0
 80038aa:	f04f 0300 	mov.w	r3, #0
 80038ae:	014b      	lsls	r3, r1, #5
 80038b0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80038b4:	0142      	lsls	r2, r0, #5
 80038b6:	4610      	mov	r0, r2
 80038b8:	4619      	mov	r1, r3
 80038ba:	1b00      	subs	r0, r0, r4
 80038bc:	eb61 0105 	sbc.w	r1, r1, r5
 80038c0:	f04f 0200 	mov.w	r2, #0
 80038c4:	f04f 0300 	mov.w	r3, #0
 80038c8:	018b      	lsls	r3, r1, #6
 80038ca:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80038ce:	0182      	lsls	r2, r0, #6
 80038d0:	1a12      	subs	r2, r2, r0
 80038d2:	eb63 0301 	sbc.w	r3, r3, r1
 80038d6:	f04f 0000 	mov.w	r0, #0
 80038da:	f04f 0100 	mov.w	r1, #0
 80038de:	00d9      	lsls	r1, r3, #3
 80038e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80038e4:	00d0      	lsls	r0, r2, #3
 80038e6:	4602      	mov	r2, r0
 80038e8:	460b      	mov	r3, r1
 80038ea:	1912      	adds	r2, r2, r4
 80038ec:	eb45 0303 	adc.w	r3, r5, r3
 80038f0:	f04f 0000 	mov.w	r0, #0
 80038f4:	f04f 0100 	mov.w	r1, #0
 80038f8:	0299      	lsls	r1, r3, #10
 80038fa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80038fe:	0290      	lsls	r0, r2, #10
 8003900:	4602      	mov	r2, r0
 8003902:	460b      	mov	r3, r1
 8003904:	4610      	mov	r0, r2
 8003906:	4619      	mov	r1, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	461a      	mov	r2, r3
 800390c:	f04f 0300 	mov.w	r3, #0
 8003910:	f7fd f952 	bl	8000bb8 <__aeabi_uldivmod>
 8003914:	4602      	mov	r2, r0
 8003916:	460b      	mov	r3, r1
 8003918:	4613      	mov	r3, r2
 800391a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800391c:	4b0a      	ldr	r3, [pc, #40]	; (8003948 <HAL_RCC_GetSysClockFreq+0x160>)
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	0c1b      	lsrs	r3, r3, #16
 8003922:	f003 0303 	and.w	r3, r3, #3
 8003926:	3301      	adds	r3, #1
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800392c:	68fa      	ldr	r2, [r7, #12]
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	fbb2 f3f3 	udiv	r3, r2, r3
 8003934:	60bb      	str	r3, [r7, #8]
      break;
 8003936:	e002      	b.n	800393e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003938:	4b04      	ldr	r3, [pc, #16]	; (800394c <HAL_RCC_GetSysClockFreq+0x164>)
 800393a:	60bb      	str	r3, [r7, #8]
      break;
 800393c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800393e:	68bb      	ldr	r3, [r7, #8]
}
 8003940:	4618      	mov	r0, r3
 8003942:	3710      	adds	r7, #16
 8003944:	46bd      	mov	sp, r7
 8003946:	bdb0      	pop	{r4, r5, r7, pc}
 8003948:	40023800 	.word	0x40023800
 800394c:	00f42400 	.word	0x00f42400
 8003950:	017d7840 	.word	0x017d7840

08003954 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d101      	bne.n	8003966 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e07b      	b.n	8003a5e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396a:	2b00      	cmp	r3, #0
 800396c:	d108      	bne.n	8003980 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003976:	d009      	beq.n	800398c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	61da      	str	r2, [r3, #28]
 800397e:	e005      	b.n	800398c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003998:	b2db      	uxtb	r3, r3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d106      	bne.n	80039ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f7fe fef0 	bl	800278c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2202      	movs	r2, #2
 80039b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039c2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80039d4:	431a      	orrs	r2, r3
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039de:	431a      	orrs	r2, r3
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	691b      	ldr	r3, [r3, #16]
 80039e4:	f003 0302 	and.w	r3, r3, #2
 80039e8:	431a      	orrs	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	431a      	orrs	r2, r3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039fc:	431a      	orrs	r2, r3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	69db      	ldr	r3, [r3, #28]
 8003a02:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6a1b      	ldr	r3, [r3, #32]
 8003a0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a10:	ea42 0103 	orr.w	r1, r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a18:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	430a      	orrs	r2, r1
 8003a22:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	0c1b      	lsrs	r3, r3, #16
 8003a2a:	f003 0104 	and.w	r1, r3, #4
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a32:	f003 0210 	and.w	r2, r3, #16
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	430a      	orrs	r2, r1
 8003a3c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	69da      	ldr	r2, [r3, #28]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a4c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3708      	adds	r7, #8
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}

08003a66 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b088      	sub	sp, #32
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	60f8      	str	r0, [r7, #12]
 8003a6e:	60b9      	str	r1, [r7, #8]
 8003a70:	603b      	str	r3, [r7, #0]
 8003a72:	4613      	mov	r3, r2
 8003a74:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003a76:	2300      	movs	r3, #0
 8003a78:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d101      	bne.n	8003a88 <HAL_SPI_Transmit+0x22>
 8003a84:	2302      	movs	r3, #2
 8003a86:	e126      	b.n	8003cd6 <HAL_SPI_Transmit+0x270>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a90:	f7ff f87e 	bl	8002b90 <HAL_GetTick>
 8003a94:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003a96:	88fb      	ldrh	r3, [r7, #6]
 8003a98:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d002      	beq.n	8003aac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003aa6:	2302      	movs	r3, #2
 8003aa8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003aaa:	e10b      	b.n	8003cc4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d002      	beq.n	8003ab8 <HAL_SPI_Transmit+0x52>
 8003ab2:	88fb      	ldrh	r3, [r7, #6]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d102      	bne.n	8003abe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003abc:	e102      	b.n	8003cc4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2203      	movs	r2, #3
 8003ac2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	68ba      	ldr	r2, [r7, #8]
 8003ad0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	88fa      	ldrh	r2, [r7, #6]
 8003ad6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	88fa      	ldrh	r2, [r7, #6]
 8003adc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2200      	movs	r2, #0
 8003af4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2200      	movs	r2, #0
 8003afa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b04:	d10f      	bne.n	8003b26 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b14:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b24:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b30:	2b40      	cmp	r3, #64	; 0x40
 8003b32:	d007      	beq.n	8003b44 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b42:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b4c:	d14b      	bne.n	8003be6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d002      	beq.n	8003b5c <HAL_SPI_Transmit+0xf6>
 8003b56:	8afb      	ldrh	r3, [r7, #22]
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d13e      	bne.n	8003bda <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b60:	881a      	ldrh	r2, [r3, #0]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6c:	1c9a      	adds	r2, r3, #2
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	3b01      	subs	r3, #1
 8003b7a:	b29a      	uxth	r2, r3
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b80:	e02b      	b.n	8003bda <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	f003 0302 	and.w	r3, r3, #2
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d112      	bne.n	8003bb6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b94:	881a      	ldrh	r2, [r3, #0]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba0:	1c9a      	adds	r2, r3, #2
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	3b01      	subs	r3, #1
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	86da      	strh	r2, [r3, #54]	; 0x36
 8003bb4:	e011      	b.n	8003bda <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bb6:	f7fe ffeb 	bl	8002b90 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	69bb      	ldr	r3, [r7, #24]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	683a      	ldr	r2, [r7, #0]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d803      	bhi.n	8003bce <HAL_SPI_Transmit+0x168>
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bcc:	d102      	bne.n	8003bd4 <HAL_SPI_Transmit+0x16e>
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d102      	bne.n	8003bda <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003bd8:	e074      	b.n	8003cc4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d1ce      	bne.n	8003b82 <HAL_SPI_Transmit+0x11c>
 8003be4:	e04c      	b.n	8003c80 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d002      	beq.n	8003bf4 <HAL_SPI_Transmit+0x18e>
 8003bee:	8afb      	ldrh	r3, [r7, #22]
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d140      	bne.n	8003c76 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	330c      	adds	r3, #12
 8003bfe:	7812      	ldrb	r2, [r2, #0]
 8003c00:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c06:	1c5a      	adds	r2, r3, #1
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	3b01      	subs	r3, #1
 8003c14:	b29a      	uxth	r2, r3
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003c1a:	e02c      	b.n	8003c76 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d113      	bne.n	8003c52 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	330c      	adds	r3, #12
 8003c34:	7812      	ldrb	r2, [r2, #0]
 8003c36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3c:	1c5a      	adds	r2, r3, #1
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	3b01      	subs	r3, #1
 8003c4a:	b29a      	uxth	r2, r3
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	86da      	strh	r2, [r3, #54]	; 0x36
 8003c50:	e011      	b.n	8003c76 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c52:	f7fe ff9d 	bl	8002b90 <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	683a      	ldr	r2, [r7, #0]
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d803      	bhi.n	8003c6a <HAL_SPI_Transmit+0x204>
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c68:	d102      	bne.n	8003c70 <HAL_SPI_Transmit+0x20a>
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d102      	bne.n	8003c76 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003c70:	2303      	movs	r3, #3
 8003c72:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003c74:	e026      	b.n	8003cc4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d1cd      	bne.n	8003c1c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	6839      	ldr	r1, [r7, #0]
 8003c84:	68f8      	ldr	r0, [r7, #12]
 8003c86:	f000 f8b3 	bl	8003df0 <SPI_EndRxTxTransaction>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d002      	beq.n	8003c96 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2220      	movs	r2, #32
 8003c94:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d10a      	bne.n	8003cb4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	613b      	str	r3, [r7, #16]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	613b      	str	r3, [r7, #16]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	613b      	str	r3, [r7, #16]
 8003cb2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d002      	beq.n	8003cc2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	77fb      	strb	r3, [r7, #31]
 8003cc0:	e000      	b.n	8003cc4 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003cc2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003cd4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3720      	adds	r7, #32
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b088      	sub	sp, #32
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	603b      	str	r3, [r7, #0]
 8003cec:	4613      	mov	r3, r2
 8003cee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003cf0:	f7fe ff4e 	bl	8002b90 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cf8:	1a9b      	subs	r3, r3, r2
 8003cfa:	683a      	ldr	r2, [r7, #0]
 8003cfc:	4413      	add	r3, r2
 8003cfe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d00:	f7fe ff46 	bl	8002b90 <HAL_GetTick>
 8003d04:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d06:	4b39      	ldr	r3, [pc, #228]	; (8003dec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	015b      	lsls	r3, r3, #5
 8003d0c:	0d1b      	lsrs	r3, r3, #20
 8003d0e:	69fa      	ldr	r2, [r7, #28]
 8003d10:	fb02 f303 	mul.w	r3, r2, r3
 8003d14:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d16:	e054      	b.n	8003dc2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d1e:	d050      	beq.n	8003dc2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d20:	f7fe ff36 	bl	8002b90 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	69bb      	ldr	r3, [r7, #24]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	69fa      	ldr	r2, [r7, #28]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d902      	bls.n	8003d36 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d13d      	bne.n	8003db2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003d44:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d4e:	d111      	bne.n	8003d74 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d58:	d004      	beq.n	8003d64 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d62:	d107      	bne.n	8003d74 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d7c:	d10f      	bne.n	8003d9e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d8c:	601a      	str	r2, [r3, #0]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2201      	movs	r2, #1
 8003da2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e017      	b.n	8003de2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d101      	bne.n	8003dbc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003db8:	2300      	movs	r3, #0
 8003dba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	689a      	ldr	r2, [r3, #8]
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	4013      	ands	r3, r2
 8003dcc:	68ba      	ldr	r2, [r7, #8]
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	bf0c      	ite	eq
 8003dd2:	2301      	moveq	r3, #1
 8003dd4:	2300      	movne	r3, #0
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	461a      	mov	r2, r3
 8003dda:	79fb      	ldrb	r3, [r7, #7]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d19b      	bne.n	8003d18 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3720      	adds	r7, #32
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	bf00      	nop
 8003dec:	20000000 	.word	0x20000000

08003df0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b088      	sub	sp, #32
 8003df4:	af02      	add	r7, sp, #8
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003dfc:	4b1b      	ldr	r3, [pc, #108]	; (8003e6c <SPI_EndRxTxTransaction+0x7c>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a1b      	ldr	r2, [pc, #108]	; (8003e70 <SPI_EndRxTxTransaction+0x80>)
 8003e02:	fba2 2303 	umull	r2, r3, r2, r3
 8003e06:	0d5b      	lsrs	r3, r3, #21
 8003e08:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003e0c:	fb02 f303 	mul.w	r3, r2, r3
 8003e10:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e1a:	d112      	bne.n	8003e42 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	9300      	str	r3, [sp, #0]
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	2200      	movs	r2, #0
 8003e24:	2180      	movs	r1, #128	; 0x80
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	f7ff ff5a 	bl	8003ce0 <SPI_WaitFlagStateUntilTimeout>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d016      	beq.n	8003e60 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e36:	f043 0220 	orr.w	r2, r3, #32
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e00f      	b.n	8003e62 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d00a      	beq.n	8003e5e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	3b01      	subs	r3, #1
 8003e4c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e58:	2b80      	cmp	r3, #128	; 0x80
 8003e5a:	d0f2      	beq.n	8003e42 <SPI_EndRxTxTransaction+0x52>
 8003e5c:	e000      	b.n	8003e60 <SPI_EndRxTxTransaction+0x70>
        break;
 8003e5e:	bf00      	nop
  }

  return HAL_OK;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3718      	adds	r7, #24
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	20000000 	.word	0x20000000
 8003e70:	165e9f81 	.word	0x165e9f81

08003e74 <__errno>:
 8003e74:	4b01      	ldr	r3, [pc, #4]	; (8003e7c <__errno+0x8>)
 8003e76:	6818      	ldr	r0, [r3, #0]
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	2000000c 	.word	0x2000000c

08003e80 <__libc_init_array>:
 8003e80:	b570      	push	{r4, r5, r6, lr}
 8003e82:	4d0d      	ldr	r5, [pc, #52]	; (8003eb8 <__libc_init_array+0x38>)
 8003e84:	4c0d      	ldr	r4, [pc, #52]	; (8003ebc <__libc_init_array+0x3c>)
 8003e86:	1b64      	subs	r4, r4, r5
 8003e88:	10a4      	asrs	r4, r4, #2
 8003e8a:	2600      	movs	r6, #0
 8003e8c:	42a6      	cmp	r6, r4
 8003e8e:	d109      	bne.n	8003ea4 <__libc_init_array+0x24>
 8003e90:	4d0b      	ldr	r5, [pc, #44]	; (8003ec0 <__libc_init_array+0x40>)
 8003e92:	4c0c      	ldr	r4, [pc, #48]	; (8003ec4 <__libc_init_array+0x44>)
 8003e94:	f003 f9be 	bl	8007214 <_init>
 8003e98:	1b64      	subs	r4, r4, r5
 8003e9a:	10a4      	asrs	r4, r4, #2
 8003e9c:	2600      	movs	r6, #0
 8003e9e:	42a6      	cmp	r6, r4
 8003ea0:	d105      	bne.n	8003eae <__libc_init_array+0x2e>
 8003ea2:	bd70      	pop	{r4, r5, r6, pc}
 8003ea4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ea8:	4798      	blx	r3
 8003eaa:	3601      	adds	r6, #1
 8003eac:	e7ee      	b.n	8003e8c <__libc_init_array+0xc>
 8003eae:	f855 3b04 	ldr.w	r3, [r5], #4
 8003eb2:	4798      	blx	r3
 8003eb4:	3601      	adds	r6, #1
 8003eb6:	e7f2      	b.n	8003e9e <__libc_init_array+0x1e>
 8003eb8:	080079d4 	.word	0x080079d4
 8003ebc:	080079d4 	.word	0x080079d4
 8003ec0:	080079d4 	.word	0x080079d4
 8003ec4:	080079d8 	.word	0x080079d8

08003ec8 <memcpy>:
 8003ec8:	440a      	add	r2, r1
 8003eca:	4291      	cmp	r1, r2
 8003ecc:	f100 33ff 	add.w	r3, r0, #4294967295
 8003ed0:	d100      	bne.n	8003ed4 <memcpy+0xc>
 8003ed2:	4770      	bx	lr
 8003ed4:	b510      	push	{r4, lr}
 8003ed6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003eda:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ede:	4291      	cmp	r1, r2
 8003ee0:	d1f9      	bne.n	8003ed6 <memcpy+0xe>
 8003ee2:	bd10      	pop	{r4, pc}

08003ee4 <memset>:
 8003ee4:	4402      	add	r2, r0
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d100      	bne.n	8003eee <memset+0xa>
 8003eec:	4770      	bx	lr
 8003eee:	f803 1b01 	strb.w	r1, [r3], #1
 8003ef2:	e7f9      	b.n	8003ee8 <memset+0x4>

08003ef4 <__cvt>:
 8003ef4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ef8:	ec55 4b10 	vmov	r4, r5, d0
 8003efc:	2d00      	cmp	r5, #0
 8003efe:	460e      	mov	r6, r1
 8003f00:	4619      	mov	r1, r3
 8003f02:	462b      	mov	r3, r5
 8003f04:	bfbb      	ittet	lt
 8003f06:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003f0a:	461d      	movlt	r5, r3
 8003f0c:	2300      	movge	r3, #0
 8003f0e:	232d      	movlt	r3, #45	; 0x2d
 8003f10:	700b      	strb	r3, [r1, #0]
 8003f12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f14:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003f18:	4691      	mov	r9, r2
 8003f1a:	f023 0820 	bic.w	r8, r3, #32
 8003f1e:	bfbc      	itt	lt
 8003f20:	4622      	movlt	r2, r4
 8003f22:	4614      	movlt	r4, r2
 8003f24:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f28:	d005      	beq.n	8003f36 <__cvt+0x42>
 8003f2a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003f2e:	d100      	bne.n	8003f32 <__cvt+0x3e>
 8003f30:	3601      	adds	r6, #1
 8003f32:	2102      	movs	r1, #2
 8003f34:	e000      	b.n	8003f38 <__cvt+0x44>
 8003f36:	2103      	movs	r1, #3
 8003f38:	ab03      	add	r3, sp, #12
 8003f3a:	9301      	str	r3, [sp, #4]
 8003f3c:	ab02      	add	r3, sp, #8
 8003f3e:	9300      	str	r3, [sp, #0]
 8003f40:	ec45 4b10 	vmov	d0, r4, r5
 8003f44:	4653      	mov	r3, sl
 8003f46:	4632      	mov	r2, r6
 8003f48:	f000 fe76 	bl	8004c38 <_dtoa_r>
 8003f4c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003f50:	4607      	mov	r7, r0
 8003f52:	d102      	bne.n	8003f5a <__cvt+0x66>
 8003f54:	f019 0f01 	tst.w	r9, #1
 8003f58:	d022      	beq.n	8003fa0 <__cvt+0xac>
 8003f5a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f5e:	eb07 0906 	add.w	r9, r7, r6
 8003f62:	d110      	bne.n	8003f86 <__cvt+0x92>
 8003f64:	783b      	ldrb	r3, [r7, #0]
 8003f66:	2b30      	cmp	r3, #48	; 0x30
 8003f68:	d10a      	bne.n	8003f80 <__cvt+0x8c>
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	4620      	mov	r0, r4
 8003f70:	4629      	mov	r1, r5
 8003f72:	f7fc fdb1 	bl	8000ad8 <__aeabi_dcmpeq>
 8003f76:	b918      	cbnz	r0, 8003f80 <__cvt+0x8c>
 8003f78:	f1c6 0601 	rsb	r6, r6, #1
 8003f7c:	f8ca 6000 	str.w	r6, [sl]
 8003f80:	f8da 3000 	ldr.w	r3, [sl]
 8003f84:	4499      	add	r9, r3
 8003f86:	2200      	movs	r2, #0
 8003f88:	2300      	movs	r3, #0
 8003f8a:	4620      	mov	r0, r4
 8003f8c:	4629      	mov	r1, r5
 8003f8e:	f7fc fda3 	bl	8000ad8 <__aeabi_dcmpeq>
 8003f92:	b108      	cbz	r0, 8003f98 <__cvt+0xa4>
 8003f94:	f8cd 900c 	str.w	r9, [sp, #12]
 8003f98:	2230      	movs	r2, #48	; 0x30
 8003f9a:	9b03      	ldr	r3, [sp, #12]
 8003f9c:	454b      	cmp	r3, r9
 8003f9e:	d307      	bcc.n	8003fb0 <__cvt+0xbc>
 8003fa0:	9b03      	ldr	r3, [sp, #12]
 8003fa2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003fa4:	1bdb      	subs	r3, r3, r7
 8003fa6:	4638      	mov	r0, r7
 8003fa8:	6013      	str	r3, [r2, #0]
 8003faa:	b004      	add	sp, #16
 8003fac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fb0:	1c59      	adds	r1, r3, #1
 8003fb2:	9103      	str	r1, [sp, #12]
 8003fb4:	701a      	strb	r2, [r3, #0]
 8003fb6:	e7f0      	b.n	8003f9a <__cvt+0xa6>

08003fb8 <__exponent>:
 8003fb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2900      	cmp	r1, #0
 8003fbe:	bfb8      	it	lt
 8003fc0:	4249      	neglt	r1, r1
 8003fc2:	f803 2b02 	strb.w	r2, [r3], #2
 8003fc6:	bfb4      	ite	lt
 8003fc8:	222d      	movlt	r2, #45	; 0x2d
 8003fca:	222b      	movge	r2, #43	; 0x2b
 8003fcc:	2909      	cmp	r1, #9
 8003fce:	7042      	strb	r2, [r0, #1]
 8003fd0:	dd2a      	ble.n	8004028 <__exponent+0x70>
 8003fd2:	f10d 0407 	add.w	r4, sp, #7
 8003fd6:	46a4      	mov	ip, r4
 8003fd8:	270a      	movs	r7, #10
 8003fda:	46a6      	mov	lr, r4
 8003fdc:	460a      	mov	r2, r1
 8003fde:	fb91 f6f7 	sdiv	r6, r1, r7
 8003fe2:	fb07 1516 	mls	r5, r7, r6, r1
 8003fe6:	3530      	adds	r5, #48	; 0x30
 8003fe8:	2a63      	cmp	r2, #99	; 0x63
 8003fea:	f104 34ff 	add.w	r4, r4, #4294967295
 8003fee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003ff2:	4631      	mov	r1, r6
 8003ff4:	dcf1      	bgt.n	8003fda <__exponent+0x22>
 8003ff6:	3130      	adds	r1, #48	; 0x30
 8003ff8:	f1ae 0502 	sub.w	r5, lr, #2
 8003ffc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004000:	1c44      	adds	r4, r0, #1
 8004002:	4629      	mov	r1, r5
 8004004:	4561      	cmp	r1, ip
 8004006:	d30a      	bcc.n	800401e <__exponent+0x66>
 8004008:	f10d 0209 	add.w	r2, sp, #9
 800400c:	eba2 020e 	sub.w	r2, r2, lr
 8004010:	4565      	cmp	r5, ip
 8004012:	bf88      	it	hi
 8004014:	2200      	movhi	r2, #0
 8004016:	4413      	add	r3, r2
 8004018:	1a18      	subs	r0, r3, r0
 800401a:	b003      	add	sp, #12
 800401c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800401e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004022:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004026:	e7ed      	b.n	8004004 <__exponent+0x4c>
 8004028:	2330      	movs	r3, #48	; 0x30
 800402a:	3130      	adds	r1, #48	; 0x30
 800402c:	7083      	strb	r3, [r0, #2]
 800402e:	70c1      	strb	r1, [r0, #3]
 8004030:	1d03      	adds	r3, r0, #4
 8004032:	e7f1      	b.n	8004018 <__exponent+0x60>

08004034 <_printf_float>:
 8004034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004038:	ed2d 8b02 	vpush	{d8}
 800403c:	b08d      	sub	sp, #52	; 0x34
 800403e:	460c      	mov	r4, r1
 8004040:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004044:	4616      	mov	r6, r2
 8004046:	461f      	mov	r7, r3
 8004048:	4605      	mov	r5, r0
 800404a:	f001 fbe1 	bl	8005810 <_localeconv_r>
 800404e:	f8d0 a000 	ldr.w	sl, [r0]
 8004052:	4650      	mov	r0, sl
 8004054:	f7fc f8c4 	bl	80001e0 <strlen>
 8004058:	2300      	movs	r3, #0
 800405a:	930a      	str	r3, [sp, #40]	; 0x28
 800405c:	6823      	ldr	r3, [r4, #0]
 800405e:	9305      	str	r3, [sp, #20]
 8004060:	f8d8 3000 	ldr.w	r3, [r8]
 8004064:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004068:	3307      	adds	r3, #7
 800406a:	f023 0307 	bic.w	r3, r3, #7
 800406e:	f103 0208 	add.w	r2, r3, #8
 8004072:	f8c8 2000 	str.w	r2, [r8]
 8004076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800407a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800407e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004082:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004086:	9307      	str	r3, [sp, #28]
 8004088:	f8cd 8018 	str.w	r8, [sp, #24]
 800408c:	ee08 0a10 	vmov	s16, r0
 8004090:	4b9f      	ldr	r3, [pc, #636]	; (8004310 <_printf_float+0x2dc>)
 8004092:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004096:	f04f 32ff 	mov.w	r2, #4294967295
 800409a:	f7fc fd4f 	bl	8000b3c <__aeabi_dcmpun>
 800409e:	bb88      	cbnz	r0, 8004104 <_printf_float+0xd0>
 80040a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80040a4:	4b9a      	ldr	r3, [pc, #616]	; (8004310 <_printf_float+0x2dc>)
 80040a6:	f04f 32ff 	mov.w	r2, #4294967295
 80040aa:	f7fc fd29 	bl	8000b00 <__aeabi_dcmple>
 80040ae:	bb48      	cbnz	r0, 8004104 <_printf_float+0xd0>
 80040b0:	2200      	movs	r2, #0
 80040b2:	2300      	movs	r3, #0
 80040b4:	4640      	mov	r0, r8
 80040b6:	4649      	mov	r1, r9
 80040b8:	f7fc fd18 	bl	8000aec <__aeabi_dcmplt>
 80040bc:	b110      	cbz	r0, 80040c4 <_printf_float+0x90>
 80040be:	232d      	movs	r3, #45	; 0x2d
 80040c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040c4:	4b93      	ldr	r3, [pc, #588]	; (8004314 <_printf_float+0x2e0>)
 80040c6:	4894      	ldr	r0, [pc, #592]	; (8004318 <_printf_float+0x2e4>)
 80040c8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80040cc:	bf94      	ite	ls
 80040ce:	4698      	movls	r8, r3
 80040d0:	4680      	movhi	r8, r0
 80040d2:	2303      	movs	r3, #3
 80040d4:	6123      	str	r3, [r4, #16]
 80040d6:	9b05      	ldr	r3, [sp, #20]
 80040d8:	f023 0204 	bic.w	r2, r3, #4
 80040dc:	6022      	str	r2, [r4, #0]
 80040de:	f04f 0900 	mov.w	r9, #0
 80040e2:	9700      	str	r7, [sp, #0]
 80040e4:	4633      	mov	r3, r6
 80040e6:	aa0b      	add	r2, sp, #44	; 0x2c
 80040e8:	4621      	mov	r1, r4
 80040ea:	4628      	mov	r0, r5
 80040ec:	f000 f9d8 	bl	80044a0 <_printf_common>
 80040f0:	3001      	adds	r0, #1
 80040f2:	f040 8090 	bne.w	8004216 <_printf_float+0x1e2>
 80040f6:	f04f 30ff 	mov.w	r0, #4294967295
 80040fa:	b00d      	add	sp, #52	; 0x34
 80040fc:	ecbd 8b02 	vpop	{d8}
 8004100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004104:	4642      	mov	r2, r8
 8004106:	464b      	mov	r3, r9
 8004108:	4640      	mov	r0, r8
 800410a:	4649      	mov	r1, r9
 800410c:	f7fc fd16 	bl	8000b3c <__aeabi_dcmpun>
 8004110:	b140      	cbz	r0, 8004124 <_printf_float+0xf0>
 8004112:	464b      	mov	r3, r9
 8004114:	2b00      	cmp	r3, #0
 8004116:	bfbc      	itt	lt
 8004118:	232d      	movlt	r3, #45	; 0x2d
 800411a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800411e:	487f      	ldr	r0, [pc, #508]	; (800431c <_printf_float+0x2e8>)
 8004120:	4b7f      	ldr	r3, [pc, #508]	; (8004320 <_printf_float+0x2ec>)
 8004122:	e7d1      	b.n	80040c8 <_printf_float+0x94>
 8004124:	6863      	ldr	r3, [r4, #4]
 8004126:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800412a:	9206      	str	r2, [sp, #24]
 800412c:	1c5a      	adds	r2, r3, #1
 800412e:	d13f      	bne.n	80041b0 <_printf_float+0x17c>
 8004130:	2306      	movs	r3, #6
 8004132:	6063      	str	r3, [r4, #4]
 8004134:	9b05      	ldr	r3, [sp, #20]
 8004136:	6861      	ldr	r1, [r4, #4]
 8004138:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800413c:	2300      	movs	r3, #0
 800413e:	9303      	str	r3, [sp, #12]
 8004140:	ab0a      	add	r3, sp, #40	; 0x28
 8004142:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004146:	ab09      	add	r3, sp, #36	; 0x24
 8004148:	ec49 8b10 	vmov	d0, r8, r9
 800414c:	9300      	str	r3, [sp, #0]
 800414e:	6022      	str	r2, [r4, #0]
 8004150:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004154:	4628      	mov	r0, r5
 8004156:	f7ff fecd 	bl	8003ef4 <__cvt>
 800415a:	9b06      	ldr	r3, [sp, #24]
 800415c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800415e:	2b47      	cmp	r3, #71	; 0x47
 8004160:	4680      	mov	r8, r0
 8004162:	d108      	bne.n	8004176 <_printf_float+0x142>
 8004164:	1cc8      	adds	r0, r1, #3
 8004166:	db02      	blt.n	800416e <_printf_float+0x13a>
 8004168:	6863      	ldr	r3, [r4, #4]
 800416a:	4299      	cmp	r1, r3
 800416c:	dd41      	ble.n	80041f2 <_printf_float+0x1be>
 800416e:	f1ab 0b02 	sub.w	fp, fp, #2
 8004172:	fa5f fb8b 	uxtb.w	fp, fp
 8004176:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800417a:	d820      	bhi.n	80041be <_printf_float+0x18a>
 800417c:	3901      	subs	r1, #1
 800417e:	465a      	mov	r2, fp
 8004180:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004184:	9109      	str	r1, [sp, #36]	; 0x24
 8004186:	f7ff ff17 	bl	8003fb8 <__exponent>
 800418a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800418c:	1813      	adds	r3, r2, r0
 800418e:	2a01      	cmp	r2, #1
 8004190:	4681      	mov	r9, r0
 8004192:	6123      	str	r3, [r4, #16]
 8004194:	dc02      	bgt.n	800419c <_printf_float+0x168>
 8004196:	6822      	ldr	r2, [r4, #0]
 8004198:	07d2      	lsls	r2, r2, #31
 800419a:	d501      	bpl.n	80041a0 <_printf_float+0x16c>
 800419c:	3301      	adds	r3, #1
 800419e:	6123      	str	r3, [r4, #16]
 80041a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d09c      	beq.n	80040e2 <_printf_float+0xae>
 80041a8:	232d      	movs	r3, #45	; 0x2d
 80041aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041ae:	e798      	b.n	80040e2 <_printf_float+0xae>
 80041b0:	9a06      	ldr	r2, [sp, #24]
 80041b2:	2a47      	cmp	r2, #71	; 0x47
 80041b4:	d1be      	bne.n	8004134 <_printf_float+0x100>
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1bc      	bne.n	8004134 <_printf_float+0x100>
 80041ba:	2301      	movs	r3, #1
 80041bc:	e7b9      	b.n	8004132 <_printf_float+0xfe>
 80041be:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80041c2:	d118      	bne.n	80041f6 <_printf_float+0x1c2>
 80041c4:	2900      	cmp	r1, #0
 80041c6:	6863      	ldr	r3, [r4, #4]
 80041c8:	dd0b      	ble.n	80041e2 <_printf_float+0x1ae>
 80041ca:	6121      	str	r1, [r4, #16]
 80041cc:	b913      	cbnz	r3, 80041d4 <_printf_float+0x1a0>
 80041ce:	6822      	ldr	r2, [r4, #0]
 80041d0:	07d0      	lsls	r0, r2, #31
 80041d2:	d502      	bpl.n	80041da <_printf_float+0x1a6>
 80041d4:	3301      	adds	r3, #1
 80041d6:	440b      	add	r3, r1
 80041d8:	6123      	str	r3, [r4, #16]
 80041da:	65a1      	str	r1, [r4, #88]	; 0x58
 80041dc:	f04f 0900 	mov.w	r9, #0
 80041e0:	e7de      	b.n	80041a0 <_printf_float+0x16c>
 80041e2:	b913      	cbnz	r3, 80041ea <_printf_float+0x1b6>
 80041e4:	6822      	ldr	r2, [r4, #0]
 80041e6:	07d2      	lsls	r2, r2, #31
 80041e8:	d501      	bpl.n	80041ee <_printf_float+0x1ba>
 80041ea:	3302      	adds	r3, #2
 80041ec:	e7f4      	b.n	80041d8 <_printf_float+0x1a4>
 80041ee:	2301      	movs	r3, #1
 80041f0:	e7f2      	b.n	80041d8 <_printf_float+0x1a4>
 80041f2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80041f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041f8:	4299      	cmp	r1, r3
 80041fa:	db05      	blt.n	8004208 <_printf_float+0x1d4>
 80041fc:	6823      	ldr	r3, [r4, #0]
 80041fe:	6121      	str	r1, [r4, #16]
 8004200:	07d8      	lsls	r0, r3, #31
 8004202:	d5ea      	bpl.n	80041da <_printf_float+0x1a6>
 8004204:	1c4b      	adds	r3, r1, #1
 8004206:	e7e7      	b.n	80041d8 <_printf_float+0x1a4>
 8004208:	2900      	cmp	r1, #0
 800420a:	bfd4      	ite	le
 800420c:	f1c1 0202 	rsble	r2, r1, #2
 8004210:	2201      	movgt	r2, #1
 8004212:	4413      	add	r3, r2
 8004214:	e7e0      	b.n	80041d8 <_printf_float+0x1a4>
 8004216:	6823      	ldr	r3, [r4, #0]
 8004218:	055a      	lsls	r2, r3, #21
 800421a:	d407      	bmi.n	800422c <_printf_float+0x1f8>
 800421c:	6923      	ldr	r3, [r4, #16]
 800421e:	4642      	mov	r2, r8
 8004220:	4631      	mov	r1, r6
 8004222:	4628      	mov	r0, r5
 8004224:	47b8      	blx	r7
 8004226:	3001      	adds	r0, #1
 8004228:	d12c      	bne.n	8004284 <_printf_float+0x250>
 800422a:	e764      	b.n	80040f6 <_printf_float+0xc2>
 800422c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004230:	f240 80e0 	bls.w	80043f4 <_printf_float+0x3c0>
 8004234:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004238:	2200      	movs	r2, #0
 800423a:	2300      	movs	r3, #0
 800423c:	f7fc fc4c 	bl	8000ad8 <__aeabi_dcmpeq>
 8004240:	2800      	cmp	r0, #0
 8004242:	d034      	beq.n	80042ae <_printf_float+0x27a>
 8004244:	4a37      	ldr	r2, [pc, #220]	; (8004324 <_printf_float+0x2f0>)
 8004246:	2301      	movs	r3, #1
 8004248:	4631      	mov	r1, r6
 800424a:	4628      	mov	r0, r5
 800424c:	47b8      	blx	r7
 800424e:	3001      	adds	r0, #1
 8004250:	f43f af51 	beq.w	80040f6 <_printf_float+0xc2>
 8004254:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004258:	429a      	cmp	r2, r3
 800425a:	db02      	blt.n	8004262 <_printf_float+0x22e>
 800425c:	6823      	ldr	r3, [r4, #0]
 800425e:	07d8      	lsls	r0, r3, #31
 8004260:	d510      	bpl.n	8004284 <_printf_float+0x250>
 8004262:	ee18 3a10 	vmov	r3, s16
 8004266:	4652      	mov	r2, sl
 8004268:	4631      	mov	r1, r6
 800426a:	4628      	mov	r0, r5
 800426c:	47b8      	blx	r7
 800426e:	3001      	adds	r0, #1
 8004270:	f43f af41 	beq.w	80040f6 <_printf_float+0xc2>
 8004274:	f04f 0800 	mov.w	r8, #0
 8004278:	f104 091a 	add.w	r9, r4, #26
 800427c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800427e:	3b01      	subs	r3, #1
 8004280:	4543      	cmp	r3, r8
 8004282:	dc09      	bgt.n	8004298 <_printf_float+0x264>
 8004284:	6823      	ldr	r3, [r4, #0]
 8004286:	079b      	lsls	r3, r3, #30
 8004288:	f100 8105 	bmi.w	8004496 <_printf_float+0x462>
 800428c:	68e0      	ldr	r0, [r4, #12]
 800428e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004290:	4298      	cmp	r0, r3
 8004292:	bfb8      	it	lt
 8004294:	4618      	movlt	r0, r3
 8004296:	e730      	b.n	80040fa <_printf_float+0xc6>
 8004298:	2301      	movs	r3, #1
 800429a:	464a      	mov	r2, r9
 800429c:	4631      	mov	r1, r6
 800429e:	4628      	mov	r0, r5
 80042a0:	47b8      	blx	r7
 80042a2:	3001      	adds	r0, #1
 80042a4:	f43f af27 	beq.w	80040f6 <_printf_float+0xc2>
 80042a8:	f108 0801 	add.w	r8, r8, #1
 80042ac:	e7e6      	b.n	800427c <_printf_float+0x248>
 80042ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	dc39      	bgt.n	8004328 <_printf_float+0x2f4>
 80042b4:	4a1b      	ldr	r2, [pc, #108]	; (8004324 <_printf_float+0x2f0>)
 80042b6:	2301      	movs	r3, #1
 80042b8:	4631      	mov	r1, r6
 80042ba:	4628      	mov	r0, r5
 80042bc:	47b8      	blx	r7
 80042be:	3001      	adds	r0, #1
 80042c0:	f43f af19 	beq.w	80040f6 <_printf_float+0xc2>
 80042c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042c8:	4313      	orrs	r3, r2
 80042ca:	d102      	bne.n	80042d2 <_printf_float+0x29e>
 80042cc:	6823      	ldr	r3, [r4, #0]
 80042ce:	07d9      	lsls	r1, r3, #31
 80042d0:	d5d8      	bpl.n	8004284 <_printf_float+0x250>
 80042d2:	ee18 3a10 	vmov	r3, s16
 80042d6:	4652      	mov	r2, sl
 80042d8:	4631      	mov	r1, r6
 80042da:	4628      	mov	r0, r5
 80042dc:	47b8      	blx	r7
 80042de:	3001      	adds	r0, #1
 80042e0:	f43f af09 	beq.w	80040f6 <_printf_float+0xc2>
 80042e4:	f04f 0900 	mov.w	r9, #0
 80042e8:	f104 0a1a 	add.w	sl, r4, #26
 80042ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042ee:	425b      	negs	r3, r3
 80042f0:	454b      	cmp	r3, r9
 80042f2:	dc01      	bgt.n	80042f8 <_printf_float+0x2c4>
 80042f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042f6:	e792      	b.n	800421e <_printf_float+0x1ea>
 80042f8:	2301      	movs	r3, #1
 80042fa:	4652      	mov	r2, sl
 80042fc:	4631      	mov	r1, r6
 80042fe:	4628      	mov	r0, r5
 8004300:	47b8      	blx	r7
 8004302:	3001      	adds	r0, #1
 8004304:	f43f aef7 	beq.w	80040f6 <_printf_float+0xc2>
 8004308:	f109 0901 	add.w	r9, r9, #1
 800430c:	e7ee      	b.n	80042ec <_printf_float+0x2b8>
 800430e:	bf00      	nop
 8004310:	7fefffff 	.word	0x7fefffff
 8004314:	080075b4 	.word	0x080075b4
 8004318:	080075b8 	.word	0x080075b8
 800431c:	080075c0 	.word	0x080075c0
 8004320:	080075bc 	.word	0x080075bc
 8004324:	080075c4 	.word	0x080075c4
 8004328:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800432a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800432c:	429a      	cmp	r2, r3
 800432e:	bfa8      	it	ge
 8004330:	461a      	movge	r2, r3
 8004332:	2a00      	cmp	r2, #0
 8004334:	4691      	mov	r9, r2
 8004336:	dc37      	bgt.n	80043a8 <_printf_float+0x374>
 8004338:	f04f 0b00 	mov.w	fp, #0
 800433c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004340:	f104 021a 	add.w	r2, r4, #26
 8004344:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004346:	9305      	str	r3, [sp, #20]
 8004348:	eba3 0309 	sub.w	r3, r3, r9
 800434c:	455b      	cmp	r3, fp
 800434e:	dc33      	bgt.n	80043b8 <_printf_float+0x384>
 8004350:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004354:	429a      	cmp	r2, r3
 8004356:	db3b      	blt.n	80043d0 <_printf_float+0x39c>
 8004358:	6823      	ldr	r3, [r4, #0]
 800435a:	07da      	lsls	r2, r3, #31
 800435c:	d438      	bmi.n	80043d0 <_printf_float+0x39c>
 800435e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004360:	9b05      	ldr	r3, [sp, #20]
 8004362:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	eba2 0901 	sub.w	r9, r2, r1
 800436a:	4599      	cmp	r9, r3
 800436c:	bfa8      	it	ge
 800436e:	4699      	movge	r9, r3
 8004370:	f1b9 0f00 	cmp.w	r9, #0
 8004374:	dc35      	bgt.n	80043e2 <_printf_float+0x3ae>
 8004376:	f04f 0800 	mov.w	r8, #0
 800437a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800437e:	f104 0a1a 	add.w	sl, r4, #26
 8004382:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004386:	1a9b      	subs	r3, r3, r2
 8004388:	eba3 0309 	sub.w	r3, r3, r9
 800438c:	4543      	cmp	r3, r8
 800438e:	f77f af79 	ble.w	8004284 <_printf_float+0x250>
 8004392:	2301      	movs	r3, #1
 8004394:	4652      	mov	r2, sl
 8004396:	4631      	mov	r1, r6
 8004398:	4628      	mov	r0, r5
 800439a:	47b8      	blx	r7
 800439c:	3001      	adds	r0, #1
 800439e:	f43f aeaa 	beq.w	80040f6 <_printf_float+0xc2>
 80043a2:	f108 0801 	add.w	r8, r8, #1
 80043a6:	e7ec      	b.n	8004382 <_printf_float+0x34e>
 80043a8:	4613      	mov	r3, r2
 80043aa:	4631      	mov	r1, r6
 80043ac:	4642      	mov	r2, r8
 80043ae:	4628      	mov	r0, r5
 80043b0:	47b8      	blx	r7
 80043b2:	3001      	adds	r0, #1
 80043b4:	d1c0      	bne.n	8004338 <_printf_float+0x304>
 80043b6:	e69e      	b.n	80040f6 <_printf_float+0xc2>
 80043b8:	2301      	movs	r3, #1
 80043ba:	4631      	mov	r1, r6
 80043bc:	4628      	mov	r0, r5
 80043be:	9205      	str	r2, [sp, #20]
 80043c0:	47b8      	blx	r7
 80043c2:	3001      	adds	r0, #1
 80043c4:	f43f ae97 	beq.w	80040f6 <_printf_float+0xc2>
 80043c8:	9a05      	ldr	r2, [sp, #20]
 80043ca:	f10b 0b01 	add.w	fp, fp, #1
 80043ce:	e7b9      	b.n	8004344 <_printf_float+0x310>
 80043d0:	ee18 3a10 	vmov	r3, s16
 80043d4:	4652      	mov	r2, sl
 80043d6:	4631      	mov	r1, r6
 80043d8:	4628      	mov	r0, r5
 80043da:	47b8      	blx	r7
 80043dc:	3001      	adds	r0, #1
 80043de:	d1be      	bne.n	800435e <_printf_float+0x32a>
 80043e0:	e689      	b.n	80040f6 <_printf_float+0xc2>
 80043e2:	9a05      	ldr	r2, [sp, #20]
 80043e4:	464b      	mov	r3, r9
 80043e6:	4442      	add	r2, r8
 80043e8:	4631      	mov	r1, r6
 80043ea:	4628      	mov	r0, r5
 80043ec:	47b8      	blx	r7
 80043ee:	3001      	adds	r0, #1
 80043f0:	d1c1      	bne.n	8004376 <_printf_float+0x342>
 80043f2:	e680      	b.n	80040f6 <_printf_float+0xc2>
 80043f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80043f6:	2a01      	cmp	r2, #1
 80043f8:	dc01      	bgt.n	80043fe <_printf_float+0x3ca>
 80043fa:	07db      	lsls	r3, r3, #31
 80043fc:	d538      	bpl.n	8004470 <_printf_float+0x43c>
 80043fe:	2301      	movs	r3, #1
 8004400:	4642      	mov	r2, r8
 8004402:	4631      	mov	r1, r6
 8004404:	4628      	mov	r0, r5
 8004406:	47b8      	blx	r7
 8004408:	3001      	adds	r0, #1
 800440a:	f43f ae74 	beq.w	80040f6 <_printf_float+0xc2>
 800440e:	ee18 3a10 	vmov	r3, s16
 8004412:	4652      	mov	r2, sl
 8004414:	4631      	mov	r1, r6
 8004416:	4628      	mov	r0, r5
 8004418:	47b8      	blx	r7
 800441a:	3001      	adds	r0, #1
 800441c:	f43f ae6b 	beq.w	80040f6 <_printf_float+0xc2>
 8004420:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004424:	2200      	movs	r2, #0
 8004426:	2300      	movs	r3, #0
 8004428:	f7fc fb56 	bl	8000ad8 <__aeabi_dcmpeq>
 800442c:	b9d8      	cbnz	r0, 8004466 <_printf_float+0x432>
 800442e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004430:	f108 0201 	add.w	r2, r8, #1
 8004434:	3b01      	subs	r3, #1
 8004436:	4631      	mov	r1, r6
 8004438:	4628      	mov	r0, r5
 800443a:	47b8      	blx	r7
 800443c:	3001      	adds	r0, #1
 800443e:	d10e      	bne.n	800445e <_printf_float+0x42a>
 8004440:	e659      	b.n	80040f6 <_printf_float+0xc2>
 8004442:	2301      	movs	r3, #1
 8004444:	4652      	mov	r2, sl
 8004446:	4631      	mov	r1, r6
 8004448:	4628      	mov	r0, r5
 800444a:	47b8      	blx	r7
 800444c:	3001      	adds	r0, #1
 800444e:	f43f ae52 	beq.w	80040f6 <_printf_float+0xc2>
 8004452:	f108 0801 	add.w	r8, r8, #1
 8004456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004458:	3b01      	subs	r3, #1
 800445a:	4543      	cmp	r3, r8
 800445c:	dcf1      	bgt.n	8004442 <_printf_float+0x40e>
 800445e:	464b      	mov	r3, r9
 8004460:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004464:	e6dc      	b.n	8004220 <_printf_float+0x1ec>
 8004466:	f04f 0800 	mov.w	r8, #0
 800446a:	f104 0a1a 	add.w	sl, r4, #26
 800446e:	e7f2      	b.n	8004456 <_printf_float+0x422>
 8004470:	2301      	movs	r3, #1
 8004472:	4642      	mov	r2, r8
 8004474:	e7df      	b.n	8004436 <_printf_float+0x402>
 8004476:	2301      	movs	r3, #1
 8004478:	464a      	mov	r2, r9
 800447a:	4631      	mov	r1, r6
 800447c:	4628      	mov	r0, r5
 800447e:	47b8      	blx	r7
 8004480:	3001      	adds	r0, #1
 8004482:	f43f ae38 	beq.w	80040f6 <_printf_float+0xc2>
 8004486:	f108 0801 	add.w	r8, r8, #1
 800448a:	68e3      	ldr	r3, [r4, #12]
 800448c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800448e:	1a5b      	subs	r3, r3, r1
 8004490:	4543      	cmp	r3, r8
 8004492:	dcf0      	bgt.n	8004476 <_printf_float+0x442>
 8004494:	e6fa      	b.n	800428c <_printf_float+0x258>
 8004496:	f04f 0800 	mov.w	r8, #0
 800449a:	f104 0919 	add.w	r9, r4, #25
 800449e:	e7f4      	b.n	800448a <_printf_float+0x456>

080044a0 <_printf_common>:
 80044a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044a4:	4616      	mov	r6, r2
 80044a6:	4699      	mov	r9, r3
 80044a8:	688a      	ldr	r2, [r1, #8]
 80044aa:	690b      	ldr	r3, [r1, #16]
 80044ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80044b0:	4293      	cmp	r3, r2
 80044b2:	bfb8      	it	lt
 80044b4:	4613      	movlt	r3, r2
 80044b6:	6033      	str	r3, [r6, #0]
 80044b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044bc:	4607      	mov	r7, r0
 80044be:	460c      	mov	r4, r1
 80044c0:	b10a      	cbz	r2, 80044c6 <_printf_common+0x26>
 80044c2:	3301      	adds	r3, #1
 80044c4:	6033      	str	r3, [r6, #0]
 80044c6:	6823      	ldr	r3, [r4, #0]
 80044c8:	0699      	lsls	r1, r3, #26
 80044ca:	bf42      	ittt	mi
 80044cc:	6833      	ldrmi	r3, [r6, #0]
 80044ce:	3302      	addmi	r3, #2
 80044d0:	6033      	strmi	r3, [r6, #0]
 80044d2:	6825      	ldr	r5, [r4, #0]
 80044d4:	f015 0506 	ands.w	r5, r5, #6
 80044d8:	d106      	bne.n	80044e8 <_printf_common+0x48>
 80044da:	f104 0a19 	add.w	sl, r4, #25
 80044de:	68e3      	ldr	r3, [r4, #12]
 80044e0:	6832      	ldr	r2, [r6, #0]
 80044e2:	1a9b      	subs	r3, r3, r2
 80044e4:	42ab      	cmp	r3, r5
 80044e6:	dc26      	bgt.n	8004536 <_printf_common+0x96>
 80044e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80044ec:	1e13      	subs	r3, r2, #0
 80044ee:	6822      	ldr	r2, [r4, #0]
 80044f0:	bf18      	it	ne
 80044f2:	2301      	movne	r3, #1
 80044f4:	0692      	lsls	r2, r2, #26
 80044f6:	d42b      	bmi.n	8004550 <_printf_common+0xb0>
 80044f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044fc:	4649      	mov	r1, r9
 80044fe:	4638      	mov	r0, r7
 8004500:	47c0      	blx	r8
 8004502:	3001      	adds	r0, #1
 8004504:	d01e      	beq.n	8004544 <_printf_common+0xa4>
 8004506:	6823      	ldr	r3, [r4, #0]
 8004508:	68e5      	ldr	r5, [r4, #12]
 800450a:	6832      	ldr	r2, [r6, #0]
 800450c:	f003 0306 	and.w	r3, r3, #6
 8004510:	2b04      	cmp	r3, #4
 8004512:	bf08      	it	eq
 8004514:	1aad      	subeq	r5, r5, r2
 8004516:	68a3      	ldr	r3, [r4, #8]
 8004518:	6922      	ldr	r2, [r4, #16]
 800451a:	bf0c      	ite	eq
 800451c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004520:	2500      	movne	r5, #0
 8004522:	4293      	cmp	r3, r2
 8004524:	bfc4      	itt	gt
 8004526:	1a9b      	subgt	r3, r3, r2
 8004528:	18ed      	addgt	r5, r5, r3
 800452a:	2600      	movs	r6, #0
 800452c:	341a      	adds	r4, #26
 800452e:	42b5      	cmp	r5, r6
 8004530:	d11a      	bne.n	8004568 <_printf_common+0xc8>
 8004532:	2000      	movs	r0, #0
 8004534:	e008      	b.n	8004548 <_printf_common+0xa8>
 8004536:	2301      	movs	r3, #1
 8004538:	4652      	mov	r2, sl
 800453a:	4649      	mov	r1, r9
 800453c:	4638      	mov	r0, r7
 800453e:	47c0      	blx	r8
 8004540:	3001      	adds	r0, #1
 8004542:	d103      	bne.n	800454c <_printf_common+0xac>
 8004544:	f04f 30ff 	mov.w	r0, #4294967295
 8004548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800454c:	3501      	adds	r5, #1
 800454e:	e7c6      	b.n	80044de <_printf_common+0x3e>
 8004550:	18e1      	adds	r1, r4, r3
 8004552:	1c5a      	adds	r2, r3, #1
 8004554:	2030      	movs	r0, #48	; 0x30
 8004556:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800455a:	4422      	add	r2, r4
 800455c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004560:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004564:	3302      	adds	r3, #2
 8004566:	e7c7      	b.n	80044f8 <_printf_common+0x58>
 8004568:	2301      	movs	r3, #1
 800456a:	4622      	mov	r2, r4
 800456c:	4649      	mov	r1, r9
 800456e:	4638      	mov	r0, r7
 8004570:	47c0      	blx	r8
 8004572:	3001      	adds	r0, #1
 8004574:	d0e6      	beq.n	8004544 <_printf_common+0xa4>
 8004576:	3601      	adds	r6, #1
 8004578:	e7d9      	b.n	800452e <_printf_common+0x8e>
	...

0800457c <_printf_i>:
 800457c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004580:	460c      	mov	r4, r1
 8004582:	4691      	mov	r9, r2
 8004584:	7e27      	ldrb	r7, [r4, #24]
 8004586:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004588:	2f78      	cmp	r7, #120	; 0x78
 800458a:	4680      	mov	r8, r0
 800458c:	469a      	mov	sl, r3
 800458e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004592:	d807      	bhi.n	80045a4 <_printf_i+0x28>
 8004594:	2f62      	cmp	r7, #98	; 0x62
 8004596:	d80a      	bhi.n	80045ae <_printf_i+0x32>
 8004598:	2f00      	cmp	r7, #0
 800459a:	f000 80d8 	beq.w	800474e <_printf_i+0x1d2>
 800459e:	2f58      	cmp	r7, #88	; 0x58
 80045a0:	f000 80a3 	beq.w	80046ea <_printf_i+0x16e>
 80045a4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80045a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80045ac:	e03a      	b.n	8004624 <_printf_i+0xa8>
 80045ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80045b2:	2b15      	cmp	r3, #21
 80045b4:	d8f6      	bhi.n	80045a4 <_printf_i+0x28>
 80045b6:	a001      	add	r0, pc, #4	; (adr r0, 80045bc <_printf_i+0x40>)
 80045b8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80045bc:	08004615 	.word	0x08004615
 80045c0:	08004629 	.word	0x08004629
 80045c4:	080045a5 	.word	0x080045a5
 80045c8:	080045a5 	.word	0x080045a5
 80045cc:	080045a5 	.word	0x080045a5
 80045d0:	080045a5 	.word	0x080045a5
 80045d4:	08004629 	.word	0x08004629
 80045d8:	080045a5 	.word	0x080045a5
 80045dc:	080045a5 	.word	0x080045a5
 80045e0:	080045a5 	.word	0x080045a5
 80045e4:	080045a5 	.word	0x080045a5
 80045e8:	08004735 	.word	0x08004735
 80045ec:	08004659 	.word	0x08004659
 80045f0:	08004717 	.word	0x08004717
 80045f4:	080045a5 	.word	0x080045a5
 80045f8:	080045a5 	.word	0x080045a5
 80045fc:	08004757 	.word	0x08004757
 8004600:	080045a5 	.word	0x080045a5
 8004604:	08004659 	.word	0x08004659
 8004608:	080045a5 	.word	0x080045a5
 800460c:	080045a5 	.word	0x080045a5
 8004610:	0800471f 	.word	0x0800471f
 8004614:	680b      	ldr	r3, [r1, #0]
 8004616:	1d1a      	adds	r2, r3, #4
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	600a      	str	r2, [r1, #0]
 800461c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004620:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004624:	2301      	movs	r3, #1
 8004626:	e0a3      	b.n	8004770 <_printf_i+0x1f4>
 8004628:	6825      	ldr	r5, [r4, #0]
 800462a:	6808      	ldr	r0, [r1, #0]
 800462c:	062e      	lsls	r6, r5, #24
 800462e:	f100 0304 	add.w	r3, r0, #4
 8004632:	d50a      	bpl.n	800464a <_printf_i+0xce>
 8004634:	6805      	ldr	r5, [r0, #0]
 8004636:	600b      	str	r3, [r1, #0]
 8004638:	2d00      	cmp	r5, #0
 800463a:	da03      	bge.n	8004644 <_printf_i+0xc8>
 800463c:	232d      	movs	r3, #45	; 0x2d
 800463e:	426d      	negs	r5, r5
 8004640:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004644:	485e      	ldr	r0, [pc, #376]	; (80047c0 <_printf_i+0x244>)
 8004646:	230a      	movs	r3, #10
 8004648:	e019      	b.n	800467e <_printf_i+0x102>
 800464a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800464e:	6805      	ldr	r5, [r0, #0]
 8004650:	600b      	str	r3, [r1, #0]
 8004652:	bf18      	it	ne
 8004654:	b22d      	sxthne	r5, r5
 8004656:	e7ef      	b.n	8004638 <_printf_i+0xbc>
 8004658:	680b      	ldr	r3, [r1, #0]
 800465a:	6825      	ldr	r5, [r4, #0]
 800465c:	1d18      	adds	r0, r3, #4
 800465e:	6008      	str	r0, [r1, #0]
 8004660:	0628      	lsls	r0, r5, #24
 8004662:	d501      	bpl.n	8004668 <_printf_i+0xec>
 8004664:	681d      	ldr	r5, [r3, #0]
 8004666:	e002      	b.n	800466e <_printf_i+0xf2>
 8004668:	0669      	lsls	r1, r5, #25
 800466a:	d5fb      	bpl.n	8004664 <_printf_i+0xe8>
 800466c:	881d      	ldrh	r5, [r3, #0]
 800466e:	4854      	ldr	r0, [pc, #336]	; (80047c0 <_printf_i+0x244>)
 8004670:	2f6f      	cmp	r7, #111	; 0x6f
 8004672:	bf0c      	ite	eq
 8004674:	2308      	moveq	r3, #8
 8004676:	230a      	movne	r3, #10
 8004678:	2100      	movs	r1, #0
 800467a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800467e:	6866      	ldr	r6, [r4, #4]
 8004680:	60a6      	str	r6, [r4, #8]
 8004682:	2e00      	cmp	r6, #0
 8004684:	bfa2      	ittt	ge
 8004686:	6821      	ldrge	r1, [r4, #0]
 8004688:	f021 0104 	bicge.w	r1, r1, #4
 800468c:	6021      	strge	r1, [r4, #0]
 800468e:	b90d      	cbnz	r5, 8004694 <_printf_i+0x118>
 8004690:	2e00      	cmp	r6, #0
 8004692:	d04d      	beq.n	8004730 <_printf_i+0x1b4>
 8004694:	4616      	mov	r6, r2
 8004696:	fbb5 f1f3 	udiv	r1, r5, r3
 800469a:	fb03 5711 	mls	r7, r3, r1, r5
 800469e:	5dc7      	ldrb	r7, [r0, r7]
 80046a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80046a4:	462f      	mov	r7, r5
 80046a6:	42bb      	cmp	r3, r7
 80046a8:	460d      	mov	r5, r1
 80046aa:	d9f4      	bls.n	8004696 <_printf_i+0x11a>
 80046ac:	2b08      	cmp	r3, #8
 80046ae:	d10b      	bne.n	80046c8 <_printf_i+0x14c>
 80046b0:	6823      	ldr	r3, [r4, #0]
 80046b2:	07df      	lsls	r7, r3, #31
 80046b4:	d508      	bpl.n	80046c8 <_printf_i+0x14c>
 80046b6:	6923      	ldr	r3, [r4, #16]
 80046b8:	6861      	ldr	r1, [r4, #4]
 80046ba:	4299      	cmp	r1, r3
 80046bc:	bfde      	ittt	le
 80046be:	2330      	movle	r3, #48	; 0x30
 80046c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80046c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80046c8:	1b92      	subs	r2, r2, r6
 80046ca:	6122      	str	r2, [r4, #16]
 80046cc:	f8cd a000 	str.w	sl, [sp]
 80046d0:	464b      	mov	r3, r9
 80046d2:	aa03      	add	r2, sp, #12
 80046d4:	4621      	mov	r1, r4
 80046d6:	4640      	mov	r0, r8
 80046d8:	f7ff fee2 	bl	80044a0 <_printf_common>
 80046dc:	3001      	adds	r0, #1
 80046de:	d14c      	bne.n	800477a <_printf_i+0x1fe>
 80046e0:	f04f 30ff 	mov.w	r0, #4294967295
 80046e4:	b004      	add	sp, #16
 80046e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046ea:	4835      	ldr	r0, [pc, #212]	; (80047c0 <_printf_i+0x244>)
 80046ec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80046f0:	6823      	ldr	r3, [r4, #0]
 80046f2:	680e      	ldr	r6, [r1, #0]
 80046f4:	061f      	lsls	r7, r3, #24
 80046f6:	f856 5b04 	ldr.w	r5, [r6], #4
 80046fa:	600e      	str	r6, [r1, #0]
 80046fc:	d514      	bpl.n	8004728 <_printf_i+0x1ac>
 80046fe:	07d9      	lsls	r1, r3, #31
 8004700:	bf44      	itt	mi
 8004702:	f043 0320 	orrmi.w	r3, r3, #32
 8004706:	6023      	strmi	r3, [r4, #0]
 8004708:	b91d      	cbnz	r5, 8004712 <_printf_i+0x196>
 800470a:	6823      	ldr	r3, [r4, #0]
 800470c:	f023 0320 	bic.w	r3, r3, #32
 8004710:	6023      	str	r3, [r4, #0]
 8004712:	2310      	movs	r3, #16
 8004714:	e7b0      	b.n	8004678 <_printf_i+0xfc>
 8004716:	6823      	ldr	r3, [r4, #0]
 8004718:	f043 0320 	orr.w	r3, r3, #32
 800471c:	6023      	str	r3, [r4, #0]
 800471e:	2378      	movs	r3, #120	; 0x78
 8004720:	4828      	ldr	r0, [pc, #160]	; (80047c4 <_printf_i+0x248>)
 8004722:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004726:	e7e3      	b.n	80046f0 <_printf_i+0x174>
 8004728:	065e      	lsls	r6, r3, #25
 800472a:	bf48      	it	mi
 800472c:	b2ad      	uxthmi	r5, r5
 800472e:	e7e6      	b.n	80046fe <_printf_i+0x182>
 8004730:	4616      	mov	r6, r2
 8004732:	e7bb      	b.n	80046ac <_printf_i+0x130>
 8004734:	680b      	ldr	r3, [r1, #0]
 8004736:	6826      	ldr	r6, [r4, #0]
 8004738:	6960      	ldr	r0, [r4, #20]
 800473a:	1d1d      	adds	r5, r3, #4
 800473c:	600d      	str	r5, [r1, #0]
 800473e:	0635      	lsls	r5, r6, #24
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	d501      	bpl.n	8004748 <_printf_i+0x1cc>
 8004744:	6018      	str	r0, [r3, #0]
 8004746:	e002      	b.n	800474e <_printf_i+0x1d2>
 8004748:	0671      	lsls	r1, r6, #25
 800474a:	d5fb      	bpl.n	8004744 <_printf_i+0x1c8>
 800474c:	8018      	strh	r0, [r3, #0]
 800474e:	2300      	movs	r3, #0
 8004750:	6123      	str	r3, [r4, #16]
 8004752:	4616      	mov	r6, r2
 8004754:	e7ba      	b.n	80046cc <_printf_i+0x150>
 8004756:	680b      	ldr	r3, [r1, #0]
 8004758:	1d1a      	adds	r2, r3, #4
 800475a:	600a      	str	r2, [r1, #0]
 800475c:	681e      	ldr	r6, [r3, #0]
 800475e:	6862      	ldr	r2, [r4, #4]
 8004760:	2100      	movs	r1, #0
 8004762:	4630      	mov	r0, r6
 8004764:	f7fb fd44 	bl	80001f0 <memchr>
 8004768:	b108      	cbz	r0, 800476e <_printf_i+0x1f2>
 800476a:	1b80      	subs	r0, r0, r6
 800476c:	6060      	str	r0, [r4, #4]
 800476e:	6863      	ldr	r3, [r4, #4]
 8004770:	6123      	str	r3, [r4, #16]
 8004772:	2300      	movs	r3, #0
 8004774:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004778:	e7a8      	b.n	80046cc <_printf_i+0x150>
 800477a:	6923      	ldr	r3, [r4, #16]
 800477c:	4632      	mov	r2, r6
 800477e:	4649      	mov	r1, r9
 8004780:	4640      	mov	r0, r8
 8004782:	47d0      	blx	sl
 8004784:	3001      	adds	r0, #1
 8004786:	d0ab      	beq.n	80046e0 <_printf_i+0x164>
 8004788:	6823      	ldr	r3, [r4, #0]
 800478a:	079b      	lsls	r3, r3, #30
 800478c:	d413      	bmi.n	80047b6 <_printf_i+0x23a>
 800478e:	68e0      	ldr	r0, [r4, #12]
 8004790:	9b03      	ldr	r3, [sp, #12]
 8004792:	4298      	cmp	r0, r3
 8004794:	bfb8      	it	lt
 8004796:	4618      	movlt	r0, r3
 8004798:	e7a4      	b.n	80046e4 <_printf_i+0x168>
 800479a:	2301      	movs	r3, #1
 800479c:	4632      	mov	r2, r6
 800479e:	4649      	mov	r1, r9
 80047a0:	4640      	mov	r0, r8
 80047a2:	47d0      	blx	sl
 80047a4:	3001      	adds	r0, #1
 80047a6:	d09b      	beq.n	80046e0 <_printf_i+0x164>
 80047a8:	3501      	adds	r5, #1
 80047aa:	68e3      	ldr	r3, [r4, #12]
 80047ac:	9903      	ldr	r1, [sp, #12]
 80047ae:	1a5b      	subs	r3, r3, r1
 80047b0:	42ab      	cmp	r3, r5
 80047b2:	dcf2      	bgt.n	800479a <_printf_i+0x21e>
 80047b4:	e7eb      	b.n	800478e <_printf_i+0x212>
 80047b6:	2500      	movs	r5, #0
 80047b8:	f104 0619 	add.w	r6, r4, #25
 80047bc:	e7f5      	b.n	80047aa <_printf_i+0x22e>
 80047be:	bf00      	nop
 80047c0:	080075c6 	.word	0x080075c6
 80047c4:	080075d7 	.word	0x080075d7

080047c8 <swapfunc>:
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	b510      	push	{r4, lr}
 80047cc:	d00a      	beq.n	80047e4 <swapfunc+0x1c>
 80047ce:	0892      	lsrs	r2, r2, #2
 80047d0:	3a01      	subs	r2, #1
 80047d2:	6803      	ldr	r3, [r0, #0]
 80047d4:	680c      	ldr	r4, [r1, #0]
 80047d6:	f840 4b04 	str.w	r4, [r0], #4
 80047da:	2a00      	cmp	r2, #0
 80047dc:	f841 3b04 	str.w	r3, [r1], #4
 80047e0:	dcf6      	bgt.n	80047d0 <swapfunc+0x8>
 80047e2:	bd10      	pop	{r4, pc}
 80047e4:	4402      	add	r2, r0
 80047e6:	780c      	ldrb	r4, [r1, #0]
 80047e8:	7803      	ldrb	r3, [r0, #0]
 80047ea:	f800 4b01 	strb.w	r4, [r0], #1
 80047ee:	f801 3b01 	strb.w	r3, [r1], #1
 80047f2:	1a13      	subs	r3, r2, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	dcf6      	bgt.n	80047e6 <swapfunc+0x1e>
 80047f8:	e7f3      	b.n	80047e2 <swapfunc+0x1a>

080047fa <med3.isra.0>:
 80047fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047fc:	460f      	mov	r7, r1
 80047fe:	4614      	mov	r4, r2
 8004800:	4606      	mov	r6, r0
 8004802:	461d      	mov	r5, r3
 8004804:	4798      	blx	r3
 8004806:	2800      	cmp	r0, #0
 8004808:	4621      	mov	r1, r4
 800480a:	4638      	mov	r0, r7
 800480c:	da0c      	bge.n	8004828 <med3.isra.0+0x2e>
 800480e:	47a8      	blx	r5
 8004810:	2800      	cmp	r0, #0
 8004812:	da02      	bge.n	800481a <med3.isra.0+0x20>
 8004814:	463c      	mov	r4, r7
 8004816:	4620      	mov	r0, r4
 8004818:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800481a:	4621      	mov	r1, r4
 800481c:	4630      	mov	r0, r6
 800481e:	47a8      	blx	r5
 8004820:	2800      	cmp	r0, #0
 8004822:	dbf8      	blt.n	8004816 <med3.isra.0+0x1c>
 8004824:	4634      	mov	r4, r6
 8004826:	e7f6      	b.n	8004816 <med3.isra.0+0x1c>
 8004828:	47a8      	blx	r5
 800482a:	2800      	cmp	r0, #0
 800482c:	dcf2      	bgt.n	8004814 <med3.isra.0+0x1a>
 800482e:	4621      	mov	r1, r4
 8004830:	4630      	mov	r0, r6
 8004832:	47a8      	blx	r5
 8004834:	2800      	cmp	r0, #0
 8004836:	daee      	bge.n	8004816 <med3.isra.0+0x1c>
 8004838:	e7f4      	b.n	8004824 <med3.isra.0+0x2a>

0800483a <qsort>:
 800483a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800483e:	469a      	mov	sl, r3
 8004840:	ea40 0302 	orr.w	r3, r0, r2
 8004844:	079b      	lsls	r3, r3, #30
 8004846:	b097      	sub	sp, #92	; 0x5c
 8004848:	4606      	mov	r6, r0
 800484a:	4614      	mov	r4, r2
 800484c:	d11a      	bne.n	8004884 <qsort+0x4a>
 800484e:	f1b2 0804 	subs.w	r8, r2, #4
 8004852:	bf18      	it	ne
 8004854:	f04f 0801 	movne.w	r8, #1
 8004858:	2300      	movs	r3, #0
 800485a:	9302      	str	r3, [sp, #8]
 800485c:	1933      	adds	r3, r6, r4
 800485e:	fb04 f701 	mul.w	r7, r4, r1
 8004862:	9301      	str	r3, [sp, #4]
 8004864:	2906      	cmp	r1, #6
 8004866:	eb06 0307 	add.w	r3, r6, r7
 800486a:	9303      	str	r3, [sp, #12]
 800486c:	d82a      	bhi.n	80048c4 <qsort+0x8a>
 800486e:	9b01      	ldr	r3, [sp, #4]
 8004870:	9a03      	ldr	r2, [sp, #12]
 8004872:	4293      	cmp	r3, r2
 8004874:	d310      	bcc.n	8004898 <qsort+0x5e>
 8004876:	9b02      	ldr	r3, [sp, #8]
 8004878:	2b00      	cmp	r3, #0
 800487a:	f040 811f 	bne.w	8004abc <qsort+0x282>
 800487e:	b017      	add	sp, #92	; 0x5c
 8004880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004884:	f04f 0802 	mov.w	r8, #2
 8004888:	e7e6      	b.n	8004858 <qsort+0x1e>
 800488a:	4643      	mov	r3, r8
 800488c:	4622      	mov	r2, r4
 800488e:	4639      	mov	r1, r7
 8004890:	4628      	mov	r0, r5
 8004892:	f7ff ff99 	bl	80047c8 <swapfunc>
 8004896:	e00e      	b.n	80048b6 <qsort+0x7c>
 8004898:	9d01      	ldr	r5, [sp, #4]
 800489a:	e00d      	b.n	80048b8 <qsort+0x7e>
 800489c:	1b2f      	subs	r7, r5, r4
 800489e:	4629      	mov	r1, r5
 80048a0:	4638      	mov	r0, r7
 80048a2:	47d0      	blx	sl
 80048a4:	2800      	cmp	r0, #0
 80048a6:	dd09      	ble.n	80048bc <qsort+0x82>
 80048a8:	f1b8 0f00 	cmp.w	r8, #0
 80048ac:	d1ed      	bne.n	800488a <qsort+0x50>
 80048ae:	682b      	ldr	r3, [r5, #0]
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	602a      	str	r2, [r5, #0]
 80048b4:	603b      	str	r3, [r7, #0]
 80048b6:	463d      	mov	r5, r7
 80048b8:	42ae      	cmp	r6, r5
 80048ba:	d3ef      	bcc.n	800489c <qsort+0x62>
 80048bc:	9b01      	ldr	r3, [sp, #4]
 80048be:	4423      	add	r3, r4
 80048c0:	9301      	str	r3, [sp, #4]
 80048c2:	e7d4      	b.n	800486e <qsort+0x34>
 80048c4:	ea4f 0951 	mov.w	r9, r1, lsr #1
 80048c8:	1b3f      	subs	r7, r7, r4
 80048ca:	2907      	cmp	r1, #7
 80048cc:	fb04 6909 	mla	r9, r4, r9, r6
 80048d0:	4437      	add	r7, r6
 80048d2:	d022      	beq.n	800491a <qsort+0xe0>
 80048d4:	2928      	cmp	r1, #40	; 0x28
 80048d6:	d945      	bls.n	8004964 <qsort+0x12a>
 80048d8:	08c9      	lsrs	r1, r1, #3
 80048da:	fb04 f501 	mul.w	r5, r4, r1
 80048de:	4653      	mov	r3, sl
 80048e0:	eb06 0245 	add.w	r2, r6, r5, lsl #1
 80048e4:	1971      	adds	r1, r6, r5
 80048e6:	4630      	mov	r0, r6
 80048e8:	f7ff ff87 	bl	80047fa <med3.isra.0>
 80048ec:	4649      	mov	r1, r9
 80048ee:	eb09 0205 	add.w	r2, r9, r5
 80048f2:	4653      	mov	r3, sl
 80048f4:	4683      	mov	fp, r0
 80048f6:	1b48      	subs	r0, r1, r5
 80048f8:	f7ff ff7f 	bl	80047fa <med3.isra.0>
 80048fc:	463a      	mov	r2, r7
 80048fe:	4681      	mov	r9, r0
 8004900:	4653      	mov	r3, sl
 8004902:	1b79      	subs	r1, r7, r5
 8004904:	eba7 0045 	sub.w	r0, r7, r5, lsl #1
 8004908:	f7ff ff77 	bl	80047fa <med3.isra.0>
 800490c:	4602      	mov	r2, r0
 800490e:	4649      	mov	r1, r9
 8004910:	4653      	mov	r3, sl
 8004912:	4658      	mov	r0, fp
 8004914:	f7ff ff71 	bl	80047fa <med3.isra.0>
 8004918:	4681      	mov	r9, r0
 800491a:	f1b8 0f00 	cmp.w	r8, #0
 800491e:	d124      	bne.n	800496a <qsort+0x130>
 8004920:	6833      	ldr	r3, [r6, #0]
 8004922:	f8d9 2000 	ldr.w	r2, [r9]
 8004926:	6032      	str	r2, [r6, #0]
 8004928:	f8c9 3000 	str.w	r3, [r9]
 800492c:	eb06 0b04 	add.w	fp, r6, r4
 8004930:	46b9      	mov	r9, r7
 8004932:	465d      	mov	r5, fp
 8004934:	2300      	movs	r3, #0
 8004936:	45bb      	cmp	fp, r7
 8004938:	d835      	bhi.n	80049a6 <qsort+0x16c>
 800493a:	4631      	mov	r1, r6
 800493c:	4658      	mov	r0, fp
 800493e:	9304      	str	r3, [sp, #16]
 8004940:	47d0      	blx	sl
 8004942:	2800      	cmp	r0, #0
 8004944:	9b04      	ldr	r3, [sp, #16]
 8004946:	dc3e      	bgt.n	80049c6 <qsort+0x18c>
 8004948:	d10a      	bne.n	8004960 <qsort+0x126>
 800494a:	f1b8 0f00 	cmp.w	r8, #0
 800494e:	d113      	bne.n	8004978 <qsort+0x13e>
 8004950:	682b      	ldr	r3, [r5, #0]
 8004952:	f8db 2000 	ldr.w	r2, [fp]
 8004956:	602a      	str	r2, [r5, #0]
 8004958:	f8cb 3000 	str.w	r3, [fp]
 800495c:	4425      	add	r5, r4
 800495e:	2301      	movs	r3, #1
 8004960:	44a3      	add	fp, r4
 8004962:	e7e8      	b.n	8004936 <qsort+0xfc>
 8004964:	463a      	mov	r2, r7
 8004966:	46b3      	mov	fp, r6
 8004968:	e7d1      	b.n	800490e <qsort+0xd4>
 800496a:	4643      	mov	r3, r8
 800496c:	4622      	mov	r2, r4
 800496e:	4649      	mov	r1, r9
 8004970:	4630      	mov	r0, r6
 8004972:	f7ff ff29 	bl	80047c8 <swapfunc>
 8004976:	e7d9      	b.n	800492c <qsort+0xf2>
 8004978:	4643      	mov	r3, r8
 800497a:	4622      	mov	r2, r4
 800497c:	4659      	mov	r1, fp
 800497e:	4628      	mov	r0, r5
 8004980:	f7ff ff22 	bl	80047c8 <swapfunc>
 8004984:	e7ea      	b.n	800495c <qsort+0x122>
 8004986:	d10b      	bne.n	80049a0 <qsort+0x166>
 8004988:	f1b8 0f00 	cmp.w	r8, #0
 800498c:	d114      	bne.n	80049b8 <qsort+0x17e>
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	f8d9 2000 	ldr.w	r2, [r9]
 8004994:	603a      	str	r2, [r7, #0]
 8004996:	f8c9 3000 	str.w	r3, [r9]
 800499a:	eba9 0904 	sub.w	r9, r9, r4
 800499e:	2301      	movs	r3, #1
 80049a0:	9f04      	ldr	r7, [sp, #16]
 80049a2:	45bb      	cmp	fp, r7
 80049a4:	d90f      	bls.n	80049c6 <qsort+0x18c>
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d143      	bne.n	8004a32 <qsort+0x1f8>
 80049aa:	9b01      	ldr	r3, [sp, #4]
 80049ac:	9a03      	ldr	r2, [sp, #12]
 80049ae:	4293      	cmp	r3, r2
 80049b0:	f4bf af61 	bcs.w	8004876 <qsort+0x3c>
 80049b4:	9d01      	ldr	r5, [sp, #4]
 80049b6:	e036      	b.n	8004a26 <qsort+0x1ec>
 80049b8:	4643      	mov	r3, r8
 80049ba:	4622      	mov	r2, r4
 80049bc:	4649      	mov	r1, r9
 80049be:	4638      	mov	r0, r7
 80049c0:	f7ff ff02 	bl	80047c8 <swapfunc>
 80049c4:	e7e9      	b.n	800499a <qsort+0x160>
 80049c6:	4631      	mov	r1, r6
 80049c8:	4638      	mov	r0, r7
 80049ca:	9305      	str	r3, [sp, #20]
 80049cc:	47d0      	blx	sl
 80049ce:	1b3b      	subs	r3, r7, r4
 80049d0:	2800      	cmp	r0, #0
 80049d2:	9304      	str	r3, [sp, #16]
 80049d4:	9b05      	ldr	r3, [sp, #20]
 80049d6:	dad6      	bge.n	8004986 <qsort+0x14c>
 80049d8:	f1b8 0f00 	cmp.w	r8, #0
 80049dc:	d006      	beq.n	80049ec <qsort+0x1b2>
 80049de:	4643      	mov	r3, r8
 80049e0:	4622      	mov	r2, r4
 80049e2:	4639      	mov	r1, r7
 80049e4:	4658      	mov	r0, fp
 80049e6:	f7ff feef 	bl	80047c8 <swapfunc>
 80049ea:	e005      	b.n	80049f8 <qsort+0x1be>
 80049ec:	f8db 3000 	ldr.w	r3, [fp]
 80049f0:	683a      	ldr	r2, [r7, #0]
 80049f2:	f8cb 2000 	str.w	r2, [fp]
 80049f6:	603b      	str	r3, [r7, #0]
 80049f8:	9f04      	ldr	r7, [sp, #16]
 80049fa:	e7b0      	b.n	800495e <qsort+0x124>
 80049fc:	4643      	mov	r3, r8
 80049fe:	4622      	mov	r2, r4
 8004a00:	4639      	mov	r1, r7
 8004a02:	4628      	mov	r0, r5
 8004a04:	f7ff fee0 	bl	80047c8 <swapfunc>
 8004a08:	e00c      	b.n	8004a24 <qsort+0x1ea>
 8004a0a:	1b2f      	subs	r7, r5, r4
 8004a0c:	4629      	mov	r1, r5
 8004a0e:	4638      	mov	r0, r7
 8004a10:	47d0      	blx	sl
 8004a12:	2800      	cmp	r0, #0
 8004a14:	dd09      	ble.n	8004a2a <qsort+0x1f0>
 8004a16:	f1b8 0f00 	cmp.w	r8, #0
 8004a1a:	d1ef      	bne.n	80049fc <qsort+0x1c2>
 8004a1c:	682b      	ldr	r3, [r5, #0]
 8004a1e:	683a      	ldr	r2, [r7, #0]
 8004a20:	602a      	str	r2, [r5, #0]
 8004a22:	603b      	str	r3, [r7, #0]
 8004a24:	463d      	mov	r5, r7
 8004a26:	42ae      	cmp	r6, r5
 8004a28:	d3ef      	bcc.n	8004a0a <qsort+0x1d0>
 8004a2a:	9b01      	ldr	r3, [sp, #4]
 8004a2c:	4423      	add	r3, r4
 8004a2e:	9301      	str	r3, [sp, #4]
 8004a30:	e7bb      	b.n	80049aa <qsort+0x170>
 8004a32:	ebab 0305 	sub.w	r3, fp, r5
 8004a36:	1baa      	subs	r2, r5, r6
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	bfa8      	it	ge
 8004a3c:	461a      	movge	r2, r3
 8004a3e:	9301      	str	r3, [sp, #4]
 8004a40:	b12a      	cbz	r2, 8004a4e <qsort+0x214>
 8004a42:	4643      	mov	r3, r8
 8004a44:	ebab 0102 	sub.w	r1, fp, r2
 8004a48:	4630      	mov	r0, r6
 8004a4a:	f7ff febd 	bl	80047c8 <swapfunc>
 8004a4e:	9b03      	ldr	r3, [sp, #12]
 8004a50:	eba3 0209 	sub.w	r2, r3, r9
 8004a54:	eba9 0707 	sub.w	r7, r9, r7
 8004a58:	1b12      	subs	r2, r2, r4
 8004a5a:	42ba      	cmp	r2, r7
 8004a5c:	bf28      	it	cs
 8004a5e:	463a      	movcs	r2, r7
 8004a60:	b12a      	cbz	r2, 8004a6e <qsort+0x234>
 8004a62:	9903      	ldr	r1, [sp, #12]
 8004a64:	4643      	mov	r3, r8
 8004a66:	1a89      	subs	r1, r1, r2
 8004a68:	4658      	mov	r0, fp
 8004a6a:	f7ff fead 	bl	80047c8 <swapfunc>
 8004a6e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8004a72:	9b03      	ldr	r3, [sp, #12]
 8004a74:	454f      	cmp	r7, r9
 8004a76:	eba3 0007 	sub.w	r0, r3, r7
 8004a7a:	d904      	bls.n	8004a86 <qsort+0x24c>
 8004a7c:	4633      	mov	r3, r6
 8004a7e:	46b9      	mov	r9, r7
 8004a80:	9f01      	ldr	r7, [sp, #4]
 8004a82:	4606      	mov	r6, r0
 8004a84:	4618      	mov	r0, r3
 8004a86:	42a7      	cmp	r7, r4
 8004a88:	d921      	bls.n	8004ace <qsort+0x294>
 8004a8a:	fbb7 f1f4 	udiv	r1, r7, r4
 8004a8e:	9b02      	ldr	r3, [sp, #8]
 8004a90:	2b07      	cmp	r3, #7
 8004a92:	d80d      	bhi.n	8004ab0 <qsort+0x276>
 8004a94:	fbb9 f7f4 	udiv	r7, r9, r4
 8004a98:	aa16      	add	r2, sp, #88	; 0x58
 8004a9a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004a9e:	f843 6c40 	str.w	r6, [r3, #-64]
 8004aa2:	f843 7c3c 	str.w	r7, [r3, #-60]
 8004aa6:	9b02      	ldr	r3, [sp, #8]
 8004aa8:	3301      	adds	r3, #1
 8004aaa:	9302      	str	r3, [sp, #8]
 8004aac:	4606      	mov	r6, r0
 8004aae:	e6d5      	b.n	800485c <qsort+0x22>
 8004ab0:	4653      	mov	r3, sl
 8004ab2:	4622      	mov	r2, r4
 8004ab4:	f7ff fec1 	bl	800483a <qsort>
 8004ab8:	45a1      	cmp	r9, r4
 8004aba:	d80b      	bhi.n	8004ad4 <qsort+0x29a>
 8004abc:	9b02      	ldr	r3, [sp, #8]
 8004abe:	aa16      	add	r2, sp, #88	; 0x58
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	9302      	str	r3, [sp, #8]
 8004ac4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004ac8:	e953 0110 	ldrd	r0, r1, [r3, #-64]	; 0x40
 8004acc:	e7ee      	b.n	8004aac <qsort+0x272>
 8004ace:	45a1      	cmp	r9, r4
 8004ad0:	f67f aed1 	bls.w	8004876 <qsort+0x3c>
 8004ad4:	fbb9 f1f4 	udiv	r1, r9, r4
 8004ad8:	4630      	mov	r0, r6
 8004ada:	e7e7      	b.n	8004aac <qsort+0x272>

08004adc <siprintf>:
 8004adc:	b40e      	push	{r1, r2, r3}
 8004ade:	b500      	push	{lr}
 8004ae0:	b09c      	sub	sp, #112	; 0x70
 8004ae2:	ab1d      	add	r3, sp, #116	; 0x74
 8004ae4:	9002      	str	r0, [sp, #8]
 8004ae6:	9006      	str	r0, [sp, #24]
 8004ae8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004aec:	4809      	ldr	r0, [pc, #36]	; (8004b14 <siprintf+0x38>)
 8004aee:	9107      	str	r1, [sp, #28]
 8004af0:	9104      	str	r1, [sp, #16]
 8004af2:	4909      	ldr	r1, [pc, #36]	; (8004b18 <siprintf+0x3c>)
 8004af4:	f853 2b04 	ldr.w	r2, [r3], #4
 8004af8:	9105      	str	r1, [sp, #20]
 8004afa:	6800      	ldr	r0, [r0, #0]
 8004afc:	9301      	str	r3, [sp, #4]
 8004afe:	a902      	add	r1, sp, #8
 8004b00:	f001 fb26 	bl	8006150 <_svfiprintf_r>
 8004b04:	9b02      	ldr	r3, [sp, #8]
 8004b06:	2200      	movs	r2, #0
 8004b08:	701a      	strb	r2, [r3, #0]
 8004b0a:	b01c      	add	sp, #112	; 0x70
 8004b0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b10:	b003      	add	sp, #12
 8004b12:	4770      	bx	lr
 8004b14:	2000000c 	.word	0x2000000c
 8004b18:	ffff0208 	.word	0xffff0208

08004b1c <quorem>:
 8004b1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b20:	6903      	ldr	r3, [r0, #16]
 8004b22:	690c      	ldr	r4, [r1, #16]
 8004b24:	42a3      	cmp	r3, r4
 8004b26:	4607      	mov	r7, r0
 8004b28:	f2c0 8081 	blt.w	8004c2e <quorem+0x112>
 8004b2c:	3c01      	subs	r4, #1
 8004b2e:	f101 0814 	add.w	r8, r1, #20
 8004b32:	f100 0514 	add.w	r5, r0, #20
 8004b36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b3a:	9301      	str	r3, [sp, #4]
 8004b3c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004b40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b44:	3301      	adds	r3, #1
 8004b46:	429a      	cmp	r2, r3
 8004b48:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004b4c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004b50:	fbb2 f6f3 	udiv	r6, r2, r3
 8004b54:	d331      	bcc.n	8004bba <quorem+0x9e>
 8004b56:	f04f 0e00 	mov.w	lr, #0
 8004b5a:	4640      	mov	r0, r8
 8004b5c:	46ac      	mov	ip, r5
 8004b5e:	46f2      	mov	sl, lr
 8004b60:	f850 2b04 	ldr.w	r2, [r0], #4
 8004b64:	b293      	uxth	r3, r2
 8004b66:	fb06 e303 	mla	r3, r6, r3, lr
 8004b6a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	ebaa 0303 	sub.w	r3, sl, r3
 8004b74:	0c12      	lsrs	r2, r2, #16
 8004b76:	f8dc a000 	ldr.w	sl, [ip]
 8004b7a:	fb06 e202 	mla	r2, r6, r2, lr
 8004b7e:	fa13 f38a 	uxtah	r3, r3, sl
 8004b82:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004b86:	fa1f fa82 	uxth.w	sl, r2
 8004b8a:	f8dc 2000 	ldr.w	r2, [ip]
 8004b8e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8004b92:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b9c:	4581      	cmp	r9, r0
 8004b9e:	f84c 3b04 	str.w	r3, [ip], #4
 8004ba2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004ba6:	d2db      	bcs.n	8004b60 <quorem+0x44>
 8004ba8:	f855 300b 	ldr.w	r3, [r5, fp]
 8004bac:	b92b      	cbnz	r3, 8004bba <quorem+0x9e>
 8004bae:	9b01      	ldr	r3, [sp, #4]
 8004bb0:	3b04      	subs	r3, #4
 8004bb2:	429d      	cmp	r5, r3
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	d32e      	bcc.n	8004c16 <quorem+0xfa>
 8004bb8:	613c      	str	r4, [r7, #16]
 8004bba:	4638      	mov	r0, r7
 8004bbc:	f001 f8b2 	bl	8005d24 <__mcmp>
 8004bc0:	2800      	cmp	r0, #0
 8004bc2:	db24      	blt.n	8004c0e <quorem+0xf2>
 8004bc4:	3601      	adds	r6, #1
 8004bc6:	4628      	mov	r0, r5
 8004bc8:	f04f 0c00 	mov.w	ip, #0
 8004bcc:	f858 2b04 	ldr.w	r2, [r8], #4
 8004bd0:	f8d0 e000 	ldr.w	lr, [r0]
 8004bd4:	b293      	uxth	r3, r2
 8004bd6:	ebac 0303 	sub.w	r3, ip, r3
 8004bda:	0c12      	lsrs	r2, r2, #16
 8004bdc:	fa13 f38e 	uxtah	r3, r3, lr
 8004be0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004be4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004bee:	45c1      	cmp	r9, r8
 8004bf0:	f840 3b04 	str.w	r3, [r0], #4
 8004bf4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004bf8:	d2e8      	bcs.n	8004bcc <quorem+0xb0>
 8004bfa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004bfe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c02:	b922      	cbnz	r2, 8004c0e <quorem+0xf2>
 8004c04:	3b04      	subs	r3, #4
 8004c06:	429d      	cmp	r5, r3
 8004c08:	461a      	mov	r2, r3
 8004c0a:	d30a      	bcc.n	8004c22 <quorem+0x106>
 8004c0c:	613c      	str	r4, [r7, #16]
 8004c0e:	4630      	mov	r0, r6
 8004c10:	b003      	add	sp, #12
 8004c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c16:	6812      	ldr	r2, [r2, #0]
 8004c18:	3b04      	subs	r3, #4
 8004c1a:	2a00      	cmp	r2, #0
 8004c1c:	d1cc      	bne.n	8004bb8 <quorem+0x9c>
 8004c1e:	3c01      	subs	r4, #1
 8004c20:	e7c7      	b.n	8004bb2 <quorem+0x96>
 8004c22:	6812      	ldr	r2, [r2, #0]
 8004c24:	3b04      	subs	r3, #4
 8004c26:	2a00      	cmp	r2, #0
 8004c28:	d1f0      	bne.n	8004c0c <quorem+0xf0>
 8004c2a:	3c01      	subs	r4, #1
 8004c2c:	e7eb      	b.n	8004c06 <quorem+0xea>
 8004c2e:	2000      	movs	r0, #0
 8004c30:	e7ee      	b.n	8004c10 <quorem+0xf4>
 8004c32:	0000      	movs	r0, r0
 8004c34:	0000      	movs	r0, r0
	...

08004c38 <_dtoa_r>:
 8004c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c3c:	ed2d 8b02 	vpush	{d8}
 8004c40:	ec57 6b10 	vmov	r6, r7, d0
 8004c44:	b095      	sub	sp, #84	; 0x54
 8004c46:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004c48:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004c4c:	9105      	str	r1, [sp, #20]
 8004c4e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8004c52:	4604      	mov	r4, r0
 8004c54:	9209      	str	r2, [sp, #36]	; 0x24
 8004c56:	930f      	str	r3, [sp, #60]	; 0x3c
 8004c58:	b975      	cbnz	r5, 8004c78 <_dtoa_r+0x40>
 8004c5a:	2010      	movs	r0, #16
 8004c5c:	f000 fddc 	bl	8005818 <malloc>
 8004c60:	4602      	mov	r2, r0
 8004c62:	6260      	str	r0, [r4, #36]	; 0x24
 8004c64:	b920      	cbnz	r0, 8004c70 <_dtoa_r+0x38>
 8004c66:	4bb2      	ldr	r3, [pc, #712]	; (8004f30 <_dtoa_r+0x2f8>)
 8004c68:	21ea      	movs	r1, #234	; 0xea
 8004c6a:	48b2      	ldr	r0, [pc, #712]	; (8004f34 <_dtoa_r+0x2fc>)
 8004c6c:	f001 fb80 	bl	8006370 <__assert_func>
 8004c70:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004c74:	6005      	str	r5, [r0, #0]
 8004c76:	60c5      	str	r5, [r0, #12]
 8004c78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c7a:	6819      	ldr	r1, [r3, #0]
 8004c7c:	b151      	cbz	r1, 8004c94 <_dtoa_r+0x5c>
 8004c7e:	685a      	ldr	r2, [r3, #4]
 8004c80:	604a      	str	r2, [r1, #4]
 8004c82:	2301      	movs	r3, #1
 8004c84:	4093      	lsls	r3, r2
 8004c86:	608b      	str	r3, [r1, #8]
 8004c88:	4620      	mov	r0, r4
 8004c8a:	f000 fe0d 	bl	80058a8 <_Bfree>
 8004c8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c90:	2200      	movs	r2, #0
 8004c92:	601a      	str	r2, [r3, #0]
 8004c94:	1e3b      	subs	r3, r7, #0
 8004c96:	bfb9      	ittee	lt
 8004c98:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004c9c:	9303      	strlt	r3, [sp, #12]
 8004c9e:	2300      	movge	r3, #0
 8004ca0:	f8c8 3000 	strge.w	r3, [r8]
 8004ca4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8004ca8:	4ba3      	ldr	r3, [pc, #652]	; (8004f38 <_dtoa_r+0x300>)
 8004caa:	bfbc      	itt	lt
 8004cac:	2201      	movlt	r2, #1
 8004cae:	f8c8 2000 	strlt.w	r2, [r8]
 8004cb2:	ea33 0309 	bics.w	r3, r3, r9
 8004cb6:	d11b      	bne.n	8004cf0 <_dtoa_r+0xb8>
 8004cb8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004cba:	f242 730f 	movw	r3, #9999	; 0x270f
 8004cbe:	6013      	str	r3, [r2, #0]
 8004cc0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004cc4:	4333      	orrs	r3, r6
 8004cc6:	f000 857a 	beq.w	80057be <_dtoa_r+0xb86>
 8004cca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004ccc:	b963      	cbnz	r3, 8004ce8 <_dtoa_r+0xb0>
 8004cce:	4b9b      	ldr	r3, [pc, #620]	; (8004f3c <_dtoa_r+0x304>)
 8004cd0:	e024      	b.n	8004d1c <_dtoa_r+0xe4>
 8004cd2:	4b9b      	ldr	r3, [pc, #620]	; (8004f40 <_dtoa_r+0x308>)
 8004cd4:	9300      	str	r3, [sp, #0]
 8004cd6:	3308      	adds	r3, #8
 8004cd8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004cda:	6013      	str	r3, [r2, #0]
 8004cdc:	9800      	ldr	r0, [sp, #0]
 8004cde:	b015      	add	sp, #84	; 0x54
 8004ce0:	ecbd 8b02 	vpop	{d8}
 8004ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ce8:	4b94      	ldr	r3, [pc, #592]	; (8004f3c <_dtoa_r+0x304>)
 8004cea:	9300      	str	r3, [sp, #0]
 8004cec:	3303      	adds	r3, #3
 8004cee:	e7f3      	b.n	8004cd8 <_dtoa_r+0xa0>
 8004cf0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	ec51 0b17 	vmov	r0, r1, d7
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8004d00:	f7fb feea 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d04:	4680      	mov	r8, r0
 8004d06:	b158      	cbz	r0, 8004d20 <_dtoa_r+0xe8>
 8004d08:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	6013      	str	r3, [r2, #0]
 8004d0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	f000 8551 	beq.w	80057b8 <_dtoa_r+0xb80>
 8004d16:	488b      	ldr	r0, [pc, #556]	; (8004f44 <_dtoa_r+0x30c>)
 8004d18:	6018      	str	r0, [r3, #0]
 8004d1a:	1e43      	subs	r3, r0, #1
 8004d1c:	9300      	str	r3, [sp, #0]
 8004d1e:	e7dd      	b.n	8004cdc <_dtoa_r+0xa4>
 8004d20:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8004d24:	aa12      	add	r2, sp, #72	; 0x48
 8004d26:	a913      	add	r1, sp, #76	; 0x4c
 8004d28:	4620      	mov	r0, r4
 8004d2a:	f001 f89f 	bl	8005e6c <__d2b>
 8004d2e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004d32:	4683      	mov	fp, r0
 8004d34:	2d00      	cmp	r5, #0
 8004d36:	d07c      	beq.n	8004e32 <_dtoa_r+0x1fa>
 8004d38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d3a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8004d3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d42:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8004d46:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004d4a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004d4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004d52:	4b7d      	ldr	r3, [pc, #500]	; (8004f48 <_dtoa_r+0x310>)
 8004d54:	2200      	movs	r2, #0
 8004d56:	4630      	mov	r0, r6
 8004d58:	4639      	mov	r1, r7
 8004d5a:	f7fb fa9d 	bl	8000298 <__aeabi_dsub>
 8004d5e:	a36e      	add	r3, pc, #440	; (adr r3, 8004f18 <_dtoa_r+0x2e0>)
 8004d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d64:	f7fb fc50 	bl	8000608 <__aeabi_dmul>
 8004d68:	a36d      	add	r3, pc, #436	; (adr r3, 8004f20 <_dtoa_r+0x2e8>)
 8004d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d6e:	f7fb fa95 	bl	800029c <__adddf3>
 8004d72:	4606      	mov	r6, r0
 8004d74:	4628      	mov	r0, r5
 8004d76:	460f      	mov	r7, r1
 8004d78:	f7fb fbdc 	bl	8000534 <__aeabi_i2d>
 8004d7c:	a36a      	add	r3, pc, #424	; (adr r3, 8004f28 <_dtoa_r+0x2f0>)
 8004d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d82:	f7fb fc41 	bl	8000608 <__aeabi_dmul>
 8004d86:	4602      	mov	r2, r0
 8004d88:	460b      	mov	r3, r1
 8004d8a:	4630      	mov	r0, r6
 8004d8c:	4639      	mov	r1, r7
 8004d8e:	f7fb fa85 	bl	800029c <__adddf3>
 8004d92:	4606      	mov	r6, r0
 8004d94:	460f      	mov	r7, r1
 8004d96:	f7fb fee7 	bl	8000b68 <__aeabi_d2iz>
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	4682      	mov	sl, r0
 8004d9e:	2300      	movs	r3, #0
 8004da0:	4630      	mov	r0, r6
 8004da2:	4639      	mov	r1, r7
 8004da4:	f7fb fea2 	bl	8000aec <__aeabi_dcmplt>
 8004da8:	b148      	cbz	r0, 8004dbe <_dtoa_r+0x186>
 8004daa:	4650      	mov	r0, sl
 8004dac:	f7fb fbc2 	bl	8000534 <__aeabi_i2d>
 8004db0:	4632      	mov	r2, r6
 8004db2:	463b      	mov	r3, r7
 8004db4:	f7fb fe90 	bl	8000ad8 <__aeabi_dcmpeq>
 8004db8:	b908      	cbnz	r0, 8004dbe <_dtoa_r+0x186>
 8004dba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004dbe:	f1ba 0f16 	cmp.w	sl, #22
 8004dc2:	d854      	bhi.n	8004e6e <_dtoa_r+0x236>
 8004dc4:	4b61      	ldr	r3, [pc, #388]	; (8004f4c <_dtoa_r+0x314>)
 8004dc6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004dd2:	f7fb fe8b 	bl	8000aec <__aeabi_dcmplt>
 8004dd6:	2800      	cmp	r0, #0
 8004dd8:	d04b      	beq.n	8004e72 <_dtoa_r+0x23a>
 8004dda:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004dde:	2300      	movs	r3, #0
 8004de0:	930e      	str	r3, [sp, #56]	; 0x38
 8004de2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004de4:	1b5d      	subs	r5, r3, r5
 8004de6:	1e6b      	subs	r3, r5, #1
 8004de8:	9304      	str	r3, [sp, #16]
 8004dea:	bf43      	ittte	mi
 8004dec:	2300      	movmi	r3, #0
 8004dee:	f1c5 0801 	rsbmi	r8, r5, #1
 8004df2:	9304      	strmi	r3, [sp, #16]
 8004df4:	f04f 0800 	movpl.w	r8, #0
 8004df8:	f1ba 0f00 	cmp.w	sl, #0
 8004dfc:	db3b      	blt.n	8004e76 <_dtoa_r+0x23e>
 8004dfe:	9b04      	ldr	r3, [sp, #16]
 8004e00:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8004e04:	4453      	add	r3, sl
 8004e06:	9304      	str	r3, [sp, #16]
 8004e08:	2300      	movs	r3, #0
 8004e0a:	9306      	str	r3, [sp, #24]
 8004e0c:	9b05      	ldr	r3, [sp, #20]
 8004e0e:	2b09      	cmp	r3, #9
 8004e10:	d869      	bhi.n	8004ee6 <_dtoa_r+0x2ae>
 8004e12:	2b05      	cmp	r3, #5
 8004e14:	bfc4      	itt	gt
 8004e16:	3b04      	subgt	r3, #4
 8004e18:	9305      	strgt	r3, [sp, #20]
 8004e1a:	9b05      	ldr	r3, [sp, #20]
 8004e1c:	f1a3 0302 	sub.w	r3, r3, #2
 8004e20:	bfcc      	ite	gt
 8004e22:	2500      	movgt	r5, #0
 8004e24:	2501      	movle	r5, #1
 8004e26:	2b03      	cmp	r3, #3
 8004e28:	d869      	bhi.n	8004efe <_dtoa_r+0x2c6>
 8004e2a:	e8df f003 	tbb	[pc, r3]
 8004e2e:	4e2c      	.short	0x4e2c
 8004e30:	5a4c      	.short	0x5a4c
 8004e32:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8004e36:	441d      	add	r5, r3
 8004e38:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004e3c:	2b20      	cmp	r3, #32
 8004e3e:	bfc1      	itttt	gt
 8004e40:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004e44:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004e48:	fa09 f303 	lslgt.w	r3, r9, r3
 8004e4c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004e50:	bfda      	itte	le
 8004e52:	f1c3 0320 	rsble	r3, r3, #32
 8004e56:	fa06 f003 	lslle.w	r0, r6, r3
 8004e5a:	4318      	orrgt	r0, r3
 8004e5c:	f7fb fb5a 	bl	8000514 <__aeabi_ui2d>
 8004e60:	2301      	movs	r3, #1
 8004e62:	4606      	mov	r6, r0
 8004e64:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004e68:	3d01      	subs	r5, #1
 8004e6a:	9310      	str	r3, [sp, #64]	; 0x40
 8004e6c:	e771      	b.n	8004d52 <_dtoa_r+0x11a>
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e7b6      	b.n	8004de0 <_dtoa_r+0x1a8>
 8004e72:	900e      	str	r0, [sp, #56]	; 0x38
 8004e74:	e7b5      	b.n	8004de2 <_dtoa_r+0x1aa>
 8004e76:	f1ca 0300 	rsb	r3, sl, #0
 8004e7a:	9306      	str	r3, [sp, #24]
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	eba8 080a 	sub.w	r8, r8, sl
 8004e82:	930d      	str	r3, [sp, #52]	; 0x34
 8004e84:	e7c2      	b.n	8004e0c <_dtoa_r+0x1d4>
 8004e86:	2300      	movs	r3, #0
 8004e88:	9308      	str	r3, [sp, #32]
 8004e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	dc39      	bgt.n	8004f04 <_dtoa_r+0x2cc>
 8004e90:	f04f 0901 	mov.w	r9, #1
 8004e94:	f8cd 9004 	str.w	r9, [sp, #4]
 8004e98:	464b      	mov	r3, r9
 8004e9a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8004e9e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	6042      	str	r2, [r0, #4]
 8004ea4:	2204      	movs	r2, #4
 8004ea6:	f102 0614 	add.w	r6, r2, #20
 8004eaa:	429e      	cmp	r6, r3
 8004eac:	6841      	ldr	r1, [r0, #4]
 8004eae:	d92f      	bls.n	8004f10 <_dtoa_r+0x2d8>
 8004eb0:	4620      	mov	r0, r4
 8004eb2:	f000 fcb9 	bl	8005828 <_Balloc>
 8004eb6:	9000      	str	r0, [sp, #0]
 8004eb8:	2800      	cmp	r0, #0
 8004eba:	d14b      	bne.n	8004f54 <_dtoa_r+0x31c>
 8004ebc:	4b24      	ldr	r3, [pc, #144]	; (8004f50 <_dtoa_r+0x318>)
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004ec4:	e6d1      	b.n	8004c6a <_dtoa_r+0x32>
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e7de      	b.n	8004e88 <_dtoa_r+0x250>
 8004eca:	2300      	movs	r3, #0
 8004ecc:	9308      	str	r3, [sp, #32]
 8004ece:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ed0:	eb0a 0903 	add.w	r9, sl, r3
 8004ed4:	f109 0301 	add.w	r3, r9, #1
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	9301      	str	r3, [sp, #4]
 8004edc:	bfb8      	it	lt
 8004ede:	2301      	movlt	r3, #1
 8004ee0:	e7dd      	b.n	8004e9e <_dtoa_r+0x266>
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e7f2      	b.n	8004ecc <_dtoa_r+0x294>
 8004ee6:	2501      	movs	r5, #1
 8004ee8:	2300      	movs	r3, #0
 8004eea:	9305      	str	r3, [sp, #20]
 8004eec:	9508      	str	r5, [sp, #32]
 8004eee:	f04f 39ff 	mov.w	r9, #4294967295
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f8cd 9004 	str.w	r9, [sp, #4]
 8004ef8:	2312      	movs	r3, #18
 8004efa:	9209      	str	r2, [sp, #36]	; 0x24
 8004efc:	e7cf      	b.n	8004e9e <_dtoa_r+0x266>
 8004efe:	2301      	movs	r3, #1
 8004f00:	9308      	str	r3, [sp, #32]
 8004f02:	e7f4      	b.n	8004eee <_dtoa_r+0x2b6>
 8004f04:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8004f08:	f8cd 9004 	str.w	r9, [sp, #4]
 8004f0c:	464b      	mov	r3, r9
 8004f0e:	e7c6      	b.n	8004e9e <_dtoa_r+0x266>
 8004f10:	3101      	adds	r1, #1
 8004f12:	6041      	str	r1, [r0, #4]
 8004f14:	0052      	lsls	r2, r2, #1
 8004f16:	e7c6      	b.n	8004ea6 <_dtoa_r+0x26e>
 8004f18:	636f4361 	.word	0x636f4361
 8004f1c:	3fd287a7 	.word	0x3fd287a7
 8004f20:	8b60c8b3 	.word	0x8b60c8b3
 8004f24:	3fc68a28 	.word	0x3fc68a28
 8004f28:	509f79fb 	.word	0x509f79fb
 8004f2c:	3fd34413 	.word	0x3fd34413
 8004f30:	080075f5 	.word	0x080075f5
 8004f34:	0800760c 	.word	0x0800760c
 8004f38:	7ff00000 	.word	0x7ff00000
 8004f3c:	080075f1 	.word	0x080075f1
 8004f40:	080075e8 	.word	0x080075e8
 8004f44:	080075c5 	.word	0x080075c5
 8004f48:	3ff80000 	.word	0x3ff80000
 8004f4c:	08007708 	.word	0x08007708
 8004f50:	0800766b 	.word	0x0800766b
 8004f54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f56:	9a00      	ldr	r2, [sp, #0]
 8004f58:	601a      	str	r2, [r3, #0]
 8004f5a:	9b01      	ldr	r3, [sp, #4]
 8004f5c:	2b0e      	cmp	r3, #14
 8004f5e:	f200 80ad 	bhi.w	80050bc <_dtoa_r+0x484>
 8004f62:	2d00      	cmp	r5, #0
 8004f64:	f000 80aa 	beq.w	80050bc <_dtoa_r+0x484>
 8004f68:	f1ba 0f00 	cmp.w	sl, #0
 8004f6c:	dd36      	ble.n	8004fdc <_dtoa_r+0x3a4>
 8004f6e:	4ac3      	ldr	r2, [pc, #780]	; (800527c <_dtoa_r+0x644>)
 8004f70:	f00a 030f 	and.w	r3, sl, #15
 8004f74:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004f78:	ed93 7b00 	vldr	d7, [r3]
 8004f7c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004f80:	ea4f 172a 	mov.w	r7, sl, asr #4
 8004f84:	eeb0 8a47 	vmov.f32	s16, s14
 8004f88:	eef0 8a67 	vmov.f32	s17, s15
 8004f8c:	d016      	beq.n	8004fbc <_dtoa_r+0x384>
 8004f8e:	4bbc      	ldr	r3, [pc, #752]	; (8005280 <_dtoa_r+0x648>)
 8004f90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004f94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004f98:	f7fb fc60 	bl	800085c <__aeabi_ddiv>
 8004f9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004fa0:	f007 070f 	and.w	r7, r7, #15
 8004fa4:	2503      	movs	r5, #3
 8004fa6:	4eb6      	ldr	r6, [pc, #728]	; (8005280 <_dtoa_r+0x648>)
 8004fa8:	b957      	cbnz	r7, 8004fc0 <_dtoa_r+0x388>
 8004faa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fae:	ec53 2b18 	vmov	r2, r3, d8
 8004fb2:	f7fb fc53 	bl	800085c <__aeabi_ddiv>
 8004fb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004fba:	e029      	b.n	8005010 <_dtoa_r+0x3d8>
 8004fbc:	2502      	movs	r5, #2
 8004fbe:	e7f2      	b.n	8004fa6 <_dtoa_r+0x36e>
 8004fc0:	07f9      	lsls	r1, r7, #31
 8004fc2:	d508      	bpl.n	8004fd6 <_dtoa_r+0x39e>
 8004fc4:	ec51 0b18 	vmov	r0, r1, d8
 8004fc8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004fcc:	f7fb fb1c 	bl	8000608 <__aeabi_dmul>
 8004fd0:	ec41 0b18 	vmov	d8, r0, r1
 8004fd4:	3501      	adds	r5, #1
 8004fd6:	107f      	asrs	r7, r7, #1
 8004fd8:	3608      	adds	r6, #8
 8004fda:	e7e5      	b.n	8004fa8 <_dtoa_r+0x370>
 8004fdc:	f000 80a6 	beq.w	800512c <_dtoa_r+0x4f4>
 8004fe0:	f1ca 0600 	rsb	r6, sl, #0
 8004fe4:	4ba5      	ldr	r3, [pc, #660]	; (800527c <_dtoa_r+0x644>)
 8004fe6:	4fa6      	ldr	r7, [pc, #664]	; (8005280 <_dtoa_r+0x648>)
 8004fe8:	f006 020f 	and.w	r2, r6, #15
 8004fec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004ff8:	f7fb fb06 	bl	8000608 <__aeabi_dmul>
 8004ffc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005000:	1136      	asrs	r6, r6, #4
 8005002:	2300      	movs	r3, #0
 8005004:	2502      	movs	r5, #2
 8005006:	2e00      	cmp	r6, #0
 8005008:	f040 8085 	bne.w	8005116 <_dtoa_r+0x4de>
 800500c:	2b00      	cmp	r3, #0
 800500e:	d1d2      	bne.n	8004fb6 <_dtoa_r+0x37e>
 8005010:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005012:	2b00      	cmp	r3, #0
 8005014:	f000 808c 	beq.w	8005130 <_dtoa_r+0x4f8>
 8005018:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800501c:	4b99      	ldr	r3, [pc, #612]	; (8005284 <_dtoa_r+0x64c>)
 800501e:	2200      	movs	r2, #0
 8005020:	4630      	mov	r0, r6
 8005022:	4639      	mov	r1, r7
 8005024:	f7fb fd62 	bl	8000aec <__aeabi_dcmplt>
 8005028:	2800      	cmp	r0, #0
 800502a:	f000 8081 	beq.w	8005130 <_dtoa_r+0x4f8>
 800502e:	9b01      	ldr	r3, [sp, #4]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d07d      	beq.n	8005130 <_dtoa_r+0x4f8>
 8005034:	f1b9 0f00 	cmp.w	r9, #0
 8005038:	dd3c      	ble.n	80050b4 <_dtoa_r+0x47c>
 800503a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800503e:	9307      	str	r3, [sp, #28]
 8005040:	2200      	movs	r2, #0
 8005042:	4b91      	ldr	r3, [pc, #580]	; (8005288 <_dtoa_r+0x650>)
 8005044:	4630      	mov	r0, r6
 8005046:	4639      	mov	r1, r7
 8005048:	f7fb fade 	bl	8000608 <__aeabi_dmul>
 800504c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005050:	3501      	adds	r5, #1
 8005052:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005056:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800505a:	4628      	mov	r0, r5
 800505c:	f7fb fa6a 	bl	8000534 <__aeabi_i2d>
 8005060:	4632      	mov	r2, r6
 8005062:	463b      	mov	r3, r7
 8005064:	f7fb fad0 	bl	8000608 <__aeabi_dmul>
 8005068:	4b88      	ldr	r3, [pc, #544]	; (800528c <_dtoa_r+0x654>)
 800506a:	2200      	movs	r2, #0
 800506c:	f7fb f916 	bl	800029c <__adddf3>
 8005070:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005074:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005078:	9303      	str	r3, [sp, #12]
 800507a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800507c:	2b00      	cmp	r3, #0
 800507e:	d15c      	bne.n	800513a <_dtoa_r+0x502>
 8005080:	4b83      	ldr	r3, [pc, #524]	; (8005290 <_dtoa_r+0x658>)
 8005082:	2200      	movs	r2, #0
 8005084:	4630      	mov	r0, r6
 8005086:	4639      	mov	r1, r7
 8005088:	f7fb f906 	bl	8000298 <__aeabi_dsub>
 800508c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005090:	4606      	mov	r6, r0
 8005092:	460f      	mov	r7, r1
 8005094:	f7fb fd48 	bl	8000b28 <__aeabi_dcmpgt>
 8005098:	2800      	cmp	r0, #0
 800509a:	f040 8296 	bne.w	80055ca <_dtoa_r+0x992>
 800509e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80050a2:	4630      	mov	r0, r6
 80050a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80050a8:	4639      	mov	r1, r7
 80050aa:	f7fb fd1f 	bl	8000aec <__aeabi_dcmplt>
 80050ae:	2800      	cmp	r0, #0
 80050b0:	f040 8288 	bne.w	80055c4 <_dtoa_r+0x98c>
 80050b4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80050b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80050bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80050be:	2b00      	cmp	r3, #0
 80050c0:	f2c0 8158 	blt.w	8005374 <_dtoa_r+0x73c>
 80050c4:	f1ba 0f0e 	cmp.w	sl, #14
 80050c8:	f300 8154 	bgt.w	8005374 <_dtoa_r+0x73c>
 80050cc:	4b6b      	ldr	r3, [pc, #428]	; (800527c <_dtoa_r+0x644>)
 80050ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80050d2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80050d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050d8:	2b00      	cmp	r3, #0
 80050da:	f280 80e3 	bge.w	80052a4 <_dtoa_r+0x66c>
 80050de:	9b01      	ldr	r3, [sp, #4]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f300 80df 	bgt.w	80052a4 <_dtoa_r+0x66c>
 80050e6:	f040 826d 	bne.w	80055c4 <_dtoa_r+0x98c>
 80050ea:	4b69      	ldr	r3, [pc, #420]	; (8005290 <_dtoa_r+0x658>)
 80050ec:	2200      	movs	r2, #0
 80050ee:	4640      	mov	r0, r8
 80050f0:	4649      	mov	r1, r9
 80050f2:	f7fb fa89 	bl	8000608 <__aeabi_dmul>
 80050f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80050fa:	f7fb fd0b 	bl	8000b14 <__aeabi_dcmpge>
 80050fe:	9e01      	ldr	r6, [sp, #4]
 8005100:	4637      	mov	r7, r6
 8005102:	2800      	cmp	r0, #0
 8005104:	f040 8243 	bne.w	800558e <_dtoa_r+0x956>
 8005108:	9d00      	ldr	r5, [sp, #0]
 800510a:	2331      	movs	r3, #49	; 0x31
 800510c:	f805 3b01 	strb.w	r3, [r5], #1
 8005110:	f10a 0a01 	add.w	sl, sl, #1
 8005114:	e23f      	b.n	8005596 <_dtoa_r+0x95e>
 8005116:	07f2      	lsls	r2, r6, #31
 8005118:	d505      	bpl.n	8005126 <_dtoa_r+0x4ee>
 800511a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800511e:	f7fb fa73 	bl	8000608 <__aeabi_dmul>
 8005122:	3501      	adds	r5, #1
 8005124:	2301      	movs	r3, #1
 8005126:	1076      	asrs	r6, r6, #1
 8005128:	3708      	adds	r7, #8
 800512a:	e76c      	b.n	8005006 <_dtoa_r+0x3ce>
 800512c:	2502      	movs	r5, #2
 800512e:	e76f      	b.n	8005010 <_dtoa_r+0x3d8>
 8005130:	9b01      	ldr	r3, [sp, #4]
 8005132:	f8cd a01c 	str.w	sl, [sp, #28]
 8005136:	930c      	str	r3, [sp, #48]	; 0x30
 8005138:	e78d      	b.n	8005056 <_dtoa_r+0x41e>
 800513a:	9900      	ldr	r1, [sp, #0]
 800513c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800513e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005140:	4b4e      	ldr	r3, [pc, #312]	; (800527c <_dtoa_r+0x644>)
 8005142:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005146:	4401      	add	r1, r0
 8005148:	9102      	str	r1, [sp, #8]
 800514a:	9908      	ldr	r1, [sp, #32]
 800514c:	eeb0 8a47 	vmov.f32	s16, s14
 8005150:	eef0 8a67 	vmov.f32	s17, s15
 8005154:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005158:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800515c:	2900      	cmp	r1, #0
 800515e:	d045      	beq.n	80051ec <_dtoa_r+0x5b4>
 8005160:	494c      	ldr	r1, [pc, #304]	; (8005294 <_dtoa_r+0x65c>)
 8005162:	2000      	movs	r0, #0
 8005164:	f7fb fb7a 	bl	800085c <__aeabi_ddiv>
 8005168:	ec53 2b18 	vmov	r2, r3, d8
 800516c:	f7fb f894 	bl	8000298 <__aeabi_dsub>
 8005170:	9d00      	ldr	r5, [sp, #0]
 8005172:	ec41 0b18 	vmov	d8, r0, r1
 8005176:	4639      	mov	r1, r7
 8005178:	4630      	mov	r0, r6
 800517a:	f7fb fcf5 	bl	8000b68 <__aeabi_d2iz>
 800517e:	900c      	str	r0, [sp, #48]	; 0x30
 8005180:	f7fb f9d8 	bl	8000534 <__aeabi_i2d>
 8005184:	4602      	mov	r2, r0
 8005186:	460b      	mov	r3, r1
 8005188:	4630      	mov	r0, r6
 800518a:	4639      	mov	r1, r7
 800518c:	f7fb f884 	bl	8000298 <__aeabi_dsub>
 8005190:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005192:	3330      	adds	r3, #48	; 0x30
 8005194:	f805 3b01 	strb.w	r3, [r5], #1
 8005198:	ec53 2b18 	vmov	r2, r3, d8
 800519c:	4606      	mov	r6, r0
 800519e:	460f      	mov	r7, r1
 80051a0:	f7fb fca4 	bl	8000aec <__aeabi_dcmplt>
 80051a4:	2800      	cmp	r0, #0
 80051a6:	d165      	bne.n	8005274 <_dtoa_r+0x63c>
 80051a8:	4632      	mov	r2, r6
 80051aa:	463b      	mov	r3, r7
 80051ac:	4935      	ldr	r1, [pc, #212]	; (8005284 <_dtoa_r+0x64c>)
 80051ae:	2000      	movs	r0, #0
 80051b0:	f7fb f872 	bl	8000298 <__aeabi_dsub>
 80051b4:	ec53 2b18 	vmov	r2, r3, d8
 80051b8:	f7fb fc98 	bl	8000aec <__aeabi_dcmplt>
 80051bc:	2800      	cmp	r0, #0
 80051be:	f040 80b9 	bne.w	8005334 <_dtoa_r+0x6fc>
 80051c2:	9b02      	ldr	r3, [sp, #8]
 80051c4:	429d      	cmp	r5, r3
 80051c6:	f43f af75 	beq.w	80050b4 <_dtoa_r+0x47c>
 80051ca:	4b2f      	ldr	r3, [pc, #188]	; (8005288 <_dtoa_r+0x650>)
 80051cc:	ec51 0b18 	vmov	r0, r1, d8
 80051d0:	2200      	movs	r2, #0
 80051d2:	f7fb fa19 	bl	8000608 <__aeabi_dmul>
 80051d6:	4b2c      	ldr	r3, [pc, #176]	; (8005288 <_dtoa_r+0x650>)
 80051d8:	ec41 0b18 	vmov	d8, r0, r1
 80051dc:	2200      	movs	r2, #0
 80051de:	4630      	mov	r0, r6
 80051e0:	4639      	mov	r1, r7
 80051e2:	f7fb fa11 	bl	8000608 <__aeabi_dmul>
 80051e6:	4606      	mov	r6, r0
 80051e8:	460f      	mov	r7, r1
 80051ea:	e7c4      	b.n	8005176 <_dtoa_r+0x53e>
 80051ec:	ec51 0b17 	vmov	r0, r1, d7
 80051f0:	f7fb fa0a 	bl	8000608 <__aeabi_dmul>
 80051f4:	9b02      	ldr	r3, [sp, #8]
 80051f6:	9d00      	ldr	r5, [sp, #0]
 80051f8:	930c      	str	r3, [sp, #48]	; 0x30
 80051fa:	ec41 0b18 	vmov	d8, r0, r1
 80051fe:	4639      	mov	r1, r7
 8005200:	4630      	mov	r0, r6
 8005202:	f7fb fcb1 	bl	8000b68 <__aeabi_d2iz>
 8005206:	9011      	str	r0, [sp, #68]	; 0x44
 8005208:	f7fb f994 	bl	8000534 <__aeabi_i2d>
 800520c:	4602      	mov	r2, r0
 800520e:	460b      	mov	r3, r1
 8005210:	4630      	mov	r0, r6
 8005212:	4639      	mov	r1, r7
 8005214:	f7fb f840 	bl	8000298 <__aeabi_dsub>
 8005218:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800521a:	3330      	adds	r3, #48	; 0x30
 800521c:	f805 3b01 	strb.w	r3, [r5], #1
 8005220:	9b02      	ldr	r3, [sp, #8]
 8005222:	429d      	cmp	r5, r3
 8005224:	4606      	mov	r6, r0
 8005226:	460f      	mov	r7, r1
 8005228:	f04f 0200 	mov.w	r2, #0
 800522c:	d134      	bne.n	8005298 <_dtoa_r+0x660>
 800522e:	4b19      	ldr	r3, [pc, #100]	; (8005294 <_dtoa_r+0x65c>)
 8005230:	ec51 0b18 	vmov	r0, r1, d8
 8005234:	f7fb f832 	bl	800029c <__adddf3>
 8005238:	4602      	mov	r2, r0
 800523a:	460b      	mov	r3, r1
 800523c:	4630      	mov	r0, r6
 800523e:	4639      	mov	r1, r7
 8005240:	f7fb fc72 	bl	8000b28 <__aeabi_dcmpgt>
 8005244:	2800      	cmp	r0, #0
 8005246:	d175      	bne.n	8005334 <_dtoa_r+0x6fc>
 8005248:	ec53 2b18 	vmov	r2, r3, d8
 800524c:	4911      	ldr	r1, [pc, #68]	; (8005294 <_dtoa_r+0x65c>)
 800524e:	2000      	movs	r0, #0
 8005250:	f7fb f822 	bl	8000298 <__aeabi_dsub>
 8005254:	4602      	mov	r2, r0
 8005256:	460b      	mov	r3, r1
 8005258:	4630      	mov	r0, r6
 800525a:	4639      	mov	r1, r7
 800525c:	f7fb fc46 	bl	8000aec <__aeabi_dcmplt>
 8005260:	2800      	cmp	r0, #0
 8005262:	f43f af27 	beq.w	80050b4 <_dtoa_r+0x47c>
 8005266:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005268:	1e6b      	subs	r3, r5, #1
 800526a:	930c      	str	r3, [sp, #48]	; 0x30
 800526c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005270:	2b30      	cmp	r3, #48	; 0x30
 8005272:	d0f8      	beq.n	8005266 <_dtoa_r+0x62e>
 8005274:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005278:	e04a      	b.n	8005310 <_dtoa_r+0x6d8>
 800527a:	bf00      	nop
 800527c:	08007708 	.word	0x08007708
 8005280:	080076e0 	.word	0x080076e0
 8005284:	3ff00000 	.word	0x3ff00000
 8005288:	40240000 	.word	0x40240000
 800528c:	401c0000 	.word	0x401c0000
 8005290:	40140000 	.word	0x40140000
 8005294:	3fe00000 	.word	0x3fe00000
 8005298:	4baf      	ldr	r3, [pc, #700]	; (8005558 <_dtoa_r+0x920>)
 800529a:	f7fb f9b5 	bl	8000608 <__aeabi_dmul>
 800529e:	4606      	mov	r6, r0
 80052a0:	460f      	mov	r7, r1
 80052a2:	e7ac      	b.n	80051fe <_dtoa_r+0x5c6>
 80052a4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80052a8:	9d00      	ldr	r5, [sp, #0]
 80052aa:	4642      	mov	r2, r8
 80052ac:	464b      	mov	r3, r9
 80052ae:	4630      	mov	r0, r6
 80052b0:	4639      	mov	r1, r7
 80052b2:	f7fb fad3 	bl	800085c <__aeabi_ddiv>
 80052b6:	f7fb fc57 	bl	8000b68 <__aeabi_d2iz>
 80052ba:	9002      	str	r0, [sp, #8]
 80052bc:	f7fb f93a 	bl	8000534 <__aeabi_i2d>
 80052c0:	4642      	mov	r2, r8
 80052c2:	464b      	mov	r3, r9
 80052c4:	f7fb f9a0 	bl	8000608 <__aeabi_dmul>
 80052c8:	4602      	mov	r2, r0
 80052ca:	460b      	mov	r3, r1
 80052cc:	4630      	mov	r0, r6
 80052ce:	4639      	mov	r1, r7
 80052d0:	f7fa ffe2 	bl	8000298 <__aeabi_dsub>
 80052d4:	9e02      	ldr	r6, [sp, #8]
 80052d6:	9f01      	ldr	r7, [sp, #4]
 80052d8:	3630      	adds	r6, #48	; 0x30
 80052da:	f805 6b01 	strb.w	r6, [r5], #1
 80052de:	9e00      	ldr	r6, [sp, #0]
 80052e0:	1bae      	subs	r6, r5, r6
 80052e2:	42b7      	cmp	r7, r6
 80052e4:	4602      	mov	r2, r0
 80052e6:	460b      	mov	r3, r1
 80052e8:	d137      	bne.n	800535a <_dtoa_r+0x722>
 80052ea:	f7fa ffd7 	bl	800029c <__adddf3>
 80052ee:	4642      	mov	r2, r8
 80052f0:	464b      	mov	r3, r9
 80052f2:	4606      	mov	r6, r0
 80052f4:	460f      	mov	r7, r1
 80052f6:	f7fb fc17 	bl	8000b28 <__aeabi_dcmpgt>
 80052fa:	b9c8      	cbnz	r0, 8005330 <_dtoa_r+0x6f8>
 80052fc:	4642      	mov	r2, r8
 80052fe:	464b      	mov	r3, r9
 8005300:	4630      	mov	r0, r6
 8005302:	4639      	mov	r1, r7
 8005304:	f7fb fbe8 	bl	8000ad8 <__aeabi_dcmpeq>
 8005308:	b110      	cbz	r0, 8005310 <_dtoa_r+0x6d8>
 800530a:	9b02      	ldr	r3, [sp, #8]
 800530c:	07d9      	lsls	r1, r3, #31
 800530e:	d40f      	bmi.n	8005330 <_dtoa_r+0x6f8>
 8005310:	4620      	mov	r0, r4
 8005312:	4659      	mov	r1, fp
 8005314:	f000 fac8 	bl	80058a8 <_Bfree>
 8005318:	2300      	movs	r3, #0
 800531a:	702b      	strb	r3, [r5, #0]
 800531c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800531e:	f10a 0001 	add.w	r0, sl, #1
 8005322:	6018      	str	r0, [r3, #0]
 8005324:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005326:	2b00      	cmp	r3, #0
 8005328:	f43f acd8 	beq.w	8004cdc <_dtoa_r+0xa4>
 800532c:	601d      	str	r5, [r3, #0]
 800532e:	e4d5      	b.n	8004cdc <_dtoa_r+0xa4>
 8005330:	f8cd a01c 	str.w	sl, [sp, #28]
 8005334:	462b      	mov	r3, r5
 8005336:	461d      	mov	r5, r3
 8005338:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800533c:	2a39      	cmp	r2, #57	; 0x39
 800533e:	d108      	bne.n	8005352 <_dtoa_r+0x71a>
 8005340:	9a00      	ldr	r2, [sp, #0]
 8005342:	429a      	cmp	r2, r3
 8005344:	d1f7      	bne.n	8005336 <_dtoa_r+0x6fe>
 8005346:	9a07      	ldr	r2, [sp, #28]
 8005348:	9900      	ldr	r1, [sp, #0]
 800534a:	3201      	adds	r2, #1
 800534c:	9207      	str	r2, [sp, #28]
 800534e:	2230      	movs	r2, #48	; 0x30
 8005350:	700a      	strb	r2, [r1, #0]
 8005352:	781a      	ldrb	r2, [r3, #0]
 8005354:	3201      	adds	r2, #1
 8005356:	701a      	strb	r2, [r3, #0]
 8005358:	e78c      	b.n	8005274 <_dtoa_r+0x63c>
 800535a:	4b7f      	ldr	r3, [pc, #508]	; (8005558 <_dtoa_r+0x920>)
 800535c:	2200      	movs	r2, #0
 800535e:	f7fb f953 	bl	8000608 <__aeabi_dmul>
 8005362:	2200      	movs	r2, #0
 8005364:	2300      	movs	r3, #0
 8005366:	4606      	mov	r6, r0
 8005368:	460f      	mov	r7, r1
 800536a:	f7fb fbb5 	bl	8000ad8 <__aeabi_dcmpeq>
 800536e:	2800      	cmp	r0, #0
 8005370:	d09b      	beq.n	80052aa <_dtoa_r+0x672>
 8005372:	e7cd      	b.n	8005310 <_dtoa_r+0x6d8>
 8005374:	9a08      	ldr	r2, [sp, #32]
 8005376:	2a00      	cmp	r2, #0
 8005378:	f000 80c4 	beq.w	8005504 <_dtoa_r+0x8cc>
 800537c:	9a05      	ldr	r2, [sp, #20]
 800537e:	2a01      	cmp	r2, #1
 8005380:	f300 80a8 	bgt.w	80054d4 <_dtoa_r+0x89c>
 8005384:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005386:	2a00      	cmp	r2, #0
 8005388:	f000 80a0 	beq.w	80054cc <_dtoa_r+0x894>
 800538c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005390:	9e06      	ldr	r6, [sp, #24]
 8005392:	4645      	mov	r5, r8
 8005394:	9a04      	ldr	r2, [sp, #16]
 8005396:	2101      	movs	r1, #1
 8005398:	441a      	add	r2, r3
 800539a:	4620      	mov	r0, r4
 800539c:	4498      	add	r8, r3
 800539e:	9204      	str	r2, [sp, #16]
 80053a0:	f000 fb3e 	bl	8005a20 <__i2b>
 80053a4:	4607      	mov	r7, r0
 80053a6:	2d00      	cmp	r5, #0
 80053a8:	dd0b      	ble.n	80053c2 <_dtoa_r+0x78a>
 80053aa:	9b04      	ldr	r3, [sp, #16]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	dd08      	ble.n	80053c2 <_dtoa_r+0x78a>
 80053b0:	42ab      	cmp	r3, r5
 80053b2:	9a04      	ldr	r2, [sp, #16]
 80053b4:	bfa8      	it	ge
 80053b6:	462b      	movge	r3, r5
 80053b8:	eba8 0803 	sub.w	r8, r8, r3
 80053bc:	1aed      	subs	r5, r5, r3
 80053be:	1ad3      	subs	r3, r2, r3
 80053c0:	9304      	str	r3, [sp, #16]
 80053c2:	9b06      	ldr	r3, [sp, #24]
 80053c4:	b1fb      	cbz	r3, 8005406 <_dtoa_r+0x7ce>
 80053c6:	9b08      	ldr	r3, [sp, #32]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	f000 809f 	beq.w	800550c <_dtoa_r+0x8d4>
 80053ce:	2e00      	cmp	r6, #0
 80053d0:	dd11      	ble.n	80053f6 <_dtoa_r+0x7be>
 80053d2:	4639      	mov	r1, r7
 80053d4:	4632      	mov	r2, r6
 80053d6:	4620      	mov	r0, r4
 80053d8:	f000 fbde 	bl	8005b98 <__pow5mult>
 80053dc:	465a      	mov	r2, fp
 80053de:	4601      	mov	r1, r0
 80053e0:	4607      	mov	r7, r0
 80053e2:	4620      	mov	r0, r4
 80053e4:	f000 fb32 	bl	8005a4c <__multiply>
 80053e8:	4659      	mov	r1, fp
 80053ea:	9007      	str	r0, [sp, #28]
 80053ec:	4620      	mov	r0, r4
 80053ee:	f000 fa5b 	bl	80058a8 <_Bfree>
 80053f2:	9b07      	ldr	r3, [sp, #28]
 80053f4:	469b      	mov	fp, r3
 80053f6:	9b06      	ldr	r3, [sp, #24]
 80053f8:	1b9a      	subs	r2, r3, r6
 80053fa:	d004      	beq.n	8005406 <_dtoa_r+0x7ce>
 80053fc:	4659      	mov	r1, fp
 80053fe:	4620      	mov	r0, r4
 8005400:	f000 fbca 	bl	8005b98 <__pow5mult>
 8005404:	4683      	mov	fp, r0
 8005406:	2101      	movs	r1, #1
 8005408:	4620      	mov	r0, r4
 800540a:	f000 fb09 	bl	8005a20 <__i2b>
 800540e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005410:	2b00      	cmp	r3, #0
 8005412:	4606      	mov	r6, r0
 8005414:	dd7c      	ble.n	8005510 <_dtoa_r+0x8d8>
 8005416:	461a      	mov	r2, r3
 8005418:	4601      	mov	r1, r0
 800541a:	4620      	mov	r0, r4
 800541c:	f000 fbbc 	bl	8005b98 <__pow5mult>
 8005420:	9b05      	ldr	r3, [sp, #20]
 8005422:	2b01      	cmp	r3, #1
 8005424:	4606      	mov	r6, r0
 8005426:	dd76      	ble.n	8005516 <_dtoa_r+0x8de>
 8005428:	2300      	movs	r3, #0
 800542a:	9306      	str	r3, [sp, #24]
 800542c:	6933      	ldr	r3, [r6, #16]
 800542e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005432:	6918      	ldr	r0, [r3, #16]
 8005434:	f000 faa4 	bl	8005980 <__hi0bits>
 8005438:	f1c0 0020 	rsb	r0, r0, #32
 800543c:	9b04      	ldr	r3, [sp, #16]
 800543e:	4418      	add	r0, r3
 8005440:	f010 001f 	ands.w	r0, r0, #31
 8005444:	f000 8086 	beq.w	8005554 <_dtoa_r+0x91c>
 8005448:	f1c0 0320 	rsb	r3, r0, #32
 800544c:	2b04      	cmp	r3, #4
 800544e:	dd7f      	ble.n	8005550 <_dtoa_r+0x918>
 8005450:	f1c0 001c 	rsb	r0, r0, #28
 8005454:	9b04      	ldr	r3, [sp, #16]
 8005456:	4403      	add	r3, r0
 8005458:	4480      	add	r8, r0
 800545a:	4405      	add	r5, r0
 800545c:	9304      	str	r3, [sp, #16]
 800545e:	f1b8 0f00 	cmp.w	r8, #0
 8005462:	dd05      	ble.n	8005470 <_dtoa_r+0x838>
 8005464:	4659      	mov	r1, fp
 8005466:	4642      	mov	r2, r8
 8005468:	4620      	mov	r0, r4
 800546a:	f000 fbef 	bl	8005c4c <__lshift>
 800546e:	4683      	mov	fp, r0
 8005470:	9b04      	ldr	r3, [sp, #16]
 8005472:	2b00      	cmp	r3, #0
 8005474:	dd05      	ble.n	8005482 <_dtoa_r+0x84a>
 8005476:	4631      	mov	r1, r6
 8005478:	461a      	mov	r2, r3
 800547a:	4620      	mov	r0, r4
 800547c:	f000 fbe6 	bl	8005c4c <__lshift>
 8005480:	4606      	mov	r6, r0
 8005482:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005484:	2b00      	cmp	r3, #0
 8005486:	d069      	beq.n	800555c <_dtoa_r+0x924>
 8005488:	4631      	mov	r1, r6
 800548a:	4658      	mov	r0, fp
 800548c:	f000 fc4a 	bl	8005d24 <__mcmp>
 8005490:	2800      	cmp	r0, #0
 8005492:	da63      	bge.n	800555c <_dtoa_r+0x924>
 8005494:	2300      	movs	r3, #0
 8005496:	4659      	mov	r1, fp
 8005498:	220a      	movs	r2, #10
 800549a:	4620      	mov	r0, r4
 800549c:	f000 fa26 	bl	80058ec <__multadd>
 80054a0:	9b08      	ldr	r3, [sp, #32]
 80054a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80054a6:	4683      	mov	fp, r0
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f000 818f 	beq.w	80057cc <_dtoa_r+0xb94>
 80054ae:	4639      	mov	r1, r7
 80054b0:	2300      	movs	r3, #0
 80054b2:	220a      	movs	r2, #10
 80054b4:	4620      	mov	r0, r4
 80054b6:	f000 fa19 	bl	80058ec <__multadd>
 80054ba:	f1b9 0f00 	cmp.w	r9, #0
 80054be:	4607      	mov	r7, r0
 80054c0:	f300 808e 	bgt.w	80055e0 <_dtoa_r+0x9a8>
 80054c4:	9b05      	ldr	r3, [sp, #20]
 80054c6:	2b02      	cmp	r3, #2
 80054c8:	dc50      	bgt.n	800556c <_dtoa_r+0x934>
 80054ca:	e089      	b.n	80055e0 <_dtoa_r+0x9a8>
 80054cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80054ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80054d2:	e75d      	b.n	8005390 <_dtoa_r+0x758>
 80054d4:	9b01      	ldr	r3, [sp, #4]
 80054d6:	1e5e      	subs	r6, r3, #1
 80054d8:	9b06      	ldr	r3, [sp, #24]
 80054da:	42b3      	cmp	r3, r6
 80054dc:	bfbf      	itttt	lt
 80054de:	9b06      	ldrlt	r3, [sp, #24]
 80054e0:	9606      	strlt	r6, [sp, #24]
 80054e2:	1af2      	sublt	r2, r6, r3
 80054e4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80054e6:	bfb6      	itet	lt
 80054e8:	189b      	addlt	r3, r3, r2
 80054ea:	1b9e      	subge	r6, r3, r6
 80054ec:	930d      	strlt	r3, [sp, #52]	; 0x34
 80054ee:	9b01      	ldr	r3, [sp, #4]
 80054f0:	bfb8      	it	lt
 80054f2:	2600      	movlt	r6, #0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	bfb5      	itete	lt
 80054f8:	eba8 0503 	sublt.w	r5, r8, r3
 80054fc:	9b01      	ldrge	r3, [sp, #4]
 80054fe:	2300      	movlt	r3, #0
 8005500:	4645      	movge	r5, r8
 8005502:	e747      	b.n	8005394 <_dtoa_r+0x75c>
 8005504:	9e06      	ldr	r6, [sp, #24]
 8005506:	9f08      	ldr	r7, [sp, #32]
 8005508:	4645      	mov	r5, r8
 800550a:	e74c      	b.n	80053a6 <_dtoa_r+0x76e>
 800550c:	9a06      	ldr	r2, [sp, #24]
 800550e:	e775      	b.n	80053fc <_dtoa_r+0x7c4>
 8005510:	9b05      	ldr	r3, [sp, #20]
 8005512:	2b01      	cmp	r3, #1
 8005514:	dc18      	bgt.n	8005548 <_dtoa_r+0x910>
 8005516:	9b02      	ldr	r3, [sp, #8]
 8005518:	b9b3      	cbnz	r3, 8005548 <_dtoa_r+0x910>
 800551a:	9b03      	ldr	r3, [sp, #12]
 800551c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005520:	b9a3      	cbnz	r3, 800554c <_dtoa_r+0x914>
 8005522:	9b03      	ldr	r3, [sp, #12]
 8005524:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005528:	0d1b      	lsrs	r3, r3, #20
 800552a:	051b      	lsls	r3, r3, #20
 800552c:	b12b      	cbz	r3, 800553a <_dtoa_r+0x902>
 800552e:	9b04      	ldr	r3, [sp, #16]
 8005530:	3301      	adds	r3, #1
 8005532:	9304      	str	r3, [sp, #16]
 8005534:	f108 0801 	add.w	r8, r8, #1
 8005538:	2301      	movs	r3, #1
 800553a:	9306      	str	r3, [sp, #24]
 800553c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800553e:	2b00      	cmp	r3, #0
 8005540:	f47f af74 	bne.w	800542c <_dtoa_r+0x7f4>
 8005544:	2001      	movs	r0, #1
 8005546:	e779      	b.n	800543c <_dtoa_r+0x804>
 8005548:	2300      	movs	r3, #0
 800554a:	e7f6      	b.n	800553a <_dtoa_r+0x902>
 800554c:	9b02      	ldr	r3, [sp, #8]
 800554e:	e7f4      	b.n	800553a <_dtoa_r+0x902>
 8005550:	d085      	beq.n	800545e <_dtoa_r+0x826>
 8005552:	4618      	mov	r0, r3
 8005554:	301c      	adds	r0, #28
 8005556:	e77d      	b.n	8005454 <_dtoa_r+0x81c>
 8005558:	40240000 	.word	0x40240000
 800555c:	9b01      	ldr	r3, [sp, #4]
 800555e:	2b00      	cmp	r3, #0
 8005560:	dc38      	bgt.n	80055d4 <_dtoa_r+0x99c>
 8005562:	9b05      	ldr	r3, [sp, #20]
 8005564:	2b02      	cmp	r3, #2
 8005566:	dd35      	ble.n	80055d4 <_dtoa_r+0x99c>
 8005568:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800556c:	f1b9 0f00 	cmp.w	r9, #0
 8005570:	d10d      	bne.n	800558e <_dtoa_r+0x956>
 8005572:	4631      	mov	r1, r6
 8005574:	464b      	mov	r3, r9
 8005576:	2205      	movs	r2, #5
 8005578:	4620      	mov	r0, r4
 800557a:	f000 f9b7 	bl	80058ec <__multadd>
 800557e:	4601      	mov	r1, r0
 8005580:	4606      	mov	r6, r0
 8005582:	4658      	mov	r0, fp
 8005584:	f000 fbce 	bl	8005d24 <__mcmp>
 8005588:	2800      	cmp	r0, #0
 800558a:	f73f adbd 	bgt.w	8005108 <_dtoa_r+0x4d0>
 800558e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005590:	9d00      	ldr	r5, [sp, #0]
 8005592:	ea6f 0a03 	mvn.w	sl, r3
 8005596:	f04f 0800 	mov.w	r8, #0
 800559a:	4631      	mov	r1, r6
 800559c:	4620      	mov	r0, r4
 800559e:	f000 f983 	bl	80058a8 <_Bfree>
 80055a2:	2f00      	cmp	r7, #0
 80055a4:	f43f aeb4 	beq.w	8005310 <_dtoa_r+0x6d8>
 80055a8:	f1b8 0f00 	cmp.w	r8, #0
 80055ac:	d005      	beq.n	80055ba <_dtoa_r+0x982>
 80055ae:	45b8      	cmp	r8, r7
 80055b0:	d003      	beq.n	80055ba <_dtoa_r+0x982>
 80055b2:	4641      	mov	r1, r8
 80055b4:	4620      	mov	r0, r4
 80055b6:	f000 f977 	bl	80058a8 <_Bfree>
 80055ba:	4639      	mov	r1, r7
 80055bc:	4620      	mov	r0, r4
 80055be:	f000 f973 	bl	80058a8 <_Bfree>
 80055c2:	e6a5      	b.n	8005310 <_dtoa_r+0x6d8>
 80055c4:	2600      	movs	r6, #0
 80055c6:	4637      	mov	r7, r6
 80055c8:	e7e1      	b.n	800558e <_dtoa_r+0x956>
 80055ca:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80055cc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80055d0:	4637      	mov	r7, r6
 80055d2:	e599      	b.n	8005108 <_dtoa_r+0x4d0>
 80055d4:	9b08      	ldr	r3, [sp, #32]
 80055d6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	f000 80fd 	beq.w	80057da <_dtoa_r+0xba2>
 80055e0:	2d00      	cmp	r5, #0
 80055e2:	dd05      	ble.n	80055f0 <_dtoa_r+0x9b8>
 80055e4:	4639      	mov	r1, r7
 80055e6:	462a      	mov	r2, r5
 80055e8:	4620      	mov	r0, r4
 80055ea:	f000 fb2f 	bl	8005c4c <__lshift>
 80055ee:	4607      	mov	r7, r0
 80055f0:	9b06      	ldr	r3, [sp, #24]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d05c      	beq.n	80056b0 <_dtoa_r+0xa78>
 80055f6:	6879      	ldr	r1, [r7, #4]
 80055f8:	4620      	mov	r0, r4
 80055fa:	f000 f915 	bl	8005828 <_Balloc>
 80055fe:	4605      	mov	r5, r0
 8005600:	b928      	cbnz	r0, 800560e <_dtoa_r+0x9d6>
 8005602:	4b80      	ldr	r3, [pc, #512]	; (8005804 <_dtoa_r+0xbcc>)
 8005604:	4602      	mov	r2, r0
 8005606:	f240 21ea 	movw	r1, #746	; 0x2ea
 800560a:	f7ff bb2e 	b.w	8004c6a <_dtoa_r+0x32>
 800560e:	693a      	ldr	r2, [r7, #16]
 8005610:	3202      	adds	r2, #2
 8005612:	0092      	lsls	r2, r2, #2
 8005614:	f107 010c 	add.w	r1, r7, #12
 8005618:	300c      	adds	r0, #12
 800561a:	f7fe fc55 	bl	8003ec8 <memcpy>
 800561e:	2201      	movs	r2, #1
 8005620:	4629      	mov	r1, r5
 8005622:	4620      	mov	r0, r4
 8005624:	f000 fb12 	bl	8005c4c <__lshift>
 8005628:	9b00      	ldr	r3, [sp, #0]
 800562a:	3301      	adds	r3, #1
 800562c:	9301      	str	r3, [sp, #4]
 800562e:	9b00      	ldr	r3, [sp, #0]
 8005630:	444b      	add	r3, r9
 8005632:	9307      	str	r3, [sp, #28]
 8005634:	9b02      	ldr	r3, [sp, #8]
 8005636:	f003 0301 	and.w	r3, r3, #1
 800563a:	46b8      	mov	r8, r7
 800563c:	9306      	str	r3, [sp, #24]
 800563e:	4607      	mov	r7, r0
 8005640:	9b01      	ldr	r3, [sp, #4]
 8005642:	4631      	mov	r1, r6
 8005644:	3b01      	subs	r3, #1
 8005646:	4658      	mov	r0, fp
 8005648:	9302      	str	r3, [sp, #8]
 800564a:	f7ff fa67 	bl	8004b1c <quorem>
 800564e:	4603      	mov	r3, r0
 8005650:	3330      	adds	r3, #48	; 0x30
 8005652:	9004      	str	r0, [sp, #16]
 8005654:	4641      	mov	r1, r8
 8005656:	4658      	mov	r0, fp
 8005658:	9308      	str	r3, [sp, #32]
 800565a:	f000 fb63 	bl	8005d24 <__mcmp>
 800565e:	463a      	mov	r2, r7
 8005660:	4681      	mov	r9, r0
 8005662:	4631      	mov	r1, r6
 8005664:	4620      	mov	r0, r4
 8005666:	f000 fb79 	bl	8005d5c <__mdiff>
 800566a:	68c2      	ldr	r2, [r0, #12]
 800566c:	9b08      	ldr	r3, [sp, #32]
 800566e:	4605      	mov	r5, r0
 8005670:	bb02      	cbnz	r2, 80056b4 <_dtoa_r+0xa7c>
 8005672:	4601      	mov	r1, r0
 8005674:	4658      	mov	r0, fp
 8005676:	f000 fb55 	bl	8005d24 <__mcmp>
 800567a:	9b08      	ldr	r3, [sp, #32]
 800567c:	4602      	mov	r2, r0
 800567e:	4629      	mov	r1, r5
 8005680:	4620      	mov	r0, r4
 8005682:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8005686:	f000 f90f 	bl	80058a8 <_Bfree>
 800568a:	9b05      	ldr	r3, [sp, #20]
 800568c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800568e:	9d01      	ldr	r5, [sp, #4]
 8005690:	ea43 0102 	orr.w	r1, r3, r2
 8005694:	9b06      	ldr	r3, [sp, #24]
 8005696:	430b      	orrs	r3, r1
 8005698:	9b08      	ldr	r3, [sp, #32]
 800569a:	d10d      	bne.n	80056b8 <_dtoa_r+0xa80>
 800569c:	2b39      	cmp	r3, #57	; 0x39
 800569e:	d029      	beq.n	80056f4 <_dtoa_r+0xabc>
 80056a0:	f1b9 0f00 	cmp.w	r9, #0
 80056a4:	dd01      	ble.n	80056aa <_dtoa_r+0xa72>
 80056a6:	9b04      	ldr	r3, [sp, #16]
 80056a8:	3331      	adds	r3, #49	; 0x31
 80056aa:	9a02      	ldr	r2, [sp, #8]
 80056ac:	7013      	strb	r3, [r2, #0]
 80056ae:	e774      	b.n	800559a <_dtoa_r+0x962>
 80056b0:	4638      	mov	r0, r7
 80056b2:	e7b9      	b.n	8005628 <_dtoa_r+0x9f0>
 80056b4:	2201      	movs	r2, #1
 80056b6:	e7e2      	b.n	800567e <_dtoa_r+0xa46>
 80056b8:	f1b9 0f00 	cmp.w	r9, #0
 80056bc:	db06      	blt.n	80056cc <_dtoa_r+0xa94>
 80056be:	9905      	ldr	r1, [sp, #20]
 80056c0:	ea41 0909 	orr.w	r9, r1, r9
 80056c4:	9906      	ldr	r1, [sp, #24]
 80056c6:	ea59 0101 	orrs.w	r1, r9, r1
 80056ca:	d120      	bne.n	800570e <_dtoa_r+0xad6>
 80056cc:	2a00      	cmp	r2, #0
 80056ce:	ddec      	ble.n	80056aa <_dtoa_r+0xa72>
 80056d0:	4659      	mov	r1, fp
 80056d2:	2201      	movs	r2, #1
 80056d4:	4620      	mov	r0, r4
 80056d6:	9301      	str	r3, [sp, #4]
 80056d8:	f000 fab8 	bl	8005c4c <__lshift>
 80056dc:	4631      	mov	r1, r6
 80056de:	4683      	mov	fp, r0
 80056e0:	f000 fb20 	bl	8005d24 <__mcmp>
 80056e4:	2800      	cmp	r0, #0
 80056e6:	9b01      	ldr	r3, [sp, #4]
 80056e8:	dc02      	bgt.n	80056f0 <_dtoa_r+0xab8>
 80056ea:	d1de      	bne.n	80056aa <_dtoa_r+0xa72>
 80056ec:	07da      	lsls	r2, r3, #31
 80056ee:	d5dc      	bpl.n	80056aa <_dtoa_r+0xa72>
 80056f0:	2b39      	cmp	r3, #57	; 0x39
 80056f2:	d1d8      	bne.n	80056a6 <_dtoa_r+0xa6e>
 80056f4:	9a02      	ldr	r2, [sp, #8]
 80056f6:	2339      	movs	r3, #57	; 0x39
 80056f8:	7013      	strb	r3, [r2, #0]
 80056fa:	462b      	mov	r3, r5
 80056fc:	461d      	mov	r5, r3
 80056fe:	3b01      	subs	r3, #1
 8005700:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005704:	2a39      	cmp	r2, #57	; 0x39
 8005706:	d050      	beq.n	80057aa <_dtoa_r+0xb72>
 8005708:	3201      	adds	r2, #1
 800570a:	701a      	strb	r2, [r3, #0]
 800570c:	e745      	b.n	800559a <_dtoa_r+0x962>
 800570e:	2a00      	cmp	r2, #0
 8005710:	dd03      	ble.n	800571a <_dtoa_r+0xae2>
 8005712:	2b39      	cmp	r3, #57	; 0x39
 8005714:	d0ee      	beq.n	80056f4 <_dtoa_r+0xabc>
 8005716:	3301      	adds	r3, #1
 8005718:	e7c7      	b.n	80056aa <_dtoa_r+0xa72>
 800571a:	9a01      	ldr	r2, [sp, #4]
 800571c:	9907      	ldr	r1, [sp, #28]
 800571e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005722:	428a      	cmp	r2, r1
 8005724:	d02a      	beq.n	800577c <_dtoa_r+0xb44>
 8005726:	4659      	mov	r1, fp
 8005728:	2300      	movs	r3, #0
 800572a:	220a      	movs	r2, #10
 800572c:	4620      	mov	r0, r4
 800572e:	f000 f8dd 	bl	80058ec <__multadd>
 8005732:	45b8      	cmp	r8, r7
 8005734:	4683      	mov	fp, r0
 8005736:	f04f 0300 	mov.w	r3, #0
 800573a:	f04f 020a 	mov.w	r2, #10
 800573e:	4641      	mov	r1, r8
 8005740:	4620      	mov	r0, r4
 8005742:	d107      	bne.n	8005754 <_dtoa_r+0xb1c>
 8005744:	f000 f8d2 	bl	80058ec <__multadd>
 8005748:	4680      	mov	r8, r0
 800574a:	4607      	mov	r7, r0
 800574c:	9b01      	ldr	r3, [sp, #4]
 800574e:	3301      	adds	r3, #1
 8005750:	9301      	str	r3, [sp, #4]
 8005752:	e775      	b.n	8005640 <_dtoa_r+0xa08>
 8005754:	f000 f8ca 	bl	80058ec <__multadd>
 8005758:	4639      	mov	r1, r7
 800575a:	4680      	mov	r8, r0
 800575c:	2300      	movs	r3, #0
 800575e:	220a      	movs	r2, #10
 8005760:	4620      	mov	r0, r4
 8005762:	f000 f8c3 	bl	80058ec <__multadd>
 8005766:	4607      	mov	r7, r0
 8005768:	e7f0      	b.n	800574c <_dtoa_r+0xb14>
 800576a:	f1b9 0f00 	cmp.w	r9, #0
 800576e:	9a00      	ldr	r2, [sp, #0]
 8005770:	bfcc      	ite	gt
 8005772:	464d      	movgt	r5, r9
 8005774:	2501      	movle	r5, #1
 8005776:	4415      	add	r5, r2
 8005778:	f04f 0800 	mov.w	r8, #0
 800577c:	4659      	mov	r1, fp
 800577e:	2201      	movs	r2, #1
 8005780:	4620      	mov	r0, r4
 8005782:	9301      	str	r3, [sp, #4]
 8005784:	f000 fa62 	bl	8005c4c <__lshift>
 8005788:	4631      	mov	r1, r6
 800578a:	4683      	mov	fp, r0
 800578c:	f000 faca 	bl	8005d24 <__mcmp>
 8005790:	2800      	cmp	r0, #0
 8005792:	dcb2      	bgt.n	80056fa <_dtoa_r+0xac2>
 8005794:	d102      	bne.n	800579c <_dtoa_r+0xb64>
 8005796:	9b01      	ldr	r3, [sp, #4]
 8005798:	07db      	lsls	r3, r3, #31
 800579a:	d4ae      	bmi.n	80056fa <_dtoa_r+0xac2>
 800579c:	462b      	mov	r3, r5
 800579e:	461d      	mov	r5, r3
 80057a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80057a4:	2a30      	cmp	r2, #48	; 0x30
 80057a6:	d0fa      	beq.n	800579e <_dtoa_r+0xb66>
 80057a8:	e6f7      	b.n	800559a <_dtoa_r+0x962>
 80057aa:	9a00      	ldr	r2, [sp, #0]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d1a5      	bne.n	80056fc <_dtoa_r+0xac4>
 80057b0:	f10a 0a01 	add.w	sl, sl, #1
 80057b4:	2331      	movs	r3, #49	; 0x31
 80057b6:	e779      	b.n	80056ac <_dtoa_r+0xa74>
 80057b8:	4b13      	ldr	r3, [pc, #76]	; (8005808 <_dtoa_r+0xbd0>)
 80057ba:	f7ff baaf 	b.w	8004d1c <_dtoa_r+0xe4>
 80057be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	f47f aa86 	bne.w	8004cd2 <_dtoa_r+0x9a>
 80057c6:	4b11      	ldr	r3, [pc, #68]	; (800580c <_dtoa_r+0xbd4>)
 80057c8:	f7ff baa8 	b.w	8004d1c <_dtoa_r+0xe4>
 80057cc:	f1b9 0f00 	cmp.w	r9, #0
 80057d0:	dc03      	bgt.n	80057da <_dtoa_r+0xba2>
 80057d2:	9b05      	ldr	r3, [sp, #20]
 80057d4:	2b02      	cmp	r3, #2
 80057d6:	f73f aec9 	bgt.w	800556c <_dtoa_r+0x934>
 80057da:	9d00      	ldr	r5, [sp, #0]
 80057dc:	4631      	mov	r1, r6
 80057de:	4658      	mov	r0, fp
 80057e0:	f7ff f99c 	bl	8004b1c <quorem>
 80057e4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80057e8:	f805 3b01 	strb.w	r3, [r5], #1
 80057ec:	9a00      	ldr	r2, [sp, #0]
 80057ee:	1aaa      	subs	r2, r5, r2
 80057f0:	4591      	cmp	r9, r2
 80057f2:	ddba      	ble.n	800576a <_dtoa_r+0xb32>
 80057f4:	4659      	mov	r1, fp
 80057f6:	2300      	movs	r3, #0
 80057f8:	220a      	movs	r2, #10
 80057fa:	4620      	mov	r0, r4
 80057fc:	f000 f876 	bl	80058ec <__multadd>
 8005800:	4683      	mov	fp, r0
 8005802:	e7eb      	b.n	80057dc <_dtoa_r+0xba4>
 8005804:	0800766b 	.word	0x0800766b
 8005808:	080075c4 	.word	0x080075c4
 800580c:	080075e8 	.word	0x080075e8

08005810 <_localeconv_r>:
 8005810:	4800      	ldr	r0, [pc, #0]	; (8005814 <_localeconv_r+0x4>)
 8005812:	4770      	bx	lr
 8005814:	20000160 	.word	0x20000160

08005818 <malloc>:
 8005818:	4b02      	ldr	r3, [pc, #8]	; (8005824 <malloc+0xc>)
 800581a:	4601      	mov	r1, r0
 800581c:	6818      	ldr	r0, [r3, #0]
 800581e:	f000 bbe1 	b.w	8005fe4 <_malloc_r>
 8005822:	bf00      	nop
 8005824:	2000000c 	.word	0x2000000c

08005828 <_Balloc>:
 8005828:	b570      	push	{r4, r5, r6, lr}
 800582a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800582c:	4604      	mov	r4, r0
 800582e:	460d      	mov	r5, r1
 8005830:	b976      	cbnz	r6, 8005850 <_Balloc+0x28>
 8005832:	2010      	movs	r0, #16
 8005834:	f7ff fff0 	bl	8005818 <malloc>
 8005838:	4602      	mov	r2, r0
 800583a:	6260      	str	r0, [r4, #36]	; 0x24
 800583c:	b920      	cbnz	r0, 8005848 <_Balloc+0x20>
 800583e:	4b18      	ldr	r3, [pc, #96]	; (80058a0 <_Balloc+0x78>)
 8005840:	4818      	ldr	r0, [pc, #96]	; (80058a4 <_Balloc+0x7c>)
 8005842:	2166      	movs	r1, #102	; 0x66
 8005844:	f000 fd94 	bl	8006370 <__assert_func>
 8005848:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800584c:	6006      	str	r6, [r0, #0]
 800584e:	60c6      	str	r6, [r0, #12]
 8005850:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005852:	68f3      	ldr	r3, [r6, #12]
 8005854:	b183      	cbz	r3, 8005878 <_Balloc+0x50>
 8005856:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800585e:	b9b8      	cbnz	r0, 8005890 <_Balloc+0x68>
 8005860:	2101      	movs	r1, #1
 8005862:	fa01 f605 	lsl.w	r6, r1, r5
 8005866:	1d72      	adds	r2, r6, #5
 8005868:	0092      	lsls	r2, r2, #2
 800586a:	4620      	mov	r0, r4
 800586c:	f000 fb5a 	bl	8005f24 <_calloc_r>
 8005870:	b160      	cbz	r0, 800588c <_Balloc+0x64>
 8005872:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005876:	e00e      	b.n	8005896 <_Balloc+0x6e>
 8005878:	2221      	movs	r2, #33	; 0x21
 800587a:	2104      	movs	r1, #4
 800587c:	4620      	mov	r0, r4
 800587e:	f000 fb51 	bl	8005f24 <_calloc_r>
 8005882:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005884:	60f0      	str	r0, [r6, #12]
 8005886:	68db      	ldr	r3, [r3, #12]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d1e4      	bne.n	8005856 <_Balloc+0x2e>
 800588c:	2000      	movs	r0, #0
 800588e:	bd70      	pop	{r4, r5, r6, pc}
 8005890:	6802      	ldr	r2, [r0, #0]
 8005892:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005896:	2300      	movs	r3, #0
 8005898:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800589c:	e7f7      	b.n	800588e <_Balloc+0x66>
 800589e:	bf00      	nop
 80058a0:	080075f5 	.word	0x080075f5
 80058a4:	0800767c 	.word	0x0800767c

080058a8 <_Bfree>:
 80058a8:	b570      	push	{r4, r5, r6, lr}
 80058aa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80058ac:	4605      	mov	r5, r0
 80058ae:	460c      	mov	r4, r1
 80058b0:	b976      	cbnz	r6, 80058d0 <_Bfree+0x28>
 80058b2:	2010      	movs	r0, #16
 80058b4:	f7ff ffb0 	bl	8005818 <malloc>
 80058b8:	4602      	mov	r2, r0
 80058ba:	6268      	str	r0, [r5, #36]	; 0x24
 80058bc:	b920      	cbnz	r0, 80058c8 <_Bfree+0x20>
 80058be:	4b09      	ldr	r3, [pc, #36]	; (80058e4 <_Bfree+0x3c>)
 80058c0:	4809      	ldr	r0, [pc, #36]	; (80058e8 <_Bfree+0x40>)
 80058c2:	218a      	movs	r1, #138	; 0x8a
 80058c4:	f000 fd54 	bl	8006370 <__assert_func>
 80058c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80058cc:	6006      	str	r6, [r0, #0]
 80058ce:	60c6      	str	r6, [r0, #12]
 80058d0:	b13c      	cbz	r4, 80058e2 <_Bfree+0x3a>
 80058d2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80058d4:	6862      	ldr	r2, [r4, #4]
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80058dc:	6021      	str	r1, [r4, #0]
 80058de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80058e2:	bd70      	pop	{r4, r5, r6, pc}
 80058e4:	080075f5 	.word	0x080075f5
 80058e8:	0800767c 	.word	0x0800767c

080058ec <__multadd>:
 80058ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058f0:	690e      	ldr	r6, [r1, #16]
 80058f2:	4607      	mov	r7, r0
 80058f4:	4698      	mov	r8, r3
 80058f6:	460c      	mov	r4, r1
 80058f8:	f101 0014 	add.w	r0, r1, #20
 80058fc:	2300      	movs	r3, #0
 80058fe:	6805      	ldr	r5, [r0, #0]
 8005900:	b2a9      	uxth	r1, r5
 8005902:	fb02 8101 	mla	r1, r2, r1, r8
 8005906:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800590a:	0c2d      	lsrs	r5, r5, #16
 800590c:	fb02 c505 	mla	r5, r2, r5, ip
 8005910:	b289      	uxth	r1, r1
 8005912:	3301      	adds	r3, #1
 8005914:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8005918:	429e      	cmp	r6, r3
 800591a:	f840 1b04 	str.w	r1, [r0], #4
 800591e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8005922:	dcec      	bgt.n	80058fe <__multadd+0x12>
 8005924:	f1b8 0f00 	cmp.w	r8, #0
 8005928:	d022      	beq.n	8005970 <__multadd+0x84>
 800592a:	68a3      	ldr	r3, [r4, #8]
 800592c:	42b3      	cmp	r3, r6
 800592e:	dc19      	bgt.n	8005964 <__multadd+0x78>
 8005930:	6861      	ldr	r1, [r4, #4]
 8005932:	4638      	mov	r0, r7
 8005934:	3101      	adds	r1, #1
 8005936:	f7ff ff77 	bl	8005828 <_Balloc>
 800593a:	4605      	mov	r5, r0
 800593c:	b928      	cbnz	r0, 800594a <__multadd+0x5e>
 800593e:	4602      	mov	r2, r0
 8005940:	4b0d      	ldr	r3, [pc, #52]	; (8005978 <__multadd+0x8c>)
 8005942:	480e      	ldr	r0, [pc, #56]	; (800597c <__multadd+0x90>)
 8005944:	21b5      	movs	r1, #181	; 0xb5
 8005946:	f000 fd13 	bl	8006370 <__assert_func>
 800594a:	6922      	ldr	r2, [r4, #16]
 800594c:	3202      	adds	r2, #2
 800594e:	f104 010c 	add.w	r1, r4, #12
 8005952:	0092      	lsls	r2, r2, #2
 8005954:	300c      	adds	r0, #12
 8005956:	f7fe fab7 	bl	8003ec8 <memcpy>
 800595a:	4621      	mov	r1, r4
 800595c:	4638      	mov	r0, r7
 800595e:	f7ff ffa3 	bl	80058a8 <_Bfree>
 8005962:	462c      	mov	r4, r5
 8005964:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8005968:	3601      	adds	r6, #1
 800596a:	f8c3 8014 	str.w	r8, [r3, #20]
 800596e:	6126      	str	r6, [r4, #16]
 8005970:	4620      	mov	r0, r4
 8005972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005976:	bf00      	nop
 8005978:	0800766b 	.word	0x0800766b
 800597c:	0800767c 	.word	0x0800767c

08005980 <__hi0bits>:
 8005980:	0c03      	lsrs	r3, r0, #16
 8005982:	041b      	lsls	r3, r3, #16
 8005984:	b9d3      	cbnz	r3, 80059bc <__hi0bits+0x3c>
 8005986:	0400      	lsls	r0, r0, #16
 8005988:	2310      	movs	r3, #16
 800598a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800598e:	bf04      	itt	eq
 8005990:	0200      	lsleq	r0, r0, #8
 8005992:	3308      	addeq	r3, #8
 8005994:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005998:	bf04      	itt	eq
 800599a:	0100      	lsleq	r0, r0, #4
 800599c:	3304      	addeq	r3, #4
 800599e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80059a2:	bf04      	itt	eq
 80059a4:	0080      	lsleq	r0, r0, #2
 80059a6:	3302      	addeq	r3, #2
 80059a8:	2800      	cmp	r0, #0
 80059aa:	db05      	blt.n	80059b8 <__hi0bits+0x38>
 80059ac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80059b0:	f103 0301 	add.w	r3, r3, #1
 80059b4:	bf08      	it	eq
 80059b6:	2320      	moveq	r3, #32
 80059b8:	4618      	mov	r0, r3
 80059ba:	4770      	bx	lr
 80059bc:	2300      	movs	r3, #0
 80059be:	e7e4      	b.n	800598a <__hi0bits+0xa>

080059c0 <__lo0bits>:
 80059c0:	6803      	ldr	r3, [r0, #0]
 80059c2:	f013 0207 	ands.w	r2, r3, #7
 80059c6:	4601      	mov	r1, r0
 80059c8:	d00b      	beq.n	80059e2 <__lo0bits+0x22>
 80059ca:	07da      	lsls	r2, r3, #31
 80059cc:	d424      	bmi.n	8005a18 <__lo0bits+0x58>
 80059ce:	0798      	lsls	r0, r3, #30
 80059d0:	bf49      	itett	mi
 80059d2:	085b      	lsrmi	r3, r3, #1
 80059d4:	089b      	lsrpl	r3, r3, #2
 80059d6:	2001      	movmi	r0, #1
 80059d8:	600b      	strmi	r3, [r1, #0]
 80059da:	bf5c      	itt	pl
 80059dc:	600b      	strpl	r3, [r1, #0]
 80059de:	2002      	movpl	r0, #2
 80059e0:	4770      	bx	lr
 80059e2:	b298      	uxth	r0, r3
 80059e4:	b9b0      	cbnz	r0, 8005a14 <__lo0bits+0x54>
 80059e6:	0c1b      	lsrs	r3, r3, #16
 80059e8:	2010      	movs	r0, #16
 80059ea:	f013 0fff 	tst.w	r3, #255	; 0xff
 80059ee:	bf04      	itt	eq
 80059f0:	0a1b      	lsreq	r3, r3, #8
 80059f2:	3008      	addeq	r0, #8
 80059f4:	071a      	lsls	r2, r3, #28
 80059f6:	bf04      	itt	eq
 80059f8:	091b      	lsreq	r3, r3, #4
 80059fa:	3004      	addeq	r0, #4
 80059fc:	079a      	lsls	r2, r3, #30
 80059fe:	bf04      	itt	eq
 8005a00:	089b      	lsreq	r3, r3, #2
 8005a02:	3002      	addeq	r0, #2
 8005a04:	07da      	lsls	r2, r3, #31
 8005a06:	d403      	bmi.n	8005a10 <__lo0bits+0x50>
 8005a08:	085b      	lsrs	r3, r3, #1
 8005a0a:	f100 0001 	add.w	r0, r0, #1
 8005a0e:	d005      	beq.n	8005a1c <__lo0bits+0x5c>
 8005a10:	600b      	str	r3, [r1, #0]
 8005a12:	4770      	bx	lr
 8005a14:	4610      	mov	r0, r2
 8005a16:	e7e8      	b.n	80059ea <__lo0bits+0x2a>
 8005a18:	2000      	movs	r0, #0
 8005a1a:	4770      	bx	lr
 8005a1c:	2020      	movs	r0, #32
 8005a1e:	4770      	bx	lr

08005a20 <__i2b>:
 8005a20:	b510      	push	{r4, lr}
 8005a22:	460c      	mov	r4, r1
 8005a24:	2101      	movs	r1, #1
 8005a26:	f7ff feff 	bl	8005828 <_Balloc>
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	b928      	cbnz	r0, 8005a3a <__i2b+0x1a>
 8005a2e:	4b05      	ldr	r3, [pc, #20]	; (8005a44 <__i2b+0x24>)
 8005a30:	4805      	ldr	r0, [pc, #20]	; (8005a48 <__i2b+0x28>)
 8005a32:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005a36:	f000 fc9b 	bl	8006370 <__assert_func>
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	6144      	str	r4, [r0, #20]
 8005a3e:	6103      	str	r3, [r0, #16]
 8005a40:	bd10      	pop	{r4, pc}
 8005a42:	bf00      	nop
 8005a44:	0800766b 	.word	0x0800766b
 8005a48:	0800767c 	.word	0x0800767c

08005a4c <__multiply>:
 8005a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a50:	4614      	mov	r4, r2
 8005a52:	690a      	ldr	r2, [r1, #16]
 8005a54:	6923      	ldr	r3, [r4, #16]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	bfb8      	it	lt
 8005a5a:	460b      	movlt	r3, r1
 8005a5c:	460d      	mov	r5, r1
 8005a5e:	bfbc      	itt	lt
 8005a60:	4625      	movlt	r5, r4
 8005a62:	461c      	movlt	r4, r3
 8005a64:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8005a68:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005a6c:	68ab      	ldr	r3, [r5, #8]
 8005a6e:	6869      	ldr	r1, [r5, #4]
 8005a70:	eb0a 0709 	add.w	r7, sl, r9
 8005a74:	42bb      	cmp	r3, r7
 8005a76:	b085      	sub	sp, #20
 8005a78:	bfb8      	it	lt
 8005a7a:	3101      	addlt	r1, #1
 8005a7c:	f7ff fed4 	bl	8005828 <_Balloc>
 8005a80:	b930      	cbnz	r0, 8005a90 <__multiply+0x44>
 8005a82:	4602      	mov	r2, r0
 8005a84:	4b42      	ldr	r3, [pc, #264]	; (8005b90 <__multiply+0x144>)
 8005a86:	4843      	ldr	r0, [pc, #268]	; (8005b94 <__multiply+0x148>)
 8005a88:	f240 115d 	movw	r1, #349	; 0x15d
 8005a8c:	f000 fc70 	bl	8006370 <__assert_func>
 8005a90:	f100 0614 	add.w	r6, r0, #20
 8005a94:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8005a98:	4633      	mov	r3, r6
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	4543      	cmp	r3, r8
 8005a9e:	d31e      	bcc.n	8005ade <__multiply+0x92>
 8005aa0:	f105 0c14 	add.w	ip, r5, #20
 8005aa4:	f104 0314 	add.w	r3, r4, #20
 8005aa8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8005aac:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8005ab0:	9202      	str	r2, [sp, #8]
 8005ab2:	ebac 0205 	sub.w	r2, ip, r5
 8005ab6:	3a15      	subs	r2, #21
 8005ab8:	f022 0203 	bic.w	r2, r2, #3
 8005abc:	3204      	adds	r2, #4
 8005abe:	f105 0115 	add.w	r1, r5, #21
 8005ac2:	458c      	cmp	ip, r1
 8005ac4:	bf38      	it	cc
 8005ac6:	2204      	movcc	r2, #4
 8005ac8:	9201      	str	r2, [sp, #4]
 8005aca:	9a02      	ldr	r2, [sp, #8]
 8005acc:	9303      	str	r3, [sp, #12]
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d808      	bhi.n	8005ae4 <__multiply+0x98>
 8005ad2:	2f00      	cmp	r7, #0
 8005ad4:	dc55      	bgt.n	8005b82 <__multiply+0x136>
 8005ad6:	6107      	str	r7, [r0, #16]
 8005ad8:	b005      	add	sp, #20
 8005ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ade:	f843 2b04 	str.w	r2, [r3], #4
 8005ae2:	e7db      	b.n	8005a9c <__multiply+0x50>
 8005ae4:	f8b3 a000 	ldrh.w	sl, [r3]
 8005ae8:	f1ba 0f00 	cmp.w	sl, #0
 8005aec:	d020      	beq.n	8005b30 <__multiply+0xe4>
 8005aee:	f105 0e14 	add.w	lr, r5, #20
 8005af2:	46b1      	mov	r9, r6
 8005af4:	2200      	movs	r2, #0
 8005af6:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005afa:	f8d9 b000 	ldr.w	fp, [r9]
 8005afe:	b2a1      	uxth	r1, r4
 8005b00:	fa1f fb8b 	uxth.w	fp, fp
 8005b04:	fb0a b101 	mla	r1, sl, r1, fp
 8005b08:	4411      	add	r1, r2
 8005b0a:	f8d9 2000 	ldr.w	r2, [r9]
 8005b0e:	0c24      	lsrs	r4, r4, #16
 8005b10:	0c12      	lsrs	r2, r2, #16
 8005b12:	fb0a 2404 	mla	r4, sl, r4, r2
 8005b16:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005b1a:	b289      	uxth	r1, r1
 8005b1c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005b20:	45f4      	cmp	ip, lr
 8005b22:	f849 1b04 	str.w	r1, [r9], #4
 8005b26:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8005b2a:	d8e4      	bhi.n	8005af6 <__multiply+0xaa>
 8005b2c:	9901      	ldr	r1, [sp, #4]
 8005b2e:	5072      	str	r2, [r6, r1]
 8005b30:	9a03      	ldr	r2, [sp, #12]
 8005b32:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005b36:	3304      	adds	r3, #4
 8005b38:	f1b9 0f00 	cmp.w	r9, #0
 8005b3c:	d01f      	beq.n	8005b7e <__multiply+0x132>
 8005b3e:	6834      	ldr	r4, [r6, #0]
 8005b40:	f105 0114 	add.w	r1, r5, #20
 8005b44:	46b6      	mov	lr, r6
 8005b46:	f04f 0a00 	mov.w	sl, #0
 8005b4a:	880a      	ldrh	r2, [r1, #0]
 8005b4c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005b50:	fb09 b202 	mla	r2, r9, r2, fp
 8005b54:	4492      	add	sl, r2
 8005b56:	b2a4      	uxth	r4, r4
 8005b58:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8005b5c:	f84e 4b04 	str.w	r4, [lr], #4
 8005b60:	f851 4b04 	ldr.w	r4, [r1], #4
 8005b64:	f8be 2000 	ldrh.w	r2, [lr]
 8005b68:	0c24      	lsrs	r4, r4, #16
 8005b6a:	fb09 2404 	mla	r4, r9, r4, r2
 8005b6e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8005b72:	458c      	cmp	ip, r1
 8005b74:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005b78:	d8e7      	bhi.n	8005b4a <__multiply+0xfe>
 8005b7a:	9a01      	ldr	r2, [sp, #4]
 8005b7c:	50b4      	str	r4, [r6, r2]
 8005b7e:	3604      	adds	r6, #4
 8005b80:	e7a3      	b.n	8005aca <__multiply+0x7e>
 8005b82:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d1a5      	bne.n	8005ad6 <__multiply+0x8a>
 8005b8a:	3f01      	subs	r7, #1
 8005b8c:	e7a1      	b.n	8005ad2 <__multiply+0x86>
 8005b8e:	bf00      	nop
 8005b90:	0800766b 	.word	0x0800766b
 8005b94:	0800767c 	.word	0x0800767c

08005b98 <__pow5mult>:
 8005b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b9c:	4615      	mov	r5, r2
 8005b9e:	f012 0203 	ands.w	r2, r2, #3
 8005ba2:	4606      	mov	r6, r0
 8005ba4:	460f      	mov	r7, r1
 8005ba6:	d007      	beq.n	8005bb8 <__pow5mult+0x20>
 8005ba8:	4c25      	ldr	r4, [pc, #148]	; (8005c40 <__pow5mult+0xa8>)
 8005baa:	3a01      	subs	r2, #1
 8005bac:	2300      	movs	r3, #0
 8005bae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005bb2:	f7ff fe9b 	bl	80058ec <__multadd>
 8005bb6:	4607      	mov	r7, r0
 8005bb8:	10ad      	asrs	r5, r5, #2
 8005bba:	d03d      	beq.n	8005c38 <__pow5mult+0xa0>
 8005bbc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005bbe:	b97c      	cbnz	r4, 8005be0 <__pow5mult+0x48>
 8005bc0:	2010      	movs	r0, #16
 8005bc2:	f7ff fe29 	bl	8005818 <malloc>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	6270      	str	r0, [r6, #36]	; 0x24
 8005bca:	b928      	cbnz	r0, 8005bd8 <__pow5mult+0x40>
 8005bcc:	4b1d      	ldr	r3, [pc, #116]	; (8005c44 <__pow5mult+0xac>)
 8005bce:	481e      	ldr	r0, [pc, #120]	; (8005c48 <__pow5mult+0xb0>)
 8005bd0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005bd4:	f000 fbcc 	bl	8006370 <__assert_func>
 8005bd8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005bdc:	6004      	str	r4, [r0, #0]
 8005bde:	60c4      	str	r4, [r0, #12]
 8005be0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005be4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005be8:	b94c      	cbnz	r4, 8005bfe <__pow5mult+0x66>
 8005bea:	f240 2171 	movw	r1, #625	; 0x271
 8005bee:	4630      	mov	r0, r6
 8005bf0:	f7ff ff16 	bl	8005a20 <__i2b>
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	f8c8 0008 	str.w	r0, [r8, #8]
 8005bfa:	4604      	mov	r4, r0
 8005bfc:	6003      	str	r3, [r0, #0]
 8005bfe:	f04f 0900 	mov.w	r9, #0
 8005c02:	07eb      	lsls	r3, r5, #31
 8005c04:	d50a      	bpl.n	8005c1c <__pow5mult+0x84>
 8005c06:	4639      	mov	r1, r7
 8005c08:	4622      	mov	r2, r4
 8005c0a:	4630      	mov	r0, r6
 8005c0c:	f7ff ff1e 	bl	8005a4c <__multiply>
 8005c10:	4639      	mov	r1, r7
 8005c12:	4680      	mov	r8, r0
 8005c14:	4630      	mov	r0, r6
 8005c16:	f7ff fe47 	bl	80058a8 <_Bfree>
 8005c1a:	4647      	mov	r7, r8
 8005c1c:	106d      	asrs	r5, r5, #1
 8005c1e:	d00b      	beq.n	8005c38 <__pow5mult+0xa0>
 8005c20:	6820      	ldr	r0, [r4, #0]
 8005c22:	b938      	cbnz	r0, 8005c34 <__pow5mult+0x9c>
 8005c24:	4622      	mov	r2, r4
 8005c26:	4621      	mov	r1, r4
 8005c28:	4630      	mov	r0, r6
 8005c2a:	f7ff ff0f 	bl	8005a4c <__multiply>
 8005c2e:	6020      	str	r0, [r4, #0]
 8005c30:	f8c0 9000 	str.w	r9, [r0]
 8005c34:	4604      	mov	r4, r0
 8005c36:	e7e4      	b.n	8005c02 <__pow5mult+0x6a>
 8005c38:	4638      	mov	r0, r7
 8005c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c3e:	bf00      	nop
 8005c40:	080077d0 	.word	0x080077d0
 8005c44:	080075f5 	.word	0x080075f5
 8005c48:	0800767c 	.word	0x0800767c

08005c4c <__lshift>:
 8005c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c50:	460c      	mov	r4, r1
 8005c52:	6849      	ldr	r1, [r1, #4]
 8005c54:	6923      	ldr	r3, [r4, #16]
 8005c56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005c5a:	68a3      	ldr	r3, [r4, #8]
 8005c5c:	4607      	mov	r7, r0
 8005c5e:	4691      	mov	r9, r2
 8005c60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005c64:	f108 0601 	add.w	r6, r8, #1
 8005c68:	42b3      	cmp	r3, r6
 8005c6a:	db0b      	blt.n	8005c84 <__lshift+0x38>
 8005c6c:	4638      	mov	r0, r7
 8005c6e:	f7ff fddb 	bl	8005828 <_Balloc>
 8005c72:	4605      	mov	r5, r0
 8005c74:	b948      	cbnz	r0, 8005c8a <__lshift+0x3e>
 8005c76:	4602      	mov	r2, r0
 8005c78:	4b28      	ldr	r3, [pc, #160]	; (8005d1c <__lshift+0xd0>)
 8005c7a:	4829      	ldr	r0, [pc, #164]	; (8005d20 <__lshift+0xd4>)
 8005c7c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005c80:	f000 fb76 	bl	8006370 <__assert_func>
 8005c84:	3101      	adds	r1, #1
 8005c86:	005b      	lsls	r3, r3, #1
 8005c88:	e7ee      	b.n	8005c68 <__lshift+0x1c>
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	f100 0114 	add.w	r1, r0, #20
 8005c90:	f100 0210 	add.w	r2, r0, #16
 8005c94:	4618      	mov	r0, r3
 8005c96:	4553      	cmp	r3, sl
 8005c98:	db33      	blt.n	8005d02 <__lshift+0xb6>
 8005c9a:	6920      	ldr	r0, [r4, #16]
 8005c9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005ca0:	f104 0314 	add.w	r3, r4, #20
 8005ca4:	f019 091f 	ands.w	r9, r9, #31
 8005ca8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005cac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005cb0:	d02b      	beq.n	8005d0a <__lshift+0xbe>
 8005cb2:	f1c9 0e20 	rsb	lr, r9, #32
 8005cb6:	468a      	mov	sl, r1
 8005cb8:	2200      	movs	r2, #0
 8005cba:	6818      	ldr	r0, [r3, #0]
 8005cbc:	fa00 f009 	lsl.w	r0, r0, r9
 8005cc0:	4302      	orrs	r2, r0
 8005cc2:	f84a 2b04 	str.w	r2, [sl], #4
 8005cc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cca:	459c      	cmp	ip, r3
 8005ccc:	fa22 f20e 	lsr.w	r2, r2, lr
 8005cd0:	d8f3      	bhi.n	8005cba <__lshift+0x6e>
 8005cd2:	ebac 0304 	sub.w	r3, ip, r4
 8005cd6:	3b15      	subs	r3, #21
 8005cd8:	f023 0303 	bic.w	r3, r3, #3
 8005cdc:	3304      	adds	r3, #4
 8005cde:	f104 0015 	add.w	r0, r4, #21
 8005ce2:	4584      	cmp	ip, r0
 8005ce4:	bf38      	it	cc
 8005ce6:	2304      	movcc	r3, #4
 8005ce8:	50ca      	str	r2, [r1, r3]
 8005cea:	b10a      	cbz	r2, 8005cf0 <__lshift+0xa4>
 8005cec:	f108 0602 	add.w	r6, r8, #2
 8005cf0:	3e01      	subs	r6, #1
 8005cf2:	4638      	mov	r0, r7
 8005cf4:	612e      	str	r6, [r5, #16]
 8005cf6:	4621      	mov	r1, r4
 8005cf8:	f7ff fdd6 	bl	80058a8 <_Bfree>
 8005cfc:	4628      	mov	r0, r5
 8005cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d02:	f842 0f04 	str.w	r0, [r2, #4]!
 8005d06:	3301      	adds	r3, #1
 8005d08:	e7c5      	b.n	8005c96 <__lshift+0x4a>
 8005d0a:	3904      	subs	r1, #4
 8005d0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d10:	f841 2f04 	str.w	r2, [r1, #4]!
 8005d14:	459c      	cmp	ip, r3
 8005d16:	d8f9      	bhi.n	8005d0c <__lshift+0xc0>
 8005d18:	e7ea      	b.n	8005cf0 <__lshift+0xa4>
 8005d1a:	bf00      	nop
 8005d1c:	0800766b 	.word	0x0800766b
 8005d20:	0800767c 	.word	0x0800767c

08005d24 <__mcmp>:
 8005d24:	b530      	push	{r4, r5, lr}
 8005d26:	6902      	ldr	r2, [r0, #16]
 8005d28:	690c      	ldr	r4, [r1, #16]
 8005d2a:	1b12      	subs	r2, r2, r4
 8005d2c:	d10e      	bne.n	8005d4c <__mcmp+0x28>
 8005d2e:	f100 0314 	add.w	r3, r0, #20
 8005d32:	3114      	adds	r1, #20
 8005d34:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005d38:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005d3c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005d40:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005d44:	42a5      	cmp	r5, r4
 8005d46:	d003      	beq.n	8005d50 <__mcmp+0x2c>
 8005d48:	d305      	bcc.n	8005d56 <__mcmp+0x32>
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	4610      	mov	r0, r2
 8005d4e:	bd30      	pop	{r4, r5, pc}
 8005d50:	4283      	cmp	r3, r0
 8005d52:	d3f3      	bcc.n	8005d3c <__mcmp+0x18>
 8005d54:	e7fa      	b.n	8005d4c <__mcmp+0x28>
 8005d56:	f04f 32ff 	mov.w	r2, #4294967295
 8005d5a:	e7f7      	b.n	8005d4c <__mcmp+0x28>

08005d5c <__mdiff>:
 8005d5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d60:	460c      	mov	r4, r1
 8005d62:	4606      	mov	r6, r0
 8005d64:	4611      	mov	r1, r2
 8005d66:	4620      	mov	r0, r4
 8005d68:	4617      	mov	r7, r2
 8005d6a:	f7ff ffdb 	bl	8005d24 <__mcmp>
 8005d6e:	1e05      	subs	r5, r0, #0
 8005d70:	d110      	bne.n	8005d94 <__mdiff+0x38>
 8005d72:	4629      	mov	r1, r5
 8005d74:	4630      	mov	r0, r6
 8005d76:	f7ff fd57 	bl	8005828 <_Balloc>
 8005d7a:	b930      	cbnz	r0, 8005d8a <__mdiff+0x2e>
 8005d7c:	4b39      	ldr	r3, [pc, #228]	; (8005e64 <__mdiff+0x108>)
 8005d7e:	4602      	mov	r2, r0
 8005d80:	f240 2132 	movw	r1, #562	; 0x232
 8005d84:	4838      	ldr	r0, [pc, #224]	; (8005e68 <__mdiff+0x10c>)
 8005d86:	f000 faf3 	bl	8006370 <__assert_func>
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005d90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d94:	bfa4      	itt	ge
 8005d96:	463b      	movge	r3, r7
 8005d98:	4627      	movge	r7, r4
 8005d9a:	4630      	mov	r0, r6
 8005d9c:	6879      	ldr	r1, [r7, #4]
 8005d9e:	bfa6      	itte	ge
 8005da0:	461c      	movge	r4, r3
 8005da2:	2500      	movge	r5, #0
 8005da4:	2501      	movlt	r5, #1
 8005da6:	f7ff fd3f 	bl	8005828 <_Balloc>
 8005daa:	b920      	cbnz	r0, 8005db6 <__mdiff+0x5a>
 8005dac:	4b2d      	ldr	r3, [pc, #180]	; (8005e64 <__mdiff+0x108>)
 8005dae:	4602      	mov	r2, r0
 8005db0:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005db4:	e7e6      	b.n	8005d84 <__mdiff+0x28>
 8005db6:	693e      	ldr	r6, [r7, #16]
 8005db8:	60c5      	str	r5, [r0, #12]
 8005dba:	6925      	ldr	r5, [r4, #16]
 8005dbc:	f107 0114 	add.w	r1, r7, #20
 8005dc0:	f104 0914 	add.w	r9, r4, #20
 8005dc4:	f100 0e14 	add.w	lr, r0, #20
 8005dc8:	f107 0210 	add.w	r2, r7, #16
 8005dcc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8005dd0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8005dd4:	46f2      	mov	sl, lr
 8005dd6:	2700      	movs	r7, #0
 8005dd8:	f859 3b04 	ldr.w	r3, [r9], #4
 8005ddc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005de0:	fa1f f883 	uxth.w	r8, r3
 8005de4:	fa17 f78b 	uxtah	r7, r7, fp
 8005de8:	0c1b      	lsrs	r3, r3, #16
 8005dea:	eba7 0808 	sub.w	r8, r7, r8
 8005dee:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005df2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005df6:	fa1f f888 	uxth.w	r8, r8
 8005dfa:	141f      	asrs	r7, r3, #16
 8005dfc:	454d      	cmp	r5, r9
 8005dfe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005e02:	f84a 3b04 	str.w	r3, [sl], #4
 8005e06:	d8e7      	bhi.n	8005dd8 <__mdiff+0x7c>
 8005e08:	1b2b      	subs	r3, r5, r4
 8005e0a:	3b15      	subs	r3, #21
 8005e0c:	f023 0303 	bic.w	r3, r3, #3
 8005e10:	3304      	adds	r3, #4
 8005e12:	3415      	adds	r4, #21
 8005e14:	42a5      	cmp	r5, r4
 8005e16:	bf38      	it	cc
 8005e18:	2304      	movcc	r3, #4
 8005e1a:	4419      	add	r1, r3
 8005e1c:	4473      	add	r3, lr
 8005e1e:	469e      	mov	lr, r3
 8005e20:	460d      	mov	r5, r1
 8005e22:	4565      	cmp	r5, ip
 8005e24:	d30e      	bcc.n	8005e44 <__mdiff+0xe8>
 8005e26:	f10c 0203 	add.w	r2, ip, #3
 8005e2a:	1a52      	subs	r2, r2, r1
 8005e2c:	f022 0203 	bic.w	r2, r2, #3
 8005e30:	3903      	subs	r1, #3
 8005e32:	458c      	cmp	ip, r1
 8005e34:	bf38      	it	cc
 8005e36:	2200      	movcc	r2, #0
 8005e38:	441a      	add	r2, r3
 8005e3a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005e3e:	b17b      	cbz	r3, 8005e60 <__mdiff+0x104>
 8005e40:	6106      	str	r6, [r0, #16]
 8005e42:	e7a5      	b.n	8005d90 <__mdiff+0x34>
 8005e44:	f855 8b04 	ldr.w	r8, [r5], #4
 8005e48:	fa17 f488 	uxtah	r4, r7, r8
 8005e4c:	1422      	asrs	r2, r4, #16
 8005e4e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8005e52:	b2a4      	uxth	r4, r4
 8005e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8005e58:	f84e 4b04 	str.w	r4, [lr], #4
 8005e5c:	1417      	asrs	r7, r2, #16
 8005e5e:	e7e0      	b.n	8005e22 <__mdiff+0xc6>
 8005e60:	3e01      	subs	r6, #1
 8005e62:	e7ea      	b.n	8005e3a <__mdiff+0xde>
 8005e64:	0800766b 	.word	0x0800766b
 8005e68:	0800767c 	.word	0x0800767c

08005e6c <__d2b>:
 8005e6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005e70:	4689      	mov	r9, r1
 8005e72:	2101      	movs	r1, #1
 8005e74:	ec57 6b10 	vmov	r6, r7, d0
 8005e78:	4690      	mov	r8, r2
 8005e7a:	f7ff fcd5 	bl	8005828 <_Balloc>
 8005e7e:	4604      	mov	r4, r0
 8005e80:	b930      	cbnz	r0, 8005e90 <__d2b+0x24>
 8005e82:	4602      	mov	r2, r0
 8005e84:	4b25      	ldr	r3, [pc, #148]	; (8005f1c <__d2b+0xb0>)
 8005e86:	4826      	ldr	r0, [pc, #152]	; (8005f20 <__d2b+0xb4>)
 8005e88:	f240 310a 	movw	r1, #778	; 0x30a
 8005e8c:	f000 fa70 	bl	8006370 <__assert_func>
 8005e90:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005e94:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005e98:	bb35      	cbnz	r5, 8005ee8 <__d2b+0x7c>
 8005e9a:	2e00      	cmp	r6, #0
 8005e9c:	9301      	str	r3, [sp, #4]
 8005e9e:	d028      	beq.n	8005ef2 <__d2b+0x86>
 8005ea0:	4668      	mov	r0, sp
 8005ea2:	9600      	str	r6, [sp, #0]
 8005ea4:	f7ff fd8c 	bl	80059c0 <__lo0bits>
 8005ea8:	9900      	ldr	r1, [sp, #0]
 8005eaa:	b300      	cbz	r0, 8005eee <__d2b+0x82>
 8005eac:	9a01      	ldr	r2, [sp, #4]
 8005eae:	f1c0 0320 	rsb	r3, r0, #32
 8005eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb6:	430b      	orrs	r3, r1
 8005eb8:	40c2      	lsrs	r2, r0
 8005eba:	6163      	str	r3, [r4, #20]
 8005ebc:	9201      	str	r2, [sp, #4]
 8005ebe:	9b01      	ldr	r3, [sp, #4]
 8005ec0:	61a3      	str	r3, [r4, #24]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	bf14      	ite	ne
 8005ec6:	2202      	movne	r2, #2
 8005ec8:	2201      	moveq	r2, #1
 8005eca:	6122      	str	r2, [r4, #16]
 8005ecc:	b1d5      	cbz	r5, 8005f04 <__d2b+0x98>
 8005ece:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005ed2:	4405      	add	r5, r0
 8005ed4:	f8c9 5000 	str.w	r5, [r9]
 8005ed8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005edc:	f8c8 0000 	str.w	r0, [r8]
 8005ee0:	4620      	mov	r0, r4
 8005ee2:	b003      	add	sp, #12
 8005ee4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005ee8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005eec:	e7d5      	b.n	8005e9a <__d2b+0x2e>
 8005eee:	6161      	str	r1, [r4, #20]
 8005ef0:	e7e5      	b.n	8005ebe <__d2b+0x52>
 8005ef2:	a801      	add	r0, sp, #4
 8005ef4:	f7ff fd64 	bl	80059c0 <__lo0bits>
 8005ef8:	9b01      	ldr	r3, [sp, #4]
 8005efa:	6163      	str	r3, [r4, #20]
 8005efc:	2201      	movs	r2, #1
 8005efe:	6122      	str	r2, [r4, #16]
 8005f00:	3020      	adds	r0, #32
 8005f02:	e7e3      	b.n	8005ecc <__d2b+0x60>
 8005f04:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005f08:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005f0c:	f8c9 0000 	str.w	r0, [r9]
 8005f10:	6918      	ldr	r0, [r3, #16]
 8005f12:	f7ff fd35 	bl	8005980 <__hi0bits>
 8005f16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005f1a:	e7df      	b.n	8005edc <__d2b+0x70>
 8005f1c:	0800766b 	.word	0x0800766b
 8005f20:	0800767c 	.word	0x0800767c

08005f24 <_calloc_r>:
 8005f24:	b513      	push	{r0, r1, r4, lr}
 8005f26:	434a      	muls	r2, r1
 8005f28:	4611      	mov	r1, r2
 8005f2a:	9201      	str	r2, [sp, #4]
 8005f2c:	f000 f85a 	bl	8005fe4 <_malloc_r>
 8005f30:	4604      	mov	r4, r0
 8005f32:	b118      	cbz	r0, 8005f3c <_calloc_r+0x18>
 8005f34:	9a01      	ldr	r2, [sp, #4]
 8005f36:	2100      	movs	r1, #0
 8005f38:	f7fd ffd4 	bl	8003ee4 <memset>
 8005f3c:	4620      	mov	r0, r4
 8005f3e:	b002      	add	sp, #8
 8005f40:	bd10      	pop	{r4, pc}
	...

08005f44 <_free_r>:
 8005f44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005f46:	2900      	cmp	r1, #0
 8005f48:	d048      	beq.n	8005fdc <_free_r+0x98>
 8005f4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f4e:	9001      	str	r0, [sp, #4]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	f1a1 0404 	sub.w	r4, r1, #4
 8005f56:	bfb8      	it	lt
 8005f58:	18e4      	addlt	r4, r4, r3
 8005f5a:	f000 fa65 	bl	8006428 <__malloc_lock>
 8005f5e:	4a20      	ldr	r2, [pc, #128]	; (8005fe0 <_free_r+0x9c>)
 8005f60:	9801      	ldr	r0, [sp, #4]
 8005f62:	6813      	ldr	r3, [r2, #0]
 8005f64:	4615      	mov	r5, r2
 8005f66:	b933      	cbnz	r3, 8005f76 <_free_r+0x32>
 8005f68:	6063      	str	r3, [r4, #4]
 8005f6a:	6014      	str	r4, [r2, #0]
 8005f6c:	b003      	add	sp, #12
 8005f6e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f72:	f000 ba5f 	b.w	8006434 <__malloc_unlock>
 8005f76:	42a3      	cmp	r3, r4
 8005f78:	d90b      	bls.n	8005f92 <_free_r+0x4e>
 8005f7a:	6821      	ldr	r1, [r4, #0]
 8005f7c:	1862      	adds	r2, r4, r1
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	bf04      	itt	eq
 8005f82:	681a      	ldreq	r2, [r3, #0]
 8005f84:	685b      	ldreq	r3, [r3, #4]
 8005f86:	6063      	str	r3, [r4, #4]
 8005f88:	bf04      	itt	eq
 8005f8a:	1852      	addeq	r2, r2, r1
 8005f8c:	6022      	streq	r2, [r4, #0]
 8005f8e:	602c      	str	r4, [r5, #0]
 8005f90:	e7ec      	b.n	8005f6c <_free_r+0x28>
 8005f92:	461a      	mov	r2, r3
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	b10b      	cbz	r3, 8005f9c <_free_r+0x58>
 8005f98:	42a3      	cmp	r3, r4
 8005f9a:	d9fa      	bls.n	8005f92 <_free_r+0x4e>
 8005f9c:	6811      	ldr	r1, [r2, #0]
 8005f9e:	1855      	adds	r5, r2, r1
 8005fa0:	42a5      	cmp	r5, r4
 8005fa2:	d10b      	bne.n	8005fbc <_free_r+0x78>
 8005fa4:	6824      	ldr	r4, [r4, #0]
 8005fa6:	4421      	add	r1, r4
 8005fa8:	1854      	adds	r4, r2, r1
 8005faa:	42a3      	cmp	r3, r4
 8005fac:	6011      	str	r1, [r2, #0]
 8005fae:	d1dd      	bne.n	8005f6c <_free_r+0x28>
 8005fb0:	681c      	ldr	r4, [r3, #0]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	6053      	str	r3, [r2, #4]
 8005fb6:	4421      	add	r1, r4
 8005fb8:	6011      	str	r1, [r2, #0]
 8005fba:	e7d7      	b.n	8005f6c <_free_r+0x28>
 8005fbc:	d902      	bls.n	8005fc4 <_free_r+0x80>
 8005fbe:	230c      	movs	r3, #12
 8005fc0:	6003      	str	r3, [r0, #0]
 8005fc2:	e7d3      	b.n	8005f6c <_free_r+0x28>
 8005fc4:	6825      	ldr	r5, [r4, #0]
 8005fc6:	1961      	adds	r1, r4, r5
 8005fc8:	428b      	cmp	r3, r1
 8005fca:	bf04      	itt	eq
 8005fcc:	6819      	ldreq	r1, [r3, #0]
 8005fce:	685b      	ldreq	r3, [r3, #4]
 8005fd0:	6063      	str	r3, [r4, #4]
 8005fd2:	bf04      	itt	eq
 8005fd4:	1949      	addeq	r1, r1, r5
 8005fd6:	6021      	streq	r1, [r4, #0]
 8005fd8:	6054      	str	r4, [r2, #4]
 8005fda:	e7c7      	b.n	8005f6c <_free_r+0x28>
 8005fdc:	b003      	add	sp, #12
 8005fde:	bd30      	pop	{r4, r5, pc}
 8005fe0:	200001fc 	.word	0x200001fc

08005fe4 <_malloc_r>:
 8005fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fe6:	1ccd      	adds	r5, r1, #3
 8005fe8:	f025 0503 	bic.w	r5, r5, #3
 8005fec:	3508      	adds	r5, #8
 8005fee:	2d0c      	cmp	r5, #12
 8005ff0:	bf38      	it	cc
 8005ff2:	250c      	movcc	r5, #12
 8005ff4:	2d00      	cmp	r5, #0
 8005ff6:	4606      	mov	r6, r0
 8005ff8:	db01      	blt.n	8005ffe <_malloc_r+0x1a>
 8005ffa:	42a9      	cmp	r1, r5
 8005ffc:	d903      	bls.n	8006006 <_malloc_r+0x22>
 8005ffe:	230c      	movs	r3, #12
 8006000:	6033      	str	r3, [r6, #0]
 8006002:	2000      	movs	r0, #0
 8006004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006006:	f000 fa0f 	bl	8006428 <__malloc_lock>
 800600a:	4921      	ldr	r1, [pc, #132]	; (8006090 <_malloc_r+0xac>)
 800600c:	680a      	ldr	r2, [r1, #0]
 800600e:	4614      	mov	r4, r2
 8006010:	b99c      	cbnz	r4, 800603a <_malloc_r+0x56>
 8006012:	4f20      	ldr	r7, [pc, #128]	; (8006094 <_malloc_r+0xb0>)
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	b923      	cbnz	r3, 8006022 <_malloc_r+0x3e>
 8006018:	4621      	mov	r1, r4
 800601a:	4630      	mov	r0, r6
 800601c:	f000 f998 	bl	8006350 <_sbrk_r>
 8006020:	6038      	str	r0, [r7, #0]
 8006022:	4629      	mov	r1, r5
 8006024:	4630      	mov	r0, r6
 8006026:	f000 f993 	bl	8006350 <_sbrk_r>
 800602a:	1c43      	adds	r3, r0, #1
 800602c:	d123      	bne.n	8006076 <_malloc_r+0x92>
 800602e:	230c      	movs	r3, #12
 8006030:	6033      	str	r3, [r6, #0]
 8006032:	4630      	mov	r0, r6
 8006034:	f000 f9fe 	bl	8006434 <__malloc_unlock>
 8006038:	e7e3      	b.n	8006002 <_malloc_r+0x1e>
 800603a:	6823      	ldr	r3, [r4, #0]
 800603c:	1b5b      	subs	r3, r3, r5
 800603e:	d417      	bmi.n	8006070 <_malloc_r+0x8c>
 8006040:	2b0b      	cmp	r3, #11
 8006042:	d903      	bls.n	800604c <_malloc_r+0x68>
 8006044:	6023      	str	r3, [r4, #0]
 8006046:	441c      	add	r4, r3
 8006048:	6025      	str	r5, [r4, #0]
 800604a:	e004      	b.n	8006056 <_malloc_r+0x72>
 800604c:	6863      	ldr	r3, [r4, #4]
 800604e:	42a2      	cmp	r2, r4
 8006050:	bf0c      	ite	eq
 8006052:	600b      	streq	r3, [r1, #0]
 8006054:	6053      	strne	r3, [r2, #4]
 8006056:	4630      	mov	r0, r6
 8006058:	f000 f9ec 	bl	8006434 <__malloc_unlock>
 800605c:	f104 000b 	add.w	r0, r4, #11
 8006060:	1d23      	adds	r3, r4, #4
 8006062:	f020 0007 	bic.w	r0, r0, #7
 8006066:	1ac2      	subs	r2, r0, r3
 8006068:	d0cc      	beq.n	8006004 <_malloc_r+0x20>
 800606a:	1a1b      	subs	r3, r3, r0
 800606c:	50a3      	str	r3, [r4, r2]
 800606e:	e7c9      	b.n	8006004 <_malloc_r+0x20>
 8006070:	4622      	mov	r2, r4
 8006072:	6864      	ldr	r4, [r4, #4]
 8006074:	e7cc      	b.n	8006010 <_malloc_r+0x2c>
 8006076:	1cc4      	adds	r4, r0, #3
 8006078:	f024 0403 	bic.w	r4, r4, #3
 800607c:	42a0      	cmp	r0, r4
 800607e:	d0e3      	beq.n	8006048 <_malloc_r+0x64>
 8006080:	1a21      	subs	r1, r4, r0
 8006082:	4630      	mov	r0, r6
 8006084:	f000 f964 	bl	8006350 <_sbrk_r>
 8006088:	3001      	adds	r0, #1
 800608a:	d1dd      	bne.n	8006048 <_malloc_r+0x64>
 800608c:	e7cf      	b.n	800602e <_malloc_r+0x4a>
 800608e:	bf00      	nop
 8006090:	200001fc 	.word	0x200001fc
 8006094:	20000200 	.word	0x20000200

08006098 <__ssputs_r>:
 8006098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800609c:	688e      	ldr	r6, [r1, #8]
 800609e:	429e      	cmp	r6, r3
 80060a0:	4682      	mov	sl, r0
 80060a2:	460c      	mov	r4, r1
 80060a4:	4690      	mov	r8, r2
 80060a6:	461f      	mov	r7, r3
 80060a8:	d838      	bhi.n	800611c <__ssputs_r+0x84>
 80060aa:	898a      	ldrh	r2, [r1, #12]
 80060ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80060b0:	d032      	beq.n	8006118 <__ssputs_r+0x80>
 80060b2:	6825      	ldr	r5, [r4, #0]
 80060b4:	6909      	ldr	r1, [r1, #16]
 80060b6:	eba5 0901 	sub.w	r9, r5, r1
 80060ba:	6965      	ldr	r5, [r4, #20]
 80060bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80060c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80060c4:	3301      	adds	r3, #1
 80060c6:	444b      	add	r3, r9
 80060c8:	106d      	asrs	r5, r5, #1
 80060ca:	429d      	cmp	r5, r3
 80060cc:	bf38      	it	cc
 80060ce:	461d      	movcc	r5, r3
 80060d0:	0553      	lsls	r3, r2, #21
 80060d2:	d531      	bpl.n	8006138 <__ssputs_r+0xa0>
 80060d4:	4629      	mov	r1, r5
 80060d6:	f7ff ff85 	bl	8005fe4 <_malloc_r>
 80060da:	4606      	mov	r6, r0
 80060dc:	b950      	cbnz	r0, 80060f4 <__ssputs_r+0x5c>
 80060de:	230c      	movs	r3, #12
 80060e0:	f8ca 3000 	str.w	r3, [sl]
 80060e4:	89a3      	ldrh	r3, [r4, #12]
 80060e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060ea:	81a3      	strh	r3, [r4, #12]
 80060ec:	f04f 30ff 	mov.w	r0, #4294967295
 80060f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060f4:	6921      	ldr	r1, [r4, #16]
 80060f6:	464a      	mov	r2, r9
 80060f8:	f7fd fee6 	bl	8003ec8 <memcpy>
 80060fc:	89a3      	ldrh	r3, [r4, #12]
 80060fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006102:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006106:	81a3      	strh	r3, [r4, #12]
 8006108:	6126      	str	r6, [r4, #16]
 800610a:	6165      	str	r5, [r4, #20]
 800610c:	444e      	add	r6, r9
 800610e:	eba5 0509 	sub.w	r5, r5, r9
 8006112:	6026      	str	r6, [r4, #0]
 8006114:	60a5      	str	r5, [r4, #8]
 8006116:	463e      	mov	r6, r7
 8006118:	42be      	cmp	r6, r7
 800611a:	d900      	bls.n	800611e <__ssputs_r+0x86>
 800611c:	463e      	mov	r6, r7
 800611e:	4632      	mov	r2, r6
 8006120:	6820      	ldr	r0, [r4, #0]
 8006122:	4641      	mov	r1, r8
 8006124:	f000 f966 	bl	80063f4 <memmove>
 8006128:	68a3      	ldr	r3, [r4, #8]
 800612a:	6822      	ldr	r2, [r4, #0]
 800612c:	1b9b      	subs	r3, r3, r6
 800612e:	4432      	add	r2, r6
 8006130:	60a3      	str	r3, [r4, #8]
 8006132:	6022      	str	r2, [r4, #0]
 8006134:	2000      	movs	r0, #0
 8006136:	e7db      	b.n	80060f0 <__ssputs_r+0x58>
 8006138:	462a      	mov	r2, r5
 800613a:	f000 f981 	bl	8006440 <_realloc_r>
 800613e:	4606      	mov	r6, r0
 8006140:	2800      	cmp	r0, #0
 8006142:	d1e1      	bne.n	8006108 <__ssputs_r+0x70>
 8006144:	6921      	ldr	r1, [r4, #16]
 8006146:	4650      	mov	r0, sl
 8006148:	f7ff fefc 	bl	8005f44 <_free_r>
 800614c:	e7c7      	b.n	80060de <__ssputs_r+0x46>
	...

08006150 <_svfiprintf_r>:
 8006150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006154:	4698      	mov	r8, r3
 8006156:	898b      	ldrh	r3, [r1, #12]
 8006158:	061b      	lsls	r3, r3, #24
 800615a:	b09d      	sub	sp, #116	; 0x74
 800615c:	4607      	mov	r7, r0
 800615e:	460d      	mov	r5, r1
 8006160:	4614      	mov	r4, r2
 8006162:	d50e      	bpl.n	8006182 <_svfiprintf_r+0x32>
 8006164:	690b      	ldr	r3, [r1, #16]
 8006166:	b963      	cbnz	r3, 8006182 <_svfiprintf_r+0x32>
 8006168:	2140      	movs	r1, #64	; 0x40
 800616a:	f7ff ff3b 	bl	8005fe4 <_malloc_r>
 800616e:	6028      	str	r0, [r5, #0]
 8006170:	6128      	str	r0, [r5, #16]
 8006172:	b920      	cbnz	r0, 800617e <_svfiprintf_r+0x2e>
 8006174:	230c      	movs	r3, #12
 8006176:	603b      	str	r3, [r7, #0]
 8006178:	f04f 30ff 	mov.w	r0, #4294967295
 800617c:	e0d1      	b.n	8006322 <_svfiprintf_r+0x1d2>
 800617e:	2340      	movs	r3, #64	; 0x40
 8006180:	616b      	str	r3, [r5, #20]
 8006182:	2300      	movs	r3, #0
 8006184:	9309      	str	r3, [sp, #36]	; 0x24
 8006186:	2320      	movs	r3, #32
 8006188:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800618c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006190:	2330      	movs	r3, #48	; 0x30
 8006192:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800633c <_svfiprintf_r+0x1ec>
 8006196:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800619a:	f04f 0901 	mov.w	r9, #1
 800619e:	4623      	mov	r3, r4
 80061a0:	469a      	mov	sl, r3
 80061a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061a6:	b10a      	cbz	r2, 80061ac <_svfiprintf_r+0x5c>
 80061a8:	2a25      	cmp	r2, #37	; 0x25
 80061aa:	d1f9      	bne.n	80061a0 <_svfiprintf_r+0x50>
 80061ac:	ebba 0b04 	subs.w	fp, sl, r4
 80061b0:	d00b      	beq.n	80061ca <_svfiprintf_r+0x7a>
 80061b2:	465b      	mov	r3, fp
 80061b4:	4622      	mov	r2, r4
 80061b6:	4629      	mov	r1, r5
 80061b8:	4638      	mov	r0, r7
 80061ba:	f7ff ff6d 	bl	8006098 <__ssputs_r>
 80061be:	3001      	adds	r0, #1
 80061c0:	f000 80aa 	beq.w	8006318 <_svfiprintf_r+0x1c8>
 80061c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061c6:	445a      	add	r2, fp
 80061c8:	9209      	str	r2, [sp, #36]	; 0x24
 80061ca:	f89a 3000 	ldrb.w	r3, [sl]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	f000 80a2 	beq.w	8006318 <_svfiprintf_r+0x1c8>
 80061d4:	2300      	movs	r3, #0
 80061d6:	f04f 32ff 	mov.w	r2, #4294967295
 80061da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061de:	f10a 0a01 	add.w	sl, sl, #1
 80061e2:	9304      	str	r3, [sp, #16]
 80061e4:	9307      	str	r3, [sp, #28]
 80061e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80061ea:	931a      	str	r3, [sp, #104]	; 0x68
 80061ec:	4654      	mov	r4, sl
 80061ee:	2205      	movs	r2, #5
 80061f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061f4:	4851      	ldr	r0, [pc, #324]	; (800633c <_svfiprintf_r+0x1ec>)
 80061f6:	f7f9 fffb 	bl	80001f0 <memchr>
 80061fa:	9a04      	ldr	r2, [sp, #16]
 80061fc:	b9d8      	cbnz	r0, 8006236 <_svfiprintf_r+0xe6>
 80061fe:	06d0      	lsls	r0, r2, #27
 8006200:	bf44      	itt	mi
 8006202:	2320      	movmi	r3, #32
 8006204:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006208:	0711      	lsls	r1, r2, #28
 800620a:	bf44      	itt	mi
 800620c:	232b      	movmi	r3, #43	; 0x2b
 800620e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006212:	f89a 3000 	ldrb.w	r3, [sl]
 8006216:	2b2a      	cmp	r3, #42	; 0x2a
 8006218:	d015      	beq.n	8006246 <_svfiprintf_r+0xf6>
 800621a:	9a07      	ldr	r2, [sp, #28]
 800621c:	4654      	mov	r4, sl
 800621e:	2000      	movs	r0, #0
 8006220:	f04f 0c0a 	mov.w	ip, #10
 8006224:	4621      	mov	r1, r4
 8006226:	f811 3b01 	ldrb.w	r3, [r1], #1
 800622a:	3b30      	subs	r3, #48	; 0x30
 800622c:	2b09      	cmp	r3, #9
 800622e:	d94e      	bls.n	80062ce <_svfiprintf_r+0x17e>
 8006230:	b1b0      	cbz	r0, 8006260 <_svfiprintf_r+0x110>
 8006232:	9207      	str	r2, [sp, #28]
 8006234:	e014      	b.n	8006260 <_svfiprintf_r+0x110>
 8006236:	eba0 0308 	sub.w	r3, r0, r8
 800623a:	fa09 f303 	lsl.w	r3, r9, r3
 800623e:	4313      	orrs	r3, r2
 8006240:	9304      	str	r3, [sp, #16]
 8006242:	46a2      	mov	sl, r4
 8006244:	e7d2      	b.n	80061ec <_svfiprintf_r+0x9c>
 8006246:	9b03      	ldr	r3, [sp, #12]
 8006248:	1d19      	adds	r1, r3, #4
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	9103      	str	r1, [sp, #12]
 800624e:	2b00      	cmp	r3, #0
 8006250:	bfbb      	ittet	lt
 8006252:	425b      	neglt	r3, r3
 8006254:	f042 0202 	orrlt.w	r2, r2, #2
 8006258:	9307      	strge	r3, [sp, #28]
 800625a:	9307      	strlt	r3, [sp, #28]
 800625c:	bfb8      	it	lt
 800625e:	9204      	strlt	r2, [sp, #16]
 8006260:	7823      	ldrb	r3, [r4, #0]
 8006262:	2b2e      	cmp	r3, #46	; 0x2e
 8006264:	d10c      	bne.n	8006280 <_svfiprintf_r+0x130>
 8006266:	7863      	ldrb	r3, [r4, #1]
 8006268:	2b2a      	cmp	r3, #42	; 0x2a
 800626a:	d135      	bne.n	80062d8 <_svfiprintf_r+0x188>
 800626c:	9b03      	ldr	r3, [sp, #12]
 800626e:	1d1a      	adds	r2, r3, #4
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	9203      	str	r2, [sp, #12]
 8006274:	2b00      	cmp	r3, #0
 8006276:	bfb8      	it	lt
 8006278:	f04f 33ff 	movlt.w	r3, #4294967295
 800627c:	3402      	adds	r4, #2
 800627e:	9305      	str	r3, [sp, #20]
 8006280:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800634c <_svfiprintf_r+0x1fc>
 8006284:	7821      	ldrb	r1, [r4, #0]
 8006286:	2203      	movs	r2, #3
 8006288:	4650      	mov	r0, sl
 800628a:	f7f9 ffb1 	bl	80001f0 <memchr>
 800628e:	b140      	cbz	r0, 80062a2 <_svfiprintf_r+0x152>
 8006290:	2340      	movs	r3, #64	; 0x40
 8006292:	eba0 000a 	sub.w	r0, r0, sl
 8006296:	fa03 f000 	lsl.w	r0, r3, r0
 800629a:	9b04      	ldr	r3, [sp, #16]
 800629c:	4303      	orrs	r3, r0
 800629e:	3401      	adds	r4, #1
 80062a0:	9304      	str	r3, [sp, #16]
 80062a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062a6:	4826      	ldr	r0, [pc, #152]	; (8006340 <_svfiprintf_r+0x1f0>)
 80062a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80062ac:	2206      	movs	r2, #6
 80062ae:	f7f9 ff9f 	bl	80001f0 <memchr>
 80062b2:	2800      	cmp	r0, #0
 80062b4:	d038      	beq.n	8006328 <_svfiprintf_r+0x1d8>
 80062b6:	4b23      	ldr	r3, [pc, #140]	; (8006344 <_svfiprintf_r+0x1f4>)
 80062b8:	bb1b      	cbnz	r3, 8006302 <_svfiprintf_r+0x1b2>
 80062ba:	9b03      	ldr	r3, [sp, #12]
 80062bc:	3307      	adds	r3, #7
 80062be:	f023 0307 	bic.w	r3, r3, #7
 80062c2:	3308      	adds	r3, #8
 80062c4:	9303      	str	r3, [sp, #12]
 80062c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062c8:	4433      	add	r3, r6
 80062ca:	9309      	str	r3, [sp, #36]	; 0x24
 80062cc:	e767      	b.n	800619e <_svfiprintf_r+0x4e>
 80062ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80062d2:	460c      	mov	r4, r1
 80062d4:	2001      	movs	r0, #1
 80062d6:	e7a5      	b.n	8006224 <_svfiprintf_r+0xd4>
 80062d8:	2300      	movs	r3, #0
 80062da:	3401      	adds	r4, #1
 80062dc:	9305      	str	r3, [sp, #20]
 80062de:	4619      	mov	r1, r3
 80062e0:	f04f 0c0a 	mov.w	ip, #10
 80062e4:	4620      	mov	r0, r4
 80062e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062ea:	3a30      	subs	r2, #48	; 0x30
 80062ec:	2a09      	cmp	r2, #9
 80062ee:	d903      	bls.n	80062f8 <_svfiprintf_r+0x1a8>
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d0c5      	beq.n	8006280 <_svfiprintf_r+0x130>
 80062f4:	9105      	str	r1, [sp, #20]
 80062f6:	e7c3      	b.n	8006280 <_svfiprintf_r+0x130>
 80062f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80062fc:	4604      	mov	r4, r0
 80062fe:	2301      	movs	r3, #1
 8006300:	e7f0      	b.n	80062e4 <_svfiprintf_r+0x194>
 8006302:	ab03      	add	r3, sp, #12
 8006304:	9300      	str	r3, [sp, #0]
 8006306:	462a      	mov	r2, r5
 8006308:	4b0f      	ldr	r3, [pc, #60]	; (8006348 <_svfiprintf_r+0x1f8>)
 800630a:	a904      	add	r1, sp, #16
 800630c:	4638      	mov	r0, r7
 800630e:	f7fd fe91 	bl	8004034 <_printf_float>
 8006312:	1c42      	adds	r2, r0, #1
 8006314:	4606      	mov	r6, r0
 8006316:	d1d6      	bne.n	80062c6 <_svfiprintf_r+0x176>
 8006318:	89ab      	ldrh	r3, [r5, #12]
 800631a:	065b      	lsls	r3, r3, #25
 800631c:	f53f af2c 	bmi.w	8006178 <_svfiprintf_r+0x28>
 8006320:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006322:	b01d      	add	sp, #116	; 0x74
 8006324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006328:	ab03      	add	r3, sp, #12
 800632a:	9300      	str	r3, [sp, #0]
 800632c:	462a      	mov	r2, r5
 800632e:	4b06      	ldr	r3, [pc, #24]	; (8006348 <_svfiprintf_r+0x1f8>)
 8006330:	a904      	add	r1, sp, #16
 8006332:	4638      	mov	r0, r7
 8006334:	f7fe f922 	bl	800457c <_printf_i>
 8006338:	e7eb      	b.n	8006312 <_svfiprintf_r+0x1c2>
 800633a:	bf00      	nop
 800633c:	080077dc 	.word	0x080077dc
 8006340:	080077e6 	.word	0x080077e6
 8006344:	08004035 	.word	0x08004035
 8006348:	08006099 	.word	0x08006099
 800634c:	080077e2 	.word	0x080077e2

08006350 <_sbrk_r>:
 8006350:	b538      	push	{r3, r4, r5, lr}
 8006352:	4d06      	ldr	r5, [pc, #24]	; (800636c <_sbrk_r+0x1c>)
 8006354:	2300      	movs	r3, #0
 8006356:	4604      	mov	r4, r0
 8006358:	4608      	mov	r0, r1
 800635a:	602b      	str	r3, [r5, #0]
 800635c:	f7fc fb40 	bl	80029e0 <_sbrk>
 8006360:	1c43      	adds	r3, r0, #1
 8006362:	d102      	bne.n	800636a <_sbrk_r+0x1a>
 8006364:	682b      	ldr	r3, [r5, #0]
 8006366:	b103      	cbz	r3, 800636a <_sbrk_r+0x1a>
 8006368:	6023      	str	r3, [r4, #0]
 800636a:	bd38      	pop	{r3, r4, r5, pc}
 800636c:	20000260 	.word	0x20000260

08006370 <__assert_func>:
 8006370:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006372:	4614      	mov	r4, r2
 8006374:	461a      	mov	r2, r3
 8006376:	4b09      	ldr	r3, [pc, #36]	; (800639c <__assert_func+0x2c>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4605      	mov	r5, r0
 800637c:	68d8      	ldr	r0, [r3, #12]
 800637e:	b14c      	cbz	r4, 8006394 <__assert_func+0x24>
 8006380:	4b07      	ldr	r3, [pc, #28]	; (80063a0 <__assert_func+0x30>)
 8006382:	9100      	str	r1, [sp, #0]
 8006384:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006388:	4906      	ldr	r1, [pc, #24]	; (80063a4 <__assert_func+0x34>)
 800638a:	462b      	mov	r3, r5
 800638c:	f000 f80e 	bl	80063ac <fiprintf>
 8006390:	f000 faa4 	bl	80068dc <abort>
 8006394:	4b04      	ldr	r3, [pc, #16]	; (80063a8 <__assert_func+0x38>)
 8006396:	461c      	mov	r4, r3
 8006398:	e7f3      	b.n	8006382 <__assert_func+0x12>
 800639a:	bf00      	nop
 800639c:	2000000c 	.word	0x2000000c
 80063a0:	080077ed 	.word	0x080077ed
 80063a4:	080077fa 	.word	0x080077fa
 80063a8:	08007828 	.word	0x08007828

080063ac <fiprintf>:
 80063ac:	b40e      	push	{r1, r2, r3}
 80063ae:	b503      	push	{r0, r1, lr}
 80063b0:	4601      	mov	r1, r0
 80063b2:	ab03      	add	r3, sp, #12
 80063b4:	4805      	ldr	r0, [pc, #20]	; (80063cc <fiprintf+0x20>)
 80063b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80063ba:	6800      	ldr	r0, [r0, #0]
 80063bc:	9301      	str	r3, [sp, #4]
 80063be:	f000 f88f 	bl	80064e0 <_vfiprintf_r>
 80063c2:	b002      	add	sp, #8
 80063c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80063c8:	b003      	add	sp, #12
 80063ca:	4770      	bx	lr
 80063cc:	2000000c 	.word	0x2000000c

080063d0 <__ascii_mbtowc>:
 80063d0:	b082      	sub	sp, #8
 80063d2:	b901      	cbnz	r1, 80063d6 <__ascii_mbtowc+0x6>
 80063d4:	a901      	add	r1, sp, #4
 80063d6:	b142      	cbz	r2, 80063ea <__ascii_mbtowc+0x1a>
 80063d8:	b14b      	cbz	r3, 80063ee <__ascii_mbtowc+0x1e>
 80063da:	7813      	ldrb	r3, [r2, #0]
 80063dc:	600b      	str	r3, [r1, #0]
 80063de:	7812      	ldrb	r2, [r2, #0]
 80063e0:	1e10      	subs	r0, r2, #0
 80063e2:	bf18      	it	ne
 80063e4:	2001      	movne	r0, #1
 80063e6:	b002      	add	sp, #8
 80063e8:	4770      	bx	lr
 80063ea:	4610      	mov	r0, r2
 80063ec:	e7fb      	b.n	80063e6 <__ascii_mbtowc+0x16>
 80063ee:	f06f 0001 	mvn.w	r0, #1
 80063f2:	e7f8      	b.n	80063e6 <__ascii_mbtowc+0x16>

080063f4 <memmove>:
 80063f4:	4288      	cmp	r0, r1
 80063f6:	b510      	push	{r4, lr}
 80063f8:	eb01 0402 	add.w	r4, r1, r2
 80063fc:	d902      	bls.n	8006404 <memmove+0x10>
 80063fe:	4284      	cmp	r4, r0
 8006400:	4623      	mov	r3, r4
 8006402:	d807      	bhi.n	8006414 <memmove+0x20>
 8006404:	1e43      	subs	r3, r0, #1
 8006406:	42a1      	cmp	r1, r4
 8006408:	d008      	beq.n	800641c <memmove+0x28>
 800640a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800640e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006412:	e7f8      	b.n	8006406 <memmove+0x12>
 8006414:	4402      	add	r2, r0
 8006416:	4601      	mov	r1, r0
 8006418:	428a      	cmp	r2, r1
 800641a:	d100      	bne.n	800641e <memmove+0x2a>
 800641c:	bd10      	pop	{r4, pc}
 800641e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006422:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006426:	e7f7      	b.n	8006418 <memmove+0x24>

08006428 <__malloc_lock>:
 8006428:	4801      	ldr	r0, [pc, #4]	; (8006430 <__malloc_lock+0x8>)
 800642a:	f000 bc17 	b.w	8006c5c <__retarget_lock_acquire_recursive>
 800642e:	bf00      	nop
 8006430:	20000268 	.word	0x20000268

08006434 <__malloc_unlock>:
 8006434:	4801      	ldr	r0, [pc, #4]	; (800643c <__malloc_unlock+0x8>)
 8006436:	f000 bc12 	b.w	8006c5e <__retarget_lock_release_recursive>
 800643a:	bf00      	nop
 800643c:	20000268 	.word	0x20000268

08006440 <_realloc_r>:
 8006440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006442:	4607      	mov	r7, r0
 8006444:	4614      	mov	r4, r2
 8006446:	460e      	mov	r6, r1
 8006448:	b921      	cbnz	r1, 8006454 <_realloc_r+0x14>
 800644a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800644e:	4611      	mov	r1, r2
 8006450:	f7ff bdc8 	b.w	8005fe4 <_malloc_r>
 8006454:	b922      	cbnz	r2, 8006460 <_realloc_r+0x20>
 8006456:	f7ff fd75 	bl	8005f44 <_free_r>
 800645a:	4625      	mov	r5, r4
 800645c:	4628      	mov	r0, r5
 800645e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006460:	f000 fc62 	bl	8006d28 <_malloc_usable_size_r>
 8006464:	42a0      	cmp	r0, r4
 8006466:	d20f      	bcs.n	8006488 <_realloc_r+0x48>
 8006468:	4621      	mov	r1, r4
 800646a:	4638      	mov	r0, r7
 800646c:	f7ff fdba 	bl	8005fe4 <_malloc_r>
 8006470:	4605      	mov	r5, r0
 8006472:	2800      	cmp	r0, #0
 8006474:	d0f2      	beq.n	800645c <_realloc_r+0x1c>
 8006476:	4631      	mov	r1, r6
 8006478:	4622      	mov	r2, r4
 800647a:	f7fd fd25 	bl	8003ec8 <memcpy>
 800647e:	4631      	mov	r1, r6
 8006480:	4638      	mov	r0, r7
 8006482:	f7ff fd5f 	bl	8005f44 <_free_r>
 8006486:	e7e9      	b.n	800645c <_realloc_r+0x1c>
 8006488:	4635      	mov	r5, r6
 800648a:	e7e7      	b.n	800645c <_realloc_r+0x1c>

0800648c <__sfputc_r>:
 800648c:	6893      	ldr	r3, [r2, #8]
 800648e:	3b01      	subs	r3, #1
 8006490:	2b00      	cmp	r3, #0
 8006492:	b410      	push	{r4}
 8006494:	6093      	str	r3, [r2, #8]
 8006496:	da08      	bge.n	80064aa <__sfputc_r+0x1e>
 8006498:	6994      	ldr	r4, [r2, #24]
 800649a:	42a3      	cmp	r3, r4
 800649c:	db01      	blt.n	80064a2 <__sfputc_r+0x16>
 800649e:	290a      	cmp	r1, #10
 80064a0:	d103      	bne.n	80064aa <__sfputc_r+0x1e>
 80064a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064a6:	f000 b94b 	b.w	8006740 <__swbuf_r>
 80064aa:	6813      	ldr	r3, [r2, #0]
 80064ac:	1c58      	adds	r0, r3, #1
 80064ae:	6010      	str	r0, [r2, #0]
 80064b0:	7019      	strb	r1, [r3, #0]
 80064b2:	4608      	mov	r0, r1
 80064b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064b8:	4770      	bx	lr

080064ba <__sfputs_r>:
 80064ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064bc:	4606      	mov	r6, r0
 80064be:	460f      	mov	r7, r1
 80064c0:	4614      	mov	r4, r2
 80064c2:	18d5      	adds	r5, r2, r3
 80064c4:	42ac      	cmp	r4, r5
 80064c6:	d101      	bne.n	80064cc <__sfputs_r+0x12>
 80064c8:	2000      	movs	r0, #0
 80064ca:	e007      	b.n	80064dc <__sfputs_r+0x22>
 80064cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064d0:	463a      	mov	r2, r7
 80064d2:	4630      	mov	r0, r6
 80064d4:	f7ff ffda 	bl	800648c <__sfputc_r>
 80064d8:	1c43      	adds	r3, r0, #1
 80064da:	d1f3      	bne.n	80064c4 <__sfputs_r+0xa>
 80064dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080064e0 <_vfiprintf_r>:
 80064e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064e4:	460d      	mov	r5, r1
 80064e6:	b09d      	sub	sp, #116	; 0x74
 80064e8:	4614      	mov	r4, r2
 80064ea:	4698      	mov	r8, r3
 80064ec:	4606      	mov	r6, r0
 80064ee:	b118      	cbz	r0, 80064f8 <_vfiprintf_r+0x18>
 80064f0:	6983      	ldr	r3, [r0, #24]
 80064f2:	b90b      	cbnz	r3, 80064f8 <_vfiprintf_r+0x18>
 80064f4:	f000 fb14 	bl	8006b20 <__sinit>
 80064f8:	4b89      	ldr	r3, [pc, #548]	; (8006720 <_vfiprintf_r+0x240>)
 80064fa:	429d      	cmp	r5, r3
 80064fc:	d11b      	bne.n	8006536 <_vfiprintf_r+0x56>
 80064fe:	6875      	ldr	r5, [r6, #4]
 8006500:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006502:	07d9      	lsls	r1, r3, #31
 8006504:	d405      	bmi.n	8006512 <_vfiprintf_r+0x32>
 8006506:	89ab      	ldrh	r3, [r5, #12]
 8006508:	059a      	lsls	r2, r3, #22
 800650a:	d402      	bmi.n	8006512 <_vfiprintf_r+0x32>
 800650c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800650e:	f000 fba5 	bl	8006c5c <__retarget_lock_acquire_recursive>
 8006512:	89ab      	ldrh	r3, [r5, #12]
 8006514:	071b      	lsls	r3, r3, #28
 8006516:	d501      	bpl.n	800651c <_vfiprintf_r+0x3c>
 8006518:	692b      	ldr	r3, [r5, #16]
 800651a:	b9eb      	cbnz	r3, 8006558 <_vfiprintf_r+0x78>
 800651c:	4629      	mov	r1, r5
 800651e:	4630      	mov	r0, r6
 8006520:	f000 f96e 	bl	8006800 <__swsetup_r>
 8006524:	b1c0      	cbz	r0, 8006558 <_vfiprintf_r+0x78>
 8006526:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006528:	07dc      	lsls	r4, r3, #31
 800652a:	d50e      	bpl.n	800654a <_vfiprintf_r+0x6a>
 800652c:	f04f 30ff 	mov.w	r0, #4294967295
 8006530:	b01d      	add	sp, #116	; 0x74
 8006532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006536:	4b7b      	ldr	r3, [pc, #492]	; (8006724 <_vfiprintf_r+0x244>)
 8006538:	429d      	cmp	r5, r3
 800653a:	d101      	bne.n	8006540 <_vfiprintf_r+0x60>
 800653c:	68b5      	ldr	r5, [r6, #8]
 800653e:	e7df      	b.n	8006500 <_vfiprintf_r+0x20>
 8006540:	4b79      	ldr	r3, [pc, #484]	; (8006728 <_vfiprintf_r+0x248>)
 8006542:	429d      	cmp	r5, r3
 8006544:	bf08      	it	eq
 8006546:	68f5      	ldreq	r5, [r6, #12]
 8006548:	e7da      	b.n	8006500 <_vfiprintf_r+0x20>
 800654a:	89ab      	ldrh	r3, [r5, #12]
 800654c:	0598      	lsls	r0, r3, #22
 800654e:	d4ed      	bmi.n	800652c <_vfiprintf_r+0x4c>
 8006550:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006552:	f000 fb84 	bl	8006c5e <__retarget_lock_release_recursive>
 8006556:	e7e9      	b.n	800652c <_vfiprintf_r+0x4c>
 8006558:	2300      	movs	r3, #0
 800655a:	9309      	str	r3, [sp, #36]	; 0x24
 800655c:	2320      	movs	r3, #32
 800655e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006562:	f8cd 800c 	str.w	r8, [sp, #12]
 8006566:	2330      	movs	r3, #48	; 0x30
 8006568:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800672c <_vfiprintf_r+0x24c>
 800656c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006570:	f04f 0901 	mov.w	r9, #1
 8006574:	4623      	mov	r3, r4
 8006576:	469a      	mov	sl, r3
 8006578:	f813 2b01 	ldrb.w	r2, [r3], #1
 800657c:	b10a      	cbz	r2, 8006582 <_vfiprintf_r+0xa2>
 800657e:	2a25      	cmp	r2, #37	; 0x25
 8006580:	d1f9      	bne.n	8006576 <_vfiprintf_r+0x96>
 8006582:	ebba 0b04 	subs.w	fp, sl, r4
 8006586:	d00b      	beq.n	80065a0 <_vfiprintf_r+0xc0>
 8006588:	465b      	mov	r3, fp
 800658a:	4622      	mov	r2, r4
 800658c:	4629      	mov	r1, r5
 800658e:	4630      	mov	r0, r6
 8006590:	f7ff ff93 	bl	80064ba <__sfputs_r>
 8006594:	3001      	adds	r0, #1
 8006596:	f000 80aa 	beq.w	80066ee <_vfiprintf_r+0x20e>
 800659a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800659c:	445a      	add	r2, fp
 800659e:	9209      	str	r2, [sp, #36]	; 0x24
 80065a0:	f89a 3000 	ldrb.w	r3, [sl]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	f000 80a2 	beq.w	80066ee <_vfiprintf_r+0x20e>
 80065aa:	2300      	movs	r3, #0
 80065ac:	f04f 32ff 	mov.w	r2, #4294967295
 80065b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065b4:	f10a 0a01 	add.w	sl, sl, #1
 80065b8:	9304      	str	r3, [sp, #16]
 80065ba:	9307      	str	r3, [sp, #28]
 80065bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80065c0:	931a      	str	r3, [sp, #104]	; 0x68
 80065c2:	4654      	mov	r4, sl
 80065c4:	2205      	movs	r2, #5
 80065c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065ca:	4858      	ldr	r0, [pc, #352]	; (800672c <_vfiprintf_r+0x24c>)
 80065cc:	f7f9 fe10 	bl	80001f0 <memchr>
 80065d0:	9a04      	ldr	r2, [sp, #16]
 80065d2:	b9d8      	cbnz	r0, 800660c <_vfiprintf_r+0x12c>
 80065d4:	06d1      	lsls	r1, r2, #27
 80065d6:	bf44      	itt	mi
 80065d8:	2320      	movmi	r3, #32
 80065da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80065de:	0713      	lsls	r3, r2, #28
 80065e0:	bf44      	itt	mi
 80065e2:	232b      	movmi	r3, #43	; 0x2b
 80065e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80065e8:	f89a 3000 	ldrb.w	r3, [sl]
 80065ec:	2b2a      	cmp	r3, #42	; 0x2a
 80065ee:	d015      	beq.n	800661c <_vfiprintf_r+0x13c>
 80065f0:	9a07      	ldr	r2, [sp, #28]
 80065f2:	4654      	mov	r4, sl
 80065f4:	2000      	movs	r0, #0
 80065f6:	f04f 0c0a 	mov.w	ip, #10
 80065fa:	4621      	mov	r1, r4
 80065fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006600:	3b30      	subs	r3, #48	; 0x30
 8006602:	2b09      	cmp	r3, #9
 8006604:	d94e      	bls.n	80066a4 <_vfiprintf_r+0x1c4>
 8006606:	b1b0      	cbz	r0, 8006636 <_vfiprintf_r+0x156>
 8006608:	9207      	str	r2, [sp, #28]
 800660a:	e014      	b.n	8006636 <_vfiprintf_r+0x156>
 800660c:	eba0 0308 	sub.w	r3, r0, r8
 8006610:	fa09 f303 	lsl.w	r3, r9, r3
 8006614:	4313      	orrs	r3, r2
 8006616:	9304      	str	r3, [sp, #16]
 8006618:	46a2      	mov	sl, r4
 800661a:	e7d2      	b.n	80065c2 <_vfiprintf_r+0xe2>
 800661c:	9b03      	ldr	r3, [sp, #12]
 800661e:	1d19      	adds	r1, r3, #4
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	9103      	str	r1, [sp, #12]
 8006624:	2b00      	cmp	r3, #0
 8006626:	bfbb      	ittet	lt
 8006628:	425b      	neglt	r3, r3
 800662a:	f042 0202 	orrlt.w	r2, r2, #2
 800662e:	9307      	strge	r3, [sp, #28]
 8006630:	9307      	strlt	r3, [sp, #28]
 8006632:	bfb8      	it	lt
 8006634:	9204      	strlt	r2, [sp, #16]
 8006636:	7823      	ldrb	r3, [r4, #0]
 8006638:	2b2e      	cmp	r3, #46	; 0x2e
 800663a:	d10c      	bne.n	8006656 <_vfiprintf_r+0x176>
 800663c:	7863      	ldrb	r3, [r4, #1]
 800663e:	2b2a      	cmp	r3, #42	; 0x2a
 8006640:	d135      	bne.n	80066ae <_vfiprintf_r+0x1ce>
 8006642:	9b03      	ldr	r3, [sp, #12]
 8006644:	1d1a      	adds	r2, r3, #4
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	9203      	str	r2, [sp, #12]
 800664a:	2b00      	cmp	r3, #0
 800664c:	bfb8      	it	lt
 800664e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006652:	3402      	adds	r4, #2
 8006654:	9305      	str	r3, [sp, #20]
 8006656:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800673c <_vfiprintf_r+0x25c>
 800665a:	7821      	ldrb	r1, [r4, #0]
 800665c:	2203      	movs	r2, #3
 800665e:	4650      	mov	r0, sl
 8006660:	f7f9 fdc6 	bl	80001f0 <memchr>
 8006664:	b140      	cbz	r0, 8006678 <_vfiprintf_r+0x198>
 8006666:	2340      	movs	r3, #64	; 0x40
 8006668:	eba0 000a 	sub.w	r0, r0, sl
 800666c:	fa03 f000 	lsl.w	r0, r3, r0
 8006670:	9b04      	ldr	r3, [sp, #16]
 8006672:	4303      	orrs	r3, r0
 8006674:	3401      	adds	r4, #1
 8006676:	9304      	str	r3, [sp, #16]
 8006678:	f814 1b01 	ldrb.w	r1, [r4], #1
 800667c:	482c      	ldr	r0, [pc, #176]	; (8006730 <_vfiprintf_r+0x250>)
 800667e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006682:	2206      	movs	r2, #6
 8006684:	f7f9 fdb4 	bl	80001f0 <memchr>
 8006688:	2800      	cmp	r0, #0
 800668a:	d03f      	beq.n	800670c <_vfiprintf_r+0x22c>
 800668c:	4b29      	ldr	r3, [pc, #164]	; (8006734 <_vfiprintf_r+0x254>)
 800668e:	bb1b      	cbnz	r3, 80066d8 <_vfiprintf_r+0x1f8>
 8006690:	9b03      	ldr	r3, [sp, #12]
 8006692:	3307      	adds	r3, #7
 8006694:	f023 0307 	bic.w	r3, r3, #7
 8006698:	3308      	adds	r3, #8
 800669a:	9303      	str	r3, [sp, #12]
 800669c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800669e:	443b      	add	r3, r7
 80066a0:	9309      	str	r3, [sp, #36]	; 0x24
 80066a2:	e767      	b.n	8006574 <_vfiprintf_r+0x94>
 80066a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80066a8:	460c      	mov	r4, r1
 80066aa:	2001      	movs	r0, #1
 80066ac:	e7a5      	b.n	80065fa <_vfiprintf_r+0x11a>
 80066ae:	2300      	movs	r3, #0
 80066b0:	3401      	adds	r4, #1
 80066b2:	9305      	str	r3, [sp, #20]
 80066b4:	4619      	mov	r1, r3
 80066b6:	f04f 0c0a 	mov.w	ip, #10
 80066ba:	4620      	mov	r0, r4
 80066bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066c0:	3a30      	subs	r2, #48	; 0x30
 80066c2:	2a09      	cmp	r2, #9
 80066c4:	d903      	bls.n	80066ce <_vfiprintf_r+0x1ee>
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d0c5      	beq.n	8006656 <_vfiprintf_r+0x176>
 80066ca:	9105      	str	r1, [sp, #20]
 80066cc:	e7c3      	b.n	8006656 <_vfiprintf_r+0x176>
 80066ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80066d2:	4604      	mov	r4, r0
 80066d4:	2301      	movs	r3, #1
 80066d6:	e7f0      	b.n	80066ba <_vfiprintf_r+0x1da>
 80066d8:	ab03      	add	r3, sp, #12
 80066da:	9300      	str	r3, [sp, #0]
 80066dc:	462a      	mov	r2, r5
 80066de:	4b16      	ldr	r3, [pc, #88]	; (8006738 <_vfiprintf_r+0x258>)
 80066e0:	a904      	add	r1, sp, #16
 80066e2:	4630      	mov	r0, r6
 80066e4:	f7fd fca6 	bl	8004034 <_printf_float>
 80066e8:	4607      	mov	r7, r0
 80066ea:	1c78      	adds	r0, r7, #1
 80066ec:	d1d6      	bne.n	800669c <_vfiprintf_r+0x1bc>
 80066ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80066f0:	07d9      	lsls	r1, r3, #31
 80066f2:	d405      	bmi.n	8006700 <_vfiprintf_r+0x220>
 80066f4:	89ab      	ldrh	r3, [r5, #12]
 80066f6:	059a      	lsls	r2, r3, #22
 80066f8:	d402      	bmi.n	8006700 <_vfiprintf_r+0x220>
 80066fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80066fc:	f000 faaf 	bl	8006c5e <__retarget_lock_release_recursive>
 8006700:	89ab      	ldrh	r3, [r5, #12]
 8006702:	065b      	lsls	r3, r3, #25
 8006704:	f53f af12 	bmi.w	800652c <_vfiprintf_r+0x4c>
 8006708:	9809      	ldr	r0, [sp, #36]	; 0x24
 800670a:	e711      	b.n	8006530 <_vfiprintf_r+0x50>
 800670c:	ab03      	add	r3, sp, #12
 800670e:	9300      	str	r3, [sp, #0]
 8006710:	462a      	mov	r2, r5
 8006712:	4b09      	ldr	r3, [pc, #36]	; (8006738 <_vfiprintf_r+0x258>)
 8006714:	a904      	add	r1, sp, #16
 8006716:	4630      	mov	r0, r6
 8006718:	f7fd ff30 	bl	800457c <_printf_i>
 800671c:	e7e4      	b.n	80066e8 <_vfiprintf_r+0x208>
 800671e:	bf00      	nop
 8006720:	08007954 	.word	0x08007954
 8006724:	08007974 	.word	0x08007974
 8006728:	08007934 	.word	0x08007934
 800672c:	080077dc 	.word	0x080077dc
 8006730:	080077e6 	.word	0x080077e6
 8006734:	08004035 	.word	0x08004035
 8006738:	080064bb 	.word	0x080064bb
 800673c:	080077e2 	.word	0x080077e2

08006740 <__swbuf_r>:
 8006740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006742:	460e      	mov	r6, r1
 8006744:	4614      	mov	r4, r2
 8006746:	4605      	mov	r5, r0
 8006748:	b118      	cbz	r0, 8006752 <__swbuf_r+0x12>
 800674a:	6983      	ldr	r3, [r0, #24]
 800674c:	b90b      	cbnz	r3, 8006752 <__swbuf_r+0x12>
 800674e:	f000 f9e7 	bl	8006b20 <__sinit>
 8006752:	4b21      	ldr	r3, [pc, #132]	; (80067d8 <__swbuf_r+0x98>)
 8006754:	429c      	cmp	r4, r3
 8006756:	d12b      	bne.n	80067b0 <__swbuf_r+0x70>
 8006758:	686c      	ldr	r4, [r5, #4]
 800675a:	69a3      	ldr	r3, [r4, #24]
 800675c:	60a3      	str	r3, [r4, #8]
 800675e:	89a3      	ldrh	r3, [r4, #12]
 8006760:	071a      	lsls	r2, r3, #28
 8006762:	d52f      	bpl.n	80067c4 <__swbuf_r+0x84>
 8006764:	6923      	ldr	r3, [r4, #16]
 8006766:	b36b      	cbz	r3, 80067c4 <__swbuf_r+0x84>
 8006768:	6923      	ldr	r3, [r4, #16]
 800676a:	6820      	ldr	r0, [r4, #0]
 800676c:	1ac0      	subs	r0, r0, r3
 800676e:	6963      	ldr	r3, [r4, #20]
 8006770:	b2f6      	uxtb	r6, r6
 8006772:	4283      	cmp	r3, r0
 8006774:	4637      	mov	r7, r6
 8006776:	dc04      	bgt.n	8006782 <__swbuf_r+0x42>
 8006778:	4621      	mov	r1, r4
 800677a:	4628      	mov	r0, r5
 800677c:	f000 f93c 	bl	80069f8 <_fflush_r>
 8006780:	bb30      	cbnz	r0, 80067d0 <__swbuf_r+0x90>
 8006782:	68a3      	ldr	r3, [r4, #8]
 8006784:	3b01      	subs	r3, #1
 8006786:	60a3      	str	r3, [r4, #8]
 8006788:	6823      	ldr	r3, [r4, #0]
 800678a:	1c5a      	adds	r2, r3, #1
 800678c:	6022      	str	r2, [r4, #0]
 800678e:	701e      	strb	r6, [r3, #0]
 8006790:	6963      	ldr	r3, [r4, #20]
 8006792:	3001      	adds	r0, #1
 8006794:	4283      	cmp	r3, r0
 8006796:	d004      	beq.n	80067a2 <__swbuf_r+0x62>
 8006798:	89a3      	ldrh	r3, [r4, #12]
 800679a:	07db      	lsls	r3, r3, #31
 800679c:	d506      	bpl.n	80067ac <__swbuf_r+0x6c>
 800679e:	2e0a      	cmp	r6, #10
 80067a0:	d104      	bne.n	80067ac <__swbuf_r+0x6c>
 80067a2:	4621      	mov	r1, r4
 80067a4:	4628      	mov	r0, r5
 80067a6:	f000 f927 	bl	80069f8 <_fflush_r>
 80067aa:	b988      	cbnz	r0, 80067d0 <__swbuf_r+0x90>
 80067ac:	4638      	mov	r0, r7
 80067ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067b0:	4b0a      	ldr	r3, [pc, #40]	; (80067dc <__swbuf_r+0x9c>)
 80067b2:	429c      	cmp	r4, r3
 80067b4:	d101      	bne.n	80067ba <__swbuf_r+0x7a>
 80067b6:	68ac      	ldr	r4, [r5, #8]
 80067b8:	e7cf      	b.n	800675a <__swbuf_r+0x1a>
 80067ba:	4b09      	ldr	r3, [pc, #36]	; (80067e0 <__swbuf_r+0xa0>)
 80067bc:	429c      	cmp	r4, r3
 80067be:	bf08      	it	eq
 80067c0:	68ec      	ldreq	r4, [r5, #12]
 80067c2:	e7ca      	b.n	800675a <__swbuf_r+0x1a>
 80067c4:	4621      	mov	r1, r4
 80067c6:	4628      	mov	r0, r5
 80067c8:	f000 f81a 	bl	8006800 <__swsetup_r>
 80067cc:	2800      	cmp	r0, #0
 80067ce:	d0cb      	beq.n	8006768 <__swbuf_r+0x28>
 80067d0:	f04f 37ff 	mov.w	r7, #4294967295
 80067d4:	e7ea      	b.n	80067ac <__swbuf_r+0x6c>
 80067d6:	bf00      	nop
 80067d8:	08007954 	.word	0x08007954
 80067dc:	08007974 	.word	0x08007974
 80067e0:	08007934 	.word	0x08007934

080067e4 <__ascii_wctomb>:
 80067e4:	b149      	cbz	r1, 80067fa <__ascii_wctomb+0x16>
 80067e6:	2aff      	cmp	r2, #255	; 0xff
 80067e8:	bf85      	ittet	hi
 80067ea:	238a      	movhi	r3, #138	; 0x8a
 80067ec:	6003      	strhi	r3, [r0, #0]
 80067ee:	700a      	strbls	r2, [r1, #0]
 80067f0:	f04f 30ff 	movhi.w	r0, #4294967295
 80067f4:	bf98      	it	ls
 80067f6:	2001      	movls	r0, #1
 80067f8:	4770      	bx	lr
 80067fa:	4608      	mov	r0, r1
 80067fc:	4770      	bx	lr
	...

08006800 <__swsetup_r>:
 8006800:	4b32      	ldr	r3, [pc, #200]	; (80068cc <__swsetup_r+0xcc>)
 8006802:	b570      	push	{r4, r5, r6, lr}
 8006804:	681d      	ldr	r5, [r3, #0]
 8006806:	4606      	mov	r6, r0
 8006808:	460c      	mov	r4, r1
 800680a:	b125      	cbz	r5, 8006816 <__swsetup_r+0x16>
 800680c:	69ab      	ldr	r3, [r5, #24]
 800680e:	b913      	cbnz	r3, 8006816 <__swsetup_r+0x16>
 8006810:	4628      	mov	r0, r5
 8006812:	f000 f985 	bl	8006b20 <__sinit>
 8006816:	4b2e      	ldr	r3, [pc, #184]	; (80068d0 <__swsetup_r+0xd0>)
 8006818:	429c      	cmp	r4, r3
 800681a:	d10f      	bne.n	800683c <__swsetup_r+0x3c>
 800681c:	686c      	ldr	r4, [r5, #4]
 800681e:	89a3      	ldrh	r3, [r4, #12]
 8006820:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006824:	0719      	lsls	r1, r3, #28
 8006826:	d42c      	bmi.n	8006882 <__swsetup_r+0x82>
 8006828:	06dd      	lsls	r5, r3, #27
 800682a:	d411      	bmi.n	8006850 <__swsetup_r+0x50>
 800682c:	2309      	movs	r3, #9
 800682e:	6033      	str	r3, [r6, #0]
 8006830:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006834:	81a3      	strh	r3, [r4, #12]
 8006836:	f04f 30ff 	mov.w	r0, #4294967295
 800683a:	e03e      	b.n	80068ba <__swsetup_r+0xba>
 800683c:	4b25      	ldr	r3, [pc, #148]	; (80068d4 <__swsetup_r+0xd4>)
 800683e:	429c      	cmp	r4, r3
 8006840:	d101      	bne.n	8006846 <__swsetup_r+0x46>
 8006842:	68ac      	ldr	r4, [r5, #8]
 8006844:	e7eb      	b.n	800681e <__swsetup_r+0x1e>
 8006846:	4b24      	ldr	r3, [pc, #144]	; (80068d8 <__swsetup_r+0xd8>)
 8006848:	429c      	cmp	r4, r3
 800684a:	bf08      	it	eq
 800684c:	68ec      	ldreq	r4, [r5, #12]
 800684e:	e7e6      	b.n	800681e <__swsetup_r+0x1e>
 8006850:	0758      	lsls	r0, r3, #29
 8006852:	d512      	bpl.n	800687a <__swsetup_r+0x7a>
 8006854:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006856:	b141      	cbz	r1, 800686a <__swsetup_r+0x6a>
 8006858:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800685c:	4299      	cmp	r1, r3
 800685e:	d002      	beq.n	8006866 <__swsetup_r+0x66>
 8006860:	4630      	mov	r0, r6
 8006862:	f7ff fb6f 	bl	8005f44 <_free_r>
 8006866:	2300      	movs	r3, #0
 8006868:	6363      	str	r3, [r4, #52]	; 0x34
 800686a:	89a3      	ldrh	r3, [r4, #12]
 800686c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006870:	81a3      	strh	r3, [r4, #12]
 8006872:	2300      	movs	r3, #0
 8006874:	6063      	str	r3, [r4, #4]
 8006876:	6923      	ldr	r3, [r4, #16]
 8006878:	6023      	str	r3, [r4, #0]
 800687a:	89a3      	ldrh	r3, [r4, #12]
 800687c:	f043 0308 	orr.w	r3, r3, #8
 8006880:	81a3      	strh	r3, [r4, #12]
 8006882:	6923      	ldr	r3, [r4, #16]
 8006884:	b94b      	cbnz	r3, 800689a <__swsetup_r+0x9a>
 8006886:	89a3      	ldrh	r3, [r4, #12]
 8006888:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800688c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006890:	d003      	beq.n	800689a <__swsetup_r+0x9a>
 8006892:	4621      	mov	r1, r4
 8006894:	4630      	mov	r0, r6
 8006896:	f000 fa07 	bl	8006ca8 <__smakebuf_r>
 800689a:	89a0      	ldrh	r0, [r4, #12]
 800689c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80068a0:	f010 0301 	ands.w	r3, r0, #1
 80068a4:	d00a      	beq.n	80068bc <__swsetup_r+0xbc>
 80068a6:	2300      	movs	r3, #0
 80068a8:	60a3      	str	r3, [r4, #8]
 80068aa:	6963      	ldr	r3, [r4, #20]
 80068ac:	425b      	negs	r3, r3
 80068ae:	61a3      	str	r3, [r4, #24]
 80068b0:	6923      	ldr	r3, [r4, #16]
 80068b2:	b943      	cbnz	r3, 80068c6 <__swsetup_r+0xc6>
 80068b4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80068b8:	d1ba      	bne.n	8006830 <__swsetup_r+0x30>
 80068ba:	bd70      	pop	{r4, r5, r6, pc}
 80068bc:	0781      	lsls	r1, r0, #30
 80068be:	bf58      	it	pl
 80068c0:	6963      	ldrpl	r3, [r4, #20]
 80068c2:	60a3      	str	r3, [r4, #8]
 80068c4:	e7f4      	b.n	80068b0 <__swsetup_r+0xb0>
 80068c6:	2000      	movs	r0, #0
 80068c8:	e7f7      	b.n	80068ba <__swsetup_r+0xba>
 80068ca:	bf00      	nop
 80068cc:	2000000c 	.word	0x2000000c
 80068d0:	08007954 	.word	0x08007954
 80068d4:	08007974 	.word	0x08007974
 80068d8:	08007934 	.word	0x08007934

080068dc <abort>:
 80068dc:	b508      	push	{r3, lr}
 80068de:	2006      	movs	r0, #6
 80068e0:	f000 fa52 	bl	8006d88 <raise>
 80068e4:	2001      	movs	r0, #1
 80068e6:	f7fc f803 	bl	80028f0 <_exit>
	...

080068ec <__sflush_r>:
 80068ec:	898a      	ldrh	r2, [r1, #12]
 80068ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068f2:	4605      	mov	r5, r0
 80068f4:	0710      	lsls	r0, r2, #28
 80068f6:	460c      	mov	r4, r1
 80068f8:	d458      	bmi.n	80069ac <__sflush_r+0xc0>
 80068fa:	684b      	ldr	r3, [r1, #4]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	dc05      	bgt.n	800690c <__sflush_r+0x20>
 8006900:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006902:	2b00      	cmp	r3, #0
 8006904:	dc02      	bgt.n	800690c <__sflush_r+0x20>
 8006906:	2000      	movs	r0, #0
 8006908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800690c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800690e:	2e00      	cmp	r6, #0
 8006910:	d0f9      	beq.n	8006906 <__sflush_r+0x1a>
 8006912:	2300      	movs	r3, #0
 8006914:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006918:	682f      	ldr	r7, [r5, #0]
 800691a:	602b      	str	r3, [r5, #0]
 800691c:	d032      	beq.n	8006984 <__sflush_r+0x98>
 800691e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006920:	89a3      	ldrh	r3, [r4, #12]
 8006922:	075a      	lsls	r2, r3, #29
 8006924:	d505      	bpl.n	8006932 <__sflush_r+0x46>
 8006926:	6863      	ldr	r3, [r4, #4]
 8006928:	1ac0      	subs	r0, r0, r3
 800692a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800692c:	b10b      	cbz	r3, 8006932 <__sflush_r+0x46>
 800692e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006930:	1ac0      	subs	r0, r0, r3
 8006932:	2300      	movs	r3, #0
 8006934:	4602      	mov	r2, r0
 8006936:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006938:	6a21      	ldr	r1, [r4, #32]
 800693a:	4628      	mov	r0, r5
 800693c:	47b0      	blx	r6
 800693e:	1c43      	adds	r3, r0, #1
 8006940:	89a3      	ldrh	r3, [r4, #12]
 8006942:	d106      	bne.n	8006952 <__sflush_r+0x66>
 8006944:	6829      	ldr	r1, [r5, #0]
 8006946:	291d      	cmp	r1, #29
 8006948:	d82c      	bhi.n	80069a4 <__sflush_r+0xb8>
 800694a:	4a2a      	ldr	r2, [pc, #168]	; (80069f4 <__sflush_r+0x108>)
 800694c:	40ca      	lsrs	r2, r1
 800694e:	07d6      	lsls	r6, r2, #31
 8006950:	d528      	bpl.n	80069a4 <__sflush_r+0xb8>
 8006952:	2200      	movs	r2, #0
 8006954:	6062      	str	r2, [r4, #4]
 8006956:	04d9      	lsls	r1, r3, #19
 8006958:	6922      	ldr	r2, [r4, #16]
 800695a:	6022      	str	r2, [r4, #0]
 800695c:	d504      	bpl.n	8006968 <__sflush_r+0x7c>
 800695e:	1c42      	adds	r2, r0, #1
 8006960:	d101      	bne.n	8006966 <__sflush_r+0x7a>
 8006962:	682b      	ldr	r3, [r5, #0]
 8006964:	b903      	cbnz	r3, 8006968 <__sflush_r+0x7c>
 8006966:	6560      	str	r0, [r4, #84]	; 0x54
 8006968:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800696a:	602f      	str	r7, [r5, #0]
 800696c:	2900      	cmp	r1, #0
 800696e:	d0ca      	beq.n	8006906 <__sflush_r+0x1a>
 8006970:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006974:	4299      	cmp	r1, r3
 8006976:	d002      	beq.n	800697e <__sflush_r+0x92>
 8006978:	4628      	mov	r0, r5
 800697a:	f7ff fae3 	bl	8005f44 <_free_r>
 800697e:	2000      	movs	r0, #0
 8006980:	6360      	str	r0, [r4, #52]	; 0x34
 8006982:	e7c1      	b.n	8006908 <__sflush_r+0x1c>
 8006984:	6a21      	ldr	r1, [r4, #32]
 8006986:	2301      	movs	r3, #1
 8006988:	4628      	mov	r0, r5
 800698a:	47b0      	blx	r6
 800698c:	1c41      	adds	r1, r0, #1
 800698e:	d1c7      	bne.n	8006920 <__sflush_r+0x34>
 8006990:	682b      	ldr	r3, [r5, #0]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d0c4      	beq.n	8006920 <__sflush_r+0x34>
 8006996:	2b1d      	cmp	r3, #29
 8006998:	d001      	beq.n	800699e <__sflush_r+0xb2>
 800699a:	2b16      	cmp	r3, #22
 800699c:	d101      	bne.n	80069a2 <__sflush_r+0xb6>
 800699e:	602f      	str	r7, [r5, #0]
 80069a0:	e7b1      	b.n	8006906 <__sflush_r+0x1a>
 80069a2:	89a3      	ldrh	r3, [r4, #12]
 80069a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069a8:	81a3      	strh	r3, [r4, #12]
 80069aa:	e7ad      	b.n	8006908 <__sflush_r+0x1c>
 80069ac:	690f      	ldr	r7, [r1, #16]
 80069ae:	2f00      	cmp	r7, #0
 80069b0:	d0a9      	beq.n	8006906 <__sflush_r+0x1a>
 80069b2:	0793      	lsls	r3, r2, #30
 80069b4:	680e      	ldr	r6, [r1, #0]
 80069b6:	bf08      	it	eq
 80069b8:	694b      	ldreq	r3, [r1, #20]
 80069ba:	600f      	str	r7, [r1, #0]
 80069bc:	bf18      	it	ne
 80069be:	2300      	movne	r3, #0
 80069c0:	eba6 0807 	sub.w	r8, r6, r7
 80069c4:	608b      	str	r3, [r1, #8]
 80069c6:	f1b8 0f00 	cmp.w	r8, #0
 80069ca:	dd9c      	ble.n	8006906 <__sflush_r+0x1a>
 80069cc:	6a21      	ldr	r1, [r4, #32]
 80069ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80069d0:	4643      	mov	r3, r8
 80069d2:	463a      	mov	r2, r7
 80069d4:	4628      	mov	r0, r5
 80069d6:	47b0      	blx	r6
 80069d8:	2800      	cmp	r0, #0
 80069da:	dc06      	bgt.n	80069ea <__sflush_r+0xfe>
 80069dc:	89a3      	ldrh	r3, [r4, #12]
 80069de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069e2:	81a3      	strh	r3, [r4, #12]
 80069e4:	f04f 30ff 	mov.w	r0, #4294967295
 80069e8:	e78e      	b.n	8006908 <__sflush_r+0x1c>
 80069ea:	4407      	add	r7, r0
 80069ec:	eba8 0800 	sub.w	r8, r8, r0
 80069f0:	e7e9      	b.n	80069c6 <__sflush_r+0xda>
 80069f2:	bf00      	nop
 80069f4:	20400001 	.word	0x20400001

080069f8 <_fflush_r>:
 80069f8:	b538      	push	{r3, r4, r5, lr}
 80069fa:	690b      	ldr	r3, [r1, #16]
 80069fc:	4605      	mov	r5, r0
 80069fe:	460c      	mov	r4, r1
 8006a00:	b913      	cbnz	r3, 8006a08 <_fflush_r+0x10>
 8006a02:	2500      	movs	r5, #0
 8006a04:	4628      	mov	r0, r5
 8006a06:	bd38      	pop	{r3, r4, r5, pc}
 8006a08:	b118      	cbz	r0, 8006a12 <_fflush_r+0x1a>
 8006a0a:	6983      	ldr	r3, [r0, #24]
 8006a0c:	b90b      	cbnz	r3, 8006a12 <_fflush_r+0x1a>
 8006a0e:	f000 f887 	bl	8006b20 <__sinit>
 8006a12:	4b14      	ldr	r3, [pc, #80]	; (8006a64 <_fflush_r+0x6c>)
 8006a14:	429c      	cmp	r4, r3
 8006a16:	d11b      	bne.n	8006a50 <_fflush_r+0x58>
 8006a18:	686c      	ldr	r4, [r5, #4]
 8006a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d0ef      	beq.n	8006a02 <_fflush_r+0xa>
 8006a22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006a24:	07d0      	lsls	r0, r2, #31
 8006a26:	d404      	bmi.n	8006a32 <_fflush_r+0x3a>
 8006a28:	0599      	lsls	r1, r3, #22
 8006a2a:	d402      	bmi.n	8006a32 <_fflush_r+0x3a>
 8006a2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a2e:	f000 f915 	bl	8006c5c <__retarget_lock_acquire_recursive>
 8006a32:	4628      	mov	r0, r5
 8006a34:	4621      	mov	r1, r4
 8006a36:	f7ff ff59 	bl	80068ec <__sflush_r>
 8006a3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a3c:	07da      	lsls	r2, r3, #31
 8006a3e:	4605      	mov	r5, r0
 8006a40:	d4e0      	bmi.n	8006a04 <_fflush_r+0xc>
 8006a42:	89a3      	ldrh	r3, [r4, #12]
 8006a44:	059b      	lsls	r3, r3, #22
 8006a46:	d4dd      	bmi.n	8006a04 <_fflush_r+0xc>
 8006a48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a4a:	f000 f908 	bl	8006c5e <__retarget_lock_release_recursive>
 8006a4e:	e7d9      	b.n	8006a04 <_fflush_r+0xc>
 8006a50:	4b05      	ldr	r3, [pc, #20]	; (8006a68 <_fflush_r+0x70>)
 8006a52:	429c      	cmp	r4, r3
 8006a54:	d101      	bne.n	8006a5a <_fflush_r+0x62>
 8006a56:	68ac      	ldr	r4, [r5, #8]
 8006a58:	e7df      	b.n	8006a1a <_fflush_r+0x22>
 8006a5a:	4b04      	ldr	r3, [pc, #16]	; (8006a6c <_fflush_r+0x74>)
 8006a5c:	429c      	cmp	r4, r3
 8006a5e:	bf08      	it	eq
 8006a60:	68ec      	ldreq	r4, [r5, #12]
 8006a62:	e7da      	b.n	8006a1a <_fflush_r+0x22>
 8006a64:	08007954 	.word	0x08007954
 8006a68:	08007974 	.word	0x08007974
 8006a6c:	08007934 	.word	0x08007934

08006a70 <std>:
 8006a70:	2300      	movs	r3, #0
 8006a72:	b510      	push	{r4, lr}
 8006a74:	4604      	mov	r4, r0
 8006a76:	e9c0 3300 	strd	r3, r3, [r0]
 8006a7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a7e:	6083      	str	r3, [r0, #8]
 8006a80:	8181      	strh	r1, [r0, #12]
 8006a82:	6643      	str	r3, [r0, #100]	; 0x64
 8006a84:	81c2      	strh	r2, [r0, #14]
 8006a86:	6183      	str	r3, [r0, #24]
 8006a88:	4619      	mov	r1, r3
 8006a8a:	2208      	movs	r2, #8
 8006a8c:	305c      	adds	r0, #92	; 0x5c
 8006a8e:	f7fd fa29 	bl	8003ee4 <memset>
 8006a92:	4b05      	ldr	r3, [pc, #20]	; (8006aa8 <std+0x38>)
 8006a94:	6263      	str	r3, [r4, #36]	; 0x24
 8006a96:	4b05      	ldr	r3, [pc, #20]	; (8006aac <std+0x3c>)
 8006a98:	62a3      	str	r3, [r4, #40]	; 0x28
 8006a9a:	4b05      	ldr	r3, [pc, #20]	; (8006ab0 <std+0x40>)
 8006a9c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006a9e:	4b05      	ldr	r3, [pc, #20]	; (8006ab4 <std+0x44>)
 8006aa0:	6224      	str	r4, [r4, #32]
 8006aa2:	6323      	str	r3, [r4, #48]	; 0x30
 8006aa4:	bd10      	pop	{r4, pc}
 8006aa6:	bf00      	nop
 8006aa8:	08006dc1 	.word	0x08006dc1
 8006aac:	08006de3 	.word	0x08006de3
 8006ab0:	08006e1b 	.word	0x08006e1b
 8006ab4:	08006e3f 	.word	0x08006e3f

08006ab8 <_cleanup_r>:
 8006ab8:	4901      	ldr	r1, [pc, #4]	; (8006ac0 <_cleanup_r+0x8>)
 8006aba:	f000 b8af 	b.w	8006c1c <_fwalk_reent>
 8006abe:	bf00      	nop
 8006ac0:	080069f9 	.word	0x080069f9

08006ac4 <__sfmoreglue>:
 8006ac4:	b570      	push	{r4, r5, r6, lr}
 8006ac6:	1e4a      	subs	r2, r1, #1
 8006ac8:	2568      	movs	r5, #104	; 0x68
 8006aca:	4355      	muls	r5, r2
 8006acc:	460e      	mov	r6, r1
 8006ace:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006ad2:	f7ff fa87 	bl	8005fe4 <_malloc_r>
 8006ad6:	4604      	mov	r4, r0
 8006ad8:	b140      	cbz	r0, 8006aec <__sfmoreglue+0x28>
 8006ada:	2100      	movs	r1, #0
 8006adc:	e9c0 1600 	strd	r1, r6, [r0]
 8006ae0:	300c      	adds	r0, #12
 8006ae2:	60a0      	str	r0, [r4, #8]
 8006ae4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006ae8:	f7fd f9fc 	bl	8003ee4 <memset>
 8006aec:	4620      	mov	r0, r4
 8006aee:	bd70      	pop	{r4, r5, r6, pc}

08006af0 <__sfp_lock_acquire>:
 8006af0:	4801      	ldr	r0, [pc, #4]	; (8006af8 <__sfp_lock_acquire+0x8>)
 8006af2:	f000 b8b3 	b.w	8006c5c <__retarget_lock_acquire_recursive>
 8006af6:	bf00      	nop
 8006af8:	2000026c 	.word	0x2000026c

08006afc <__sfp_lock_release>:
 8006afc:	4801      	ldr	r0, [pc, #4]	; (8006b04 <__sfp_lock_release+0x8>)
 8006afe:	f000 b8ae 	b.w	8006c5e <__retarget_lock_release_recursive>
 8006b02:	bf00      	nop
 8006b04:	2000026c 	.word	0x2000026c

08006b08 <__sinit_lock_acquire>:
 8006b08:	4801      	ldr	r0, [pc, #4]	; (8006b10 <__sinit_lock_acquire+0x8>)
 8006b0a:	f000 b8a7 	b.w	8006c5c <__retarget_lock_acquire_recursive>
 8006b0e:	bf00      	nop
 8006b10:	20000267 	.word	0x20000267

08006b14 <__sinit_lock_release>:
 8006b14:	4801      	ldr	r0, [pc, #4]	; (8006b1c <__sinit_lock_release+0x8>)
 8006b16:	f000 b8a2 	b.w	8006c5e <__retarget_lock_release_recursive>
 8006b1a:	bf00      	nop
 8006b1c:	20000267 	.word	0x20000267

08006b20 <__sinit>:
 8006b20:	b510      	push	{r4, lr}
 8006b22:	4604      	mov	r4, r0
 8006b24:	f7ff fff0 	bl	8006b08 <__sinit_lock_acquire>
 8006b28:	69a3      	ldr	r3, [r4, #24]
 8006b2a:	b11b      	cbz	r3, 8006b34 <__sinit+0x14>
 8006b2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b30:	f7ff bff0 	b.w	8006b14 <__sinit_lock_release>
 8006b34:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006b38:	6523      	str	r3, [r4, #80]	; 0x50
 8006b3a:	4b13      	ldr	r3, [pc, #76]	; (8006b88 <__sinit+0x68>)
 8006b3c:	4a13      	ldr	r2, [pc, #76]	; (8006b8c <__sinit+0x6c>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	62a2      	str	r2, [r4, #40]	; 0x28
 8006b42:	42a3      	cmp	r3, r4
 8006b44:	bf04      	itt	eq
 8006b46:	2301      	moveq	r3, #1
 8006b48:	61a3      	streq	r3, [r4, #24]
 8006b4a:	4620      	mov	r0, r4
 8006b4c:	f000 f820 	bl	8006b90 <__sfp>
 8006b50:	6060      	str	r0, [r4, #4]
 8006b52:	4620      	mov	r0, r4
 8006b54:	f000 f81c 	bl	8006b90 <__sfp>
 8006b58:	60a0      	str	r0, [r4, #8]
 8006b5a:	4620      	mov	r0, r4
 8006b5c:	f000 f818 	bl	8006b90 <__sfp>
 8006b60:	2200      	movs	r2, #0
 8006b62:	60e0      	str	r0, [r4, #12]
 8006b64:	2104      	movs	r1, #4
 8006b66:	6860      	ldr	r0, [r4, #4]
 8006b68:	f7ff ff82 	bl	8006a70 <std>
 8006b6c:	68a0      	ldr	r0, [r4, #8]
 8006b6e:	2201      	movs	r2, #1
 8006b70:	2109      	movs	r1, #9
 8006b72:	f7ff ff7d 	bl	8006a70 <std>
 8006b76:	68e0      	ldr	r0, [r4, #12]
 8006b78:	2202      	movs	r2, #2
 8006b7a:	2112      	movs	r1, #18
 8006b7c:	f7ff ff78 	bl	8006a70 <std>
 8006b80:	2301      	movs	r3, #1
 8006b82:	61a3      	str	r3, [r4, #24]
 8006b84:	e7d2      	b.n	8006b2c <__sinit+0xc>
 8006b86:	bf00      	nop
 8006b88:	080075b0 	.word	0x080075b0
 8006b8c:	08006ab9 	.word	0x08006ab9

08006b90 <__sfp>:
 8006b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b92:	4607      	mov	r7, r0
 8006b94:	f7ff ffac 	bl	8006af0 <__sfp_lock_acquire>
 8006b98:	4b1e      	ldr	r3, [pc, #120]	; (8006c14 <__sfp+0x84>)
 8006b9a:	681e      	ldr	r6, [r3, #0]
 8006b9c:	69b3      	ldr	r3, [r6, #24]
 8006b9e:	b913      	cbnz	r3, 8006ba6 <__sfp+0x16>
 8006ba0:	4630      	mov	r0, r6
 8006ba2:	f7ff ffbd 	bl	8006b20 <__sinit>
 8006ba6:	3648      	adds	r6, #72	; 0x48
 8006ba8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006bac:	3b01      	subs	r3, #1
 8006bae:	d503      	bpl.n	8006bb8 <__sfp+0x28>
 8006bb0:	6833      	ldr	r3, [r6, #0]
 8006bb2:	b30b      	cbz	r3, 8006bf8 <__sfp+0x68>
 8006bb4:	6836      	ldr	r6, [r6, #0]
 8006bb6:	e7f7      	b.n	8006ba8 <__sfp+0x18>
 8006bb8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006bbc:	b9d5      	cbnz	r5, 8006bf4 <__sfp+0x64>
 8006bbe:	4b16      	ldr	r3, [pc, #88]	; (8006c18 <__sfp+0x88>)
 8006bc0:	60e3      	str	r3, [r4, #12]
 8006bc2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006bc6:	6665      	str	r5, [r4, #100]	; 0x64
 8006bc8:	f000 f847 	bl	8006c5a <__retarget_lock_init_recursive>
 8006bcc:	f7ff ff96 	bl	8006afc <__sfp_lock_release>
 8006bd0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006bd4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006bd8:	6025      	str	r5, [r4, #0]
 8006bda:	61a5      	str	r5, [r4, #24]
 8006bdc:	2208      	movs	r2, #8
 8006bde:	4629      	mov	r1, r5
 8006be0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006be4:	f7fd f97e 	bl	8003ee4 <memset>
 8006be8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006bec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006bf0:	4620      	mov	r0, r4
 8006bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bf4:	3468      	adds	r4, #104	; 0x68
 8006bf6:	e7d9      	b.n	8006bac <__sfp+0x1c>
 8006bf8:	2104      	movs	r1, #4
 8006bfa:	4638      	mov	r0, r7
 8006bfc:	f7ff ff62 	bl	8006ac4 <__sfmoreglue>
 8006c00:	4604      	mov	r4, r0
 8006c02:	6030      	str	r0, [r6, #0]
 8006c04:	2800      	cmp	r0, #0
 8006c06:	d1d5      	bne.n	8006bb4 <__sfp+0x24>
 8006c08:	f7ff ff78 	bl	8006afc <__sfp_lock_release>
 8006c0c:	230c      	movs	r3, #12
 8006c0e:	603b      	str	r3, [r7, #0]
 8006c10:	e7ee      	b.n	8006bf0 <__sfp+0x60>
 8006c12:	bf00      	nop
 8006c14:	080075b0 	.word	0x080075b0
 8006c18:	ffff0001 	.word	0xffff0001

08006c1c <_fwalk_reent>:
 8006c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c20:	4606      	mov	r6, r0
 8006c22:	4688      	mov	r8, r1
 8006c24:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006c28:	2700      	movs	r7, #0
 8006c2a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c2e:	f1b9 0901 	subs.w	r9, r9, #1
 8006c32:	d505      	bpl.n	8006c40 <_fwalk_reent+0x24>
 8006c34:	6824      	ldr	r4, [r4, #0]
 8006c36:	2c00      	cmp	r4, #0
 8006c38:	d1f7      	bne.n	8006c2a <_fwalk_reent+0xe>
 8006c3a:	4638      	mov	r0, r7
 8006c3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c40:	89ab      	ldrh	r3, [r5, #12]
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d907      	bls.n	8006c56 <_fwalk_reent+0x3a>
 8006c46:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	d003      	beq.n	8006c56 <_fwalk_reent+0x3a>
 8006c4e:	4629      	mov	r1, r5
 8006c50:	4630      	mov	r0, r6
 8006c52:	47c0      	blx	r8
 8006c54:	4307      	orrs	r7, r0
 8006c56:	3568      	adds	r5, #104	; 0x68
 8006c58:	e7e9      	b.n	8006c2e <_fwalk_reent+0x12>

08006c5a <__retarget_lock_init_recursive>:
 8006c5a:	4770      	bx	lr

08006c5c <__retarget_lock_acquire_recursive>:
 8006c5c:	4770      	bx	lr

08006c5e <__retarget_lock_release_recursive>:
 8006c5e:	4770      	bx	lr

08006c60 <__swhatbuf_r>:
 8006c60:	b570      	push	{r4, r5, r6, lr}
 8006c62:	460e      	mov	r6, r1
 8006c64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c68:	2900      	cmp	r1, #0
 8006c6a:	b096      	sub	sp, #88	; 0x58
 8006c6c:	4614      	mov	r4, r2
 8006c6e:	461d      	mov	r5, r3
 8006c70:	da07      	bge.n	8006c82 <__swhatbuf_r+0x22>
 8006c72:	2300      	movs	r3, #0
 8006c74:	602b      	str	r3, [r5, #0]
 8006c76:	89b3      	ldrh	r3, [r6, #12]
 8006c78:	061a      	lsls	r2, r3, #24
 8006c7a:	d410      	bmi.n	8006c9e <__swhatbuf_r+0x3e>
 8006c7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c80:	e00e      	b.n	8006ca0 <__swhatbuf_r+0x40>
 8006c82:	466a      	mov	r2, sp
 8006c84:	f000 f902 	bl	8006e8c <_fstat_r>
 8006c88:	2800      	cmp	r0, #0
 8006c8a:	dbf2      	blt.n	8006c72 <__swhatbuf_r+0x12>
 8006c8c:	9a01      	ldr	r2, [sp, #4]
 8006c8e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006c92:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006c96:	425a      	negs	r2, r3
 8006c98:	415a      	adcs	r2, r3
 8006c9a:	602a      	str	r2, [r5, #0]
 8006c9c:	e7ee      	b.n	8006c7c <__swhatbuf_r+0x1c>
 8006c9e:	2340      	movs	r3, #64	; 0x40
 8006ca0:	2000      	movs	r0, #0
 8006ca2:	6023      	str	r3, [r4, #0]
 8006ca4:	b016      	add	sp, #88	; 0x58
 8006ca6:	bd70      	pop	{r4, r5, r6, pc}

08006ca8 <__smakebuf_r>:
 8006ca8:	898b      	ldrh	r3, [r1, #12]
 8006caa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006cac:	079d      	lsls	r5, r3, #30
 8006cae:	4606      	mov	r6, r0
 8006cb0:	460c      	mov	r4, r1
 8006cb2:	d507      	bpl.n	8006cc4 <__smakebuf_r+0x1c>
 8006cb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006cb8:	6023      	str	r3, [r4, #0]
 8006cba:	6123      	str	r3, [r4, #16]
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	6163      	str	r3, [r4, #20]
 8006cc0:	b002      	add	sp, #8
 8006cc2:	bd70      	pop	{r4, r5, r6, pc}
 8006cc4:	ab01      	add	r3, sp, #4
 8006cc6:	466a      	mov	r2, sp
 8006cc8:	f7ff ffca 	bl	8006c60 <__swhatbuf_r>
 8006ccc:	9900      	ldr	r1, [sp, #0]
 8006cce:	4605      	mov	r5, r0
 8006cd0:	4630      	mov	r0, r6
 8006cd2:	f7ff f987 	bl	8005fe4 <_malloc_r>
 8006cd6:	b948      	cbnz	r0, 8006cec <__smakebuf_r+0x44>
 8006cd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cdc:	059a      	lsls	r2, r3, #22
 8006cde:	d4ef      	bmi.n	8006cc0 <__smakebuf_r+0x18>
 8006ce0:	f023 0303 	bic.w	r3, r3, #3
 8006ce4:	f043 0302 	orr.w	r3, r3, #2
 8006ce8:	81a3      	strh	r3, [r4, #12]
 8006cea:	e7e3      	b.n	8006cb4 <__smakebuf_r+0xc>
 8006cec:	4b0d      	ldr	r3, [pc, #52]	; (8006d24 <__smakebuf_r+0x7c>)
 8006cee:	62b3      	str	r3, [r6, #40]	; 0x28
 8006cf0:	89a3      	ldrh	r3, [r4, #12]
 8006cf2:	6020      	str	r0, [r4, #0]
 8006cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cf8:	81a3      	strh	r3, [r4, #12]
 8006cfa:	9b00      	ldr	r3, [sp, #0]
 8006cfc:	6163      	str	r3, [r4, #20]
 8006cfe:	9b01      	ldr	r3, [sp, #4]
 8006d00:	6120      	str	r0, [r4, #16]
 8006d02:	b15b      	cbz	r3, 8006d1c <__smakebuf_r+0x74>
 8006d04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d08:	4630      	mov	r0, r6
 8006d0a:	f000 f8d1 	bl	8006eb0 <_isatty_r>
 8006d0e:	b128      	cbz	r0, 8006d1c <__smakebuf_r+0x74>
 8006d10:	89a3      	ldrh	r3, [r4, #12]
 8006d12:	f023 0303 	bic.w	r3, r3, #3
 8006d16:	f043 0301 	orr.w	r3, r3, #1
 8006d1a:	81a3      	strh	r3, [r4, #12]
 8006d1c:	89a0      	ldrh	r0, [r4, #12]
 8006d1e:	4305      	orrs	r5, r0
 8006d20:	81a5      	strh	r5, [r4, #12]
 8006d22:	e7cd      	b.n	8006cc0 <__smakebuf_r+0x18>
 8006d24:	08006ab9 	.word	0x08006ab9

08006d28 <_malloc_usable_size_r>:
 8006d28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d2c:	1f18      	subs	r0, r3, #4
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	bfbc      	itt	lt
 8006d32:	580b      	ldrlt	r3, [r1, r0]
 8006d34:	18c0      	addlt	r0, r0, r3
 8006d36:	4770      	bx	lr

08006d38 <_raise_r>:
 8006d38:	291f      	cmp	r1, #31
 8006d3a:	b538      	push	{r3, r4, r5, lr}
 8006d3c:	4604      	mov	r4, r0
 8006d3e:	460d      	mov	r5, r1
 8006d40:	d904      	bls.n	8006d4c <_raise_r+0x14>
 8006d42:	2316      	movs	r3, #22
 8006d44:	6003      	str	r3, [r0, #0]
 8006d46:	f04f 30ff 	mov.w	r0, #4294967295
 8006d4a:	bd38      	pop	{r3, r4, r5, pc}
 8006d4c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006d4e:	b112      	cbz	r2, 8006d56 <_raise_r+0x1e>
 8006d50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006d54:	b94b      	cbnz	r3, 8006d6a <_raise_r+0x32>
 8006d56:	4620      	mov	r0, r4
 8006d58:	f000 f830 	bl	8006dbc <_getpid_r>
 8006d5c:	462a      	mov	r2, r5
 8006d5e:	4601      	mov	r1, r0
 8006d60:	4620      	mov	r0, r4
 8006d62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d66:	f000 b817 	b.w	8006d98 <_kill_r>
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d00a      	beq.n	8006d84 <_raise_r+0x4c>
 8006d6e:	1c59      	adds	r1, r3, #1
 8006d70:	d103      	bne.n	8006d7a <_raise_r+0x42>
 8006d72:	2316      	movs	r3, #22
 8006d74:	6003      	str	r3, [r0, #0]
 8006d76:	2001      	movs	r0, #1
 8006d78:	e7e7      	b.n	8006d4a <_raise_r+0x12>
 8006d7a:	2400      	movs	r4, #0
 8006d7c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006d80:	4628      	mov	r0, r5
 8006d82:	4798      	blx	r3
 8006d84:	2000      	movs	r0, #0
 8006d86:	e7e0      	b.n	8006d4a <_raise_r+0x12>

08006d88 <raise>:
 8006d88:	4b02      	ldr	r3, [pc, #8]	; (8006d94 <raise+0xc>)
 8006d8a:	4601      	mov	r1, r0
 8006d8c:	6818      	ldr	r0, [r3, #0]
 8006d8e:	f7ff bfd3 	b.w	8006d38 <_raise_r>
 8006d92:	bf00      	nop
 8006d94:	2000000c 	.word	0x2000000c

08006d98 <_kill_r>:
 8006d98:	b538      	push	{r3, r4, r5, lr}
 8006d9a:	4d07      	ldr	r5, [pc, #28]	; (8006db8 <_kill_r+0x20>)
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	4604      	mov	r4, r0
 8006da0:	4608      	mov	r0, r1
 8006da2:	4611      	mov	r1, r2
 8006da4:	602b      	str	r3, [r5, #0]
 8006da6:	f7fb fd93 	bl	80028d0 <_kill>
 8006daa:	1c43      	adds	r3, r0, #1
 8006dac:	d102      	bne.n	8006db4 <_kill_r+0x1c>
 8006dae:	682b      	ldr	r3, [r5, #0]
 8006db0:	b103      	cbz	r3, 8006db4 <_kill_r+0x1c>
 8006db2:	6023      	str	r3, [r4, #0]
 8006db4:	bd38      	pop	{r3, r4, r5, pc}
 8006db6:	bf00      	nop
 8006db8:	20000260 	.word	0x20000260

08006dbc <_getpid_r>:
 8006dbc:	f7fb bd80 	b.w	80028c0 <_getpid>

08006dc0 <__sread>:
 8006dc0:	b510      	push	{r4, lr}
 8006dc2:	460c      	mov	r4, r1
 8006dc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dc8:	f000 f894 	bl	8006ef4 <_read_r>
 8006dcc:	2800      	cmp	r0, #0
 8006dce:	bfab      	itete	ge
 8006dd0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006dd2:	89a3      	ldrhlt	r3, [r4, #12]
 8006dd4:	181b      	addge	r3, r3, r0
 8006dd6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006dda:	bfac      	ite	ge
 8006ddc:	6563      	strge	r3, [r4, #84]	; 0x54
 8006dde:	81a3      	strhlt	r3, [r4, #12]
 8006de0:	bd10      	pop	{r4, pc}

08006de2 <__swrite>:
 8006de2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006de6:	461f      	mov	r7, r3
 8006de8:	898b      	ldrh	r3, [r1, #12]
 8006dea:	05db      	lsls	r3, r3, #23
 8006dec:	4605      	mov	r5, r0
 8006dee:	460c      	mov	r4, r1
 8006df0:	4616      	mov	r6, r2
 8006df2:	d505      	bpl.n	8006e00 <__swrite+0x1e>
 8006df4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006df8:	2302      	movs	r3, #2
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f000 f868 	bl	8006ed0 <_lseek_r>
 8006e00:	89a3      	ldrh	r3, [r4, #12]
 8006e02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006e0a:	81a3      	strh	r3, [r4, #12]
 8006e0c:	4632      	mov	r2, r6
 8006e0e:	463b      	mov	r3, r7
 8006e10:	4628      	mov	r0, r5
 8006e12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e16:	f000 b817 	b.w	8006e48 <_write_r>

08006e1a <__sseek>:
 8006e1a:	b510      	push	{r4, lr}
 8006e1c:	460c      	mov	r4, r1
 8006e1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e22:	f000 f855 	bl	8006ed0 <_lseek_r>
 8006e26:	1c43      	adds	r3, r0, #1
 8006e28:	89a3      	ldrh	r3, [r4, #12]
 8006e2a:	bf15      	itete	ne
 8006e2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006e2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006e32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006e36:	81a3      	strheq	r3, [r4, #12]
 8006e38:	bf18      	it	ne
 8006e3a:	81a3      	strhne	r3, [r4, #12]
 8006e3c:	bd10      	pop	{r4, pc}

08006e3e <__sclose>:
 8006e3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e42:	f000 b813 	b.w	8006e6c <_close_r>
	...

08006e48 <_write_r>:
 8006e48:	b538      	push	{r3, r4, r5, lr}
 8006e4a:	4d07      	ldr	r5, [pc, #28]	; (8006e68 <_write_r+0x20>)
 8006e4c:	4604      	mov	r4, r0
 8006e4e:	4608      	mov	r0, r1
 8006e50:	4611      	mov	r1, r2
 8006e52:	2200      	movs	r2, #0
 8006e54:	602a      	str	r2, [r5, #0]
 8006e56:	461a      	mov	r2, r3
 8006e58:	f7fb fd71 	bl	800293e <_write>
 8006e5c:	1c43      	adds	r3, r0, #1
 8006e5e:	d102      	bne.n	8006e66 <_write_r+0x1e>
 8006e60:	682b      	ldr	r3, [r5, #0]
 8006e62:	b103      	cbz	r3, 8006e66 <_write_r+0x1e>
 8006e64:	6023      	str	r3, [r4, #0]
 8006e66:	bd38      	pop	{r3, r4, r5, pc}
 8006e68:	20000260 	.word	0x20000260

08006e6c <_close_r>:
 8006e6c:	b538      	push	{r3, r4, r5, lr}
 8006e6e:	4d06      	ldr	r5, [pc, #24]	; (8006e88 <_close_r+0x1c>)
 8006e70:	2300      	movs	r3, #0
 8006e72:	4604      	mov	r4, r0
 8006e74:	4608      	mov	r0, r1
 8006e76:	602b      	str	r3, [r5, #0]
 8006e78:	f7fb fd7d 	bl	8002976 <_close>
 8006e7c:	1c43      	adds	r3, r0, #1
 8006e7e:	d102      	bne.n	8006e86 <_close_r+0x1a>
 8006e80:	682b      	ldr	r3, [r5, #0]
 8006e82:	b103      	cbz	r3, 8006e86 <_close_r+0x1a>
 8006e84:	6023      	str	r3, [r4, #0]
 8006e86:	bd38      	pop	{r3, r4, r5, pc}
 8006e88:	20000260 	.word	0x20000260

08006e8c <_fstat_r>:
 8006e8c:	b538      	push	{r3, r4, r5, lr}
 8006e8e:	4d07      	ldr	r5, [pc, #28]	; (8006eac <_fstat_r+0x20>)
 8006e90:	2300      	movs	r3, #0
 8006e92:	4604      	mov	r4, r0
 8006e94:	4608      	mov	r0, r1
 8006e96:	4611      	mov	r1, r2
 8006e98:	602b      	str	r3, [r5, #0]
 8006e9a:	f7fb fd78 	bl	800298e <_fstat>
 8006e9e:	1c43      	adds	r3, r0, #1
 8006ea0:	d102      	bne.n	8006ea8 <_fstat_r+0x1c>
 8006ea2:	682b      	ldr	r3, [r5, #0]
 8006ea4:	b103      	cbz	r3, 8006ea8 <_fstat_r+0x1c>
 8006ea6:	6023      	str	r3, [r4, #0]
 8006ea8:	bd38      	pop	{r3, r4, r5, pc}
 8006eaa:	bf00      	nop
 8006eac:	20000260 	.word	0x20000260

08006eb0 <_isatty_r>:
 8006eb0:	b538      	push	{r3, r4, r5, lr}
 8006eb2:	4d06      	ldr	r5, [pc, #24]	; (8006ecc <_isatty_r+0x1c>)
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	4604      	mov	r4, r0
 8006eb8:	4608      	mov	r0, r1
 8006eba:	602b      	str	r3, [r5, #0]
 8006ebc:	f7fb fd77 	bl	80029ae <_isatty>
 8006ec0:	1c43      	adds	r3, r0, #1
 8006ec2:	d102      	bne.n	8006eca <_isatty_r+0x1a>
 8006ec4:	682b      	ldr	r3, [r5, #0]
 8006ec6:	b103      	cbz	r3, 8006eca <_isatty_r+0x1a>
 8006ec8:	6023      	str	r3, [r4, #0]
 8006eca:	bd38      	pop	{r3, r4, r5, pc}
 8006ecc:	20000260 	.word	0x20000260

08006ed0 <_lseek_r>:
 8006ed0:	b538      	push	{r3, r4, r5, lr}
 8006ed2:	4d07      	ldr	r5, [pc, #28]	; (8006ef0 <_lseek_r+0x20>)
 8006ed4:	4604      	mov	r4, r0
 8006ed6:	4608      	mov	r0, r1
 8006ed8:	4611      	mov	r1, r2
 8006eda:	2200      	movs	r2, #0
 8006edc:	602a      	str	r2, [r5, #0]
 8006ede:	461a      	mov	r2, r3
 8006ee0:	f7fb fd70 	bl	80029c4 <_lseek>
 8006ee4:	1c43      	adds	r3, r0, #1
 8006ee6:	d102      	bne.n	8006eee <_lseek_r+0x1e>
 8006ee8:	682b      	ldr	r3, [r5, #0]
 8006eea:	b103      	cbz	r3, 8006eee <_lseek_r+0x1e>
 8006eec:	6023      	str	r3, [r4, #0]
 8006eee:	bd38      	pop	{r3, r4, r5, pc}
 8006ef0:	20000260 	.word	0x20000260

08006ef4 <_read_r>:
 8006ef4:	b538      	push	{r3, r4, r5, lr}
 8006ef6:	4d07      	ldr	r5, [pc, #28]	; (8006f14 <_read_r+0x20>)
 8006ef8:	4604      	mov	r4, r0
 8006efa:	4608      	mov	r0, r1
 8006efc:	4611      	mov	r1, r2
 8006efe:	2200      	movs	r2, #0
 8006f00:	602a      	str	r2, [r5, #0]
 8006f02:	461a      	mov	r2, r3
 8006f04:	f7fb fcfe 	bl	8002904 <_read>
 8006f08:	1c43      	adds	r3, r0, #1
 8006f0a:	d102      	bne.n	8006f12 <_read_r+0x1e>
 8006f0c:	682b      	ldr	r3, [r5, #0]
 8006f0e:	b103      	cbz	r3, 8006f12 <_read_r+0x1e>
 8006f10:	6023      	str	r3, [r4, #0]
 8006f12:	bd38      	pop	{r3, r4, r5, pc}
 8006f14:	20000260 	.word	0x20000260

08006f18 <atan2f>:
 8006f18:	f000 b800 	b.w	8006f1c <__ieee754_atan2f>

08006f1c <__ieee754_atan2f>:
 8006f1c:	ee10 2a90 	vmov	r2, s1
 8006f20:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8006f24:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8006f28:	b510      	push	{r4, lr}
 8006f2a:	eef0 7a40 	vmov.f32	s15, s0
 8006f2e:	dc06      	bgt.n	8006f3e <__ieee754_atan2f+0x22>
 8006f30:	ee10 0a10 	vmov	r0, s0
 8006f34:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8006f38:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006f3c:	dd04      	ble.n	8006f48 <__ieee754_atan2f+0x2c>
 8006f3e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8006f42:	eeb0 0a67 	vmov.f32	s0, s15
 8006f46:	bd10      	pop	{r4, pc}
 8006f48:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8006f4c:	d103      	bne.n	8006f56 <__ieee754_atan2f+0x3a>
 8006f4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f52:	f000 b883 	b.w	800705c <atanf>
 8006f56:	1794      	asrs	r4, r2, #30
 8006f58:	f004 0402 	and.w	r4, r4, #2
 8006f5c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8006f60:	b943      	cbnz	r3, 8006f74 <__ieee754_atan2f+0x58>
 8006f62:	2c02      	cmp	r4, #2
 8006f64:	d05e      	beq.n	8007024 <__ieee754_atan2f+0x108>
 8006f66:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8007038 <__ieee754_atan2f+0x11c>
 8006f6a:	2c03      	cmp	r4, #3
 8006f6c:	bf08      	it	eq
 8006f6e:	eef0 7a47 	vmoveq.f32	s15, s14
 8006f72:	e7e6      	b.n	8006f42 <__ieee754_atan2f+0x26>
 8006f74:	b941      	cbnz	r1, 8006f88 <__ieee754_atan2f+0x6c>
 8006f76:	eddf 7a31 	vldr	s15, [pc, #196]	; 800703c <__ieee754_atan2f+0x120>
 8006f7a:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8007040 <__ieee754_atan2f+0x124>
 8006f7e:	2800      	cmp	r0, #0
 8006f80:	bfb8      	it	lt
 8006f82:	eef0 7a40 	vmovlt.f32	s15, s0
 8006f86:	e7dc      	b.n	8006f42 <__ieee754_atan2f+0x26>
 8006f88:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8006f8c:	d110      	bne.n	8006fb0 <__ieee754_atan2f+0x94>
 8006f8e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006f92:	f104 34ff 	add.w	r4, r4, #4294967295
 8006f96:	d107      	bne.n	8006fa8 <__ieee754_atan2f+0x8c>
 8006f98:	2c02      	cmp	r4, #2
 8006f9a:	d846      	bhi.n	800702a <__ieee754_atan2f+0x10e>
 8006f9c:	4b29      	ldr	r3, [pc, #164]	; (8007044 <__ieee754_atan2f+0x128>)
 8006f9e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006fa2:	edd4 7a00 	vldr	s15, [r4]
 8006fa6:	e7cc      	b.n	8006f42 <__ieee754_atan2f+0x26>
 8006fa8:	2c02      	cmp	r4, #2
 8006faa:	d841      	bhi.n	8007030 <__ieee754_atan2f+0x114>
 8006fac:	4b26      	ldr	r3, [pc, #152]	; (8007048 <__ieee754_atan2f+0x12c>)
 8006fae:	e7f6      	b.n	8006f9e <__ieee754_atan2f+0x82>
 8006fb0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006fb4:	d0df      	beq.n	8006f76 <__ieee754_atan2f+0x5a>
 8006fb6:	1a5b      	subs	r3, r3, r1
 8006fb8:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8006fbc:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8006fc0:	da1a      	bge.n	8006ff8 <__ieee754_atan2f+0xdc>
 8006fc2:	2a00      	cmp	r2, #0
 8006fc4:	da01      	bge.n	8006fca <__ieee754_atan2f+0xae>
 8006fc6:	313c      	adds	r1, #60	; 0x3c
 8006fc8:	db19      	blt.n	8006ffe <__ieee754_atan2f+0xe2>
 8006fca:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8006fce:	f000 f919 	bl	8007204 <fabsf>
 8006fd2:	f000 f843 	bl	800705c <atanf>
 8006fd6:	eef0 7a40 	vmov.f32	s15, s0
 8006fda:	2c01      	cmp	r4, #1
 8006fdc:	d012      	beq.n	8007004 <__ieee754_atan2f+0xe8>
 8006fde:	2c02      	cmp	r4, #2
 8006fe0:	d017      	beq.n	8007012 <__ieee754_atan2f+0xf6>
 8006fe2:	2c00      	cmp	r4, #0
 8006fe4:	d0ad      	beq.n	8006f42 <__ieee754_atan2f+0x26>
 8006fe6:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800704c <__ieee754_atan2f+0x130>
 8006fea:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006fee:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8007050 <__ieee754_atan2f+0x134>
 8006ff2:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8006ff6:	e7a4      	b.n	8006f42 <__ieee754_atan2f+0x26>
 8006ff8:	eddf 7a10 	vldr	s15, [pc, #64]	; 800703c <__ieee754_atan2f+0x120>
 8006ffc:	e7ed      	b.n	8006fda <__ieee754_atan2f+0xbe>
 8006ffe:	eddf 7a15 	vldr	s15, [pc, #84]	; 8007054 <__ieee754_atan2f+0x138>
 8007002:	e7ea      	b.n	8006fda <__ieee754_atan2f+0xbe>
 8007004:	ee17 3a90 	vmov	r3, s15
 8007008:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800700c:	ee07 3a90 	vmov	s15, r3
 8007010:	e797      	b.n	8006f42 <__ieee754_atan2f+0x26>
 8007012:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800704c <__ieee754_atan2f+0x130>
 8007016:	ee77 7a80 	vadd.f32	s15, s15, s0
 800701a:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8007050 <__ieee754_atan2f+0x134>
 800701e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8007022:	e78e      	b.n	8006f42 <__ieee754_atan2f+0x26>
 8007024:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8007050 <__ieee754_atan2f+0x134>
 8007028:	e78b      	b.n	8006f42 <__ieee754_atan2f+0x26>
 800702a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8007058 <__ieee754_atan2f+0x13c>
 800702e:	e788      	b.n	8006f42 <__ieee754_atan2f+0x26>
 8007030:	eddf 7a08 	vldr	s15, [pc, #32]	; 8007054 <__ieee754_atan2f+0x138>
 8007034:	e785      	b.n	8006f42 <__ieee754_atan2f+0x26>
 8007036:	bf00      	nop
 8007038:	c0490fdb 	.word	0xc0490fdb
 800703c:	3fc90fdb 	.word	0x3fc90fdb
 8007040:	bfc90fdb 	.word	0xbfc90fdb
 8007044:	08007994 	.word	0x08007994
 8007048:	080079a0 	.word	0x080079a0
 800704c:	33bbbd2e 	.word	0x33bbbd2e
 8007050:	40490fdb 	.word	0x40490fdb
 8007054:	00000000 	.word	0x00000000
 8007058:	3f490fdb 	.word	0x3f490fdb

0800705c <atanf>:
 800705c:	b538      	push	{r3, r4, r5, lr}
 800705e:	ee10 5a10 	vmov	r5, s0
 8007062:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8007066:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800706a:	eef0 7a40 	vmov.f32	s15, s0
 800706e:	db10      	blt.n	8007092 <atanf+0x36>
 8007070:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8007074:	dd04      	ble.n	8007080 <atanf+0x24>
 8007076:	ee70 7a00 	vadd.f32	s15, s0, s0
 800707a:	eeb0 0a67 	vmov.f32	s0, s15
 800707e:	bd38      	pop	{r3, r4, r5, pc}
 8007080:	eddf 7a4d 	vldr	s15, [pc, #308]	; 80071b8 <atanf+0x15c>
 8007084:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 80071bc <atanf+0x160>
 8007088:	2d00      	cmp	r5, #0
 800708a:	bfd8      	it	le
 800708c:	eef0 7a40 	vmovle.f32	s15, s0
 8007090:	e7f3      	b.n	800707a <atanf+0x1e>
 8007092:	4b4b      	ldr	r3, [pc, #300]	; (80071c0 <atanf+0x164>)
 8007094:	429c      	cmp	r4, r3
 8007096:	dc10      	bgt.n	80070ba <atanf+0x5e>
 8007098:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800709c:	da0a      	bge.n	80070b4 <atanf+0x58>
 800709e:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80071c4 <atanf+0x168>
 80070a2:	ee30 7a07 	vadd.f32	s14, s0, s14
 80070a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80070aa:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80070ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070b2:	dce2      	bgt.n	800707a <atanf+0x1e>
 80070b4:	f04f 33ff 	mov.w	r3, #4294967295
 80070b8:	e013      	b.n	80070e2 <atanf+0x86>
 80070ba:	f000 f8a3 	bl	8007204 <fabsf>
 80070be:	4b42      	ldr	r3, [pc, #264]	; (80071c8 <atanf+0x16c>)
 80070c0:	429c      	cmp	r4, r3
 80070c2:	dc4f      	bgt.n	8007164 <atanf+0x108>
 80070c4:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 80070c8:	429c      	cmp	r4, r3
 80070ca:	dc41      	bgt.n	8007150 <atanf+0xf4>
 80070cc:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80070d0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80070d4:	eea0 7a27 	vfma.f32	s14, s0, s15
 80070d8:	2300      	movs	r3, #0
 80070da:	ee30 0a27 	vadd.f32	s0, s0, s15
 80070de:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80070e2:	1c5a      	adds	r2, r3, #1
 80070e4:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80070e8:	eddf 5a38 	vldr	s11, [pc, #224]	; 80071cc <atanf+0x170>
 80070ec:	ed9f 6a38 	vldr	s12, [pc, #224]	; 80071d0 <atanf+0x174>
 80070f0:	ed9f 5a38 	vldr	s10, [pc, #224]	; 80071d4 <atanf+0x178>
 80070f4:	ed9f 0a38 	vldr	s0, [pc, #224]	; 80071d8 <atanf+0x17c>
 80070f8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80070fc:	eea7 6a25 	vfma.f32	s12, s14, s11
 8007100:	eddf 5a36 	vldr	s11, [pc, #216]	; 80071dc <atanf+0x180>
 8007104:	eee6 5a07 	vfma.f32	s11, s12, s14
 8007108:	ed9f 6a35 	vldr	s12, [pc, #212]	; 80071e0 <atanf+0x184>
 800710c:	eea5 6a87 	vfma.f32	s12, s11, s14
 8007110:	eddf 5a34 	vldr	s11, [pc, #208]	; 80071e4 <atanf+0x188>
 8007114:	eee6 5a07 	vfma.f32	s11, s12, s14
 8007118:	ed9f 6a33 	vldr	s12, [pc, #204]	; 80071e8 <atanf+0x18c>
 800711c:	eea5 6a87 	vfma.f32	s12, s11, s14
 8007120:	eddf 5a32 	vldr	s11, [pc, #200]	; 80071ec <atanf+0x190>
 8007124:	eee7 5a05 	vfma.f32	s11, s14, s10
 8007128:	ed9f 5a31 	vldr	s10, [pc, #196]	; 80071f0 <atanf+0x194>
 800712c:	eea5 5a87 	vfma.f32	s10, s11, s14
 8007130:	eddf 5a30 	vldr	s11, [pc, #192]	; 80071f4 <atanf+0x198>
 8007134:	eee5 5a07 	vfma.f32	s11, s10, s14
 8007138:	eea5 0a87 	vfma.f32	s0, s11, s14
 800713c:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007140:	eea6 0a26 	vfma.f32	s0, s12, s13
 8007144:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007148:	d121      	bne.n	800718e <atanf+0x132>
 800714a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800714e:	e794      	b.n	800707a <atanf+0x1e>
 8007150:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007154:	ee30 7a67 	vsub.f32	s14, s0, s15
 8007158:	ee30 0a27 	vadd.f32	s0, s0, s15
 800715c:	2301      	movs	r3, #1
 800715e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007162:	e7be      	b.n	80070e2 <atanf+0x86>
 8007164:	4b24      	ldr	r3, [pc, #144]	; (80071f8 <atanf+0x19c>)
 8007166:	429c      	cmp	r4, r3
 8007168:	dc0b      	bgt.n	8007182 <atanf+0x126>
 800716a:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800716e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007172:	eea0 7a27 	vfma.f32	s14, s0, s15
 8007176:	2302      	movs	r3, #2
 8007178:	ee70 6a67 	vsub.f32	s13, s0, s15
 800717c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007180:	e7af      	b.n	80070e2 <atanf+0x86>
 8007182:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007186:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800718a:	2303      	movs	r3, #3
 800718c:	e7a9      	b.n	80070e2 <atanf+0x86>
 800718e:	4a1b      	ldr	r2, [pc, #108]	; (80071fc <atanf+0x1a0>)
 8007190:	491b      	ldr	r1, [pc, #108]	; (8007200 <atanf+0x1a4>)
 8007192:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8007196:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800719a:	ed93 7a00 	vldr	s14, [r3]
 800719e:	ee30 0a47 	vsub.f32	s0, s0, s14
 80071a2:	2d00      	cmp	r5, #0
 80071a4:	ee70 7a67 	vsub.f32	s15, s0, s15
 80071a8:	ed92 0a00 	vldr	s0, [r2]
 80071ac:	ee70 7a67 	vsub.f32	s15, s0, s15
 80071b0:	bfb8      	it	lt
 80071b2:	eef1 7a67 	vneglt.f32	s15, s15
 80071b6:	e760      	b.n	800707a <atanf+0x1e>
 80071b8:	3fc90fdb 	.word	0x3fc90fdb
 80071bc:	bfc90fdb 	.word	0xbfc90fdb
 80071c0:	3edfffff 	.word	0x3edfffff
 80071c4:	7149f2ca 	.word	0x7149f2ca
 80071c8:	3f97ffff 	.word	0x3f97ffff
 80071cc:	3c8569d7 	.word	0x3c8569d7
 80071d0:	3d4bda59 	.word	0x3d4bda59
 80071d4:	bd15a221 	.word	0xbd15a221
 80071d8:	be4ccccd 	.word	0xbe4ccccd
 80071dc:	3d886b35 	.word	0x3d886b35
 80071e0:	3dba2e6e 	.word	0x3dba2e6e
 80071e4:	3e124925 	.word	0x3e124925
 80071e8:	3eaaaaab 	.word	0x3eaaaaab
 80071ec:	bd6ef16b 	.word	0xbd6ef16b
 80071f0:	bd9d8795 	.word	0xbd9d8795
 80071f4:	bde38e38 	.word	0xbde38e38
 80071f8:	401bffff 	.word	0x401bffff
 80071fc:	080079ac 	.word	0x080079ac
 8007200:	080079bc 	.word	0x080079bc

08007204 <fabsf>:
 8007204:	ee10 3a10 	vmov	r3, s0
 8007208:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800720c:	ee00 3a10 	vmov	s0, r3
 8007210:	4770      	bx	lr
	...

08007214 <_init>:
 8007214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007216:	bf00      	nop
 8007218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800721a:	bc08      	pop	{r3}
 800721c:	469e      	mov	lr, r3
 800721e:	4770      	bx	lr

08007220 <_fini>:
 8007220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007222:	bf00      	nop
 8007224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007226:	bc08      	pop	{r3}
 8007228:	469e      	mov	lr, r3
 800722a:	4770      	bx	lr
