

================================================================
== Vitis HLS Report for 'cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_359_3'
================================================================
* Date:           Tue May 20 14:38:34 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.825 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      138|      138|  1.380 us|  1.380 us|  137|  137|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_359_3  |      136|      136|         1|          1|          1|   136|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|     57|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_280_fu_118_p2       |         +|   0|  0|  15|           8|           1|
    |icmp_ln359_fu_112_p2  |      icmp|   0|  0|  15|           8|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  30|          16|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    8|         16|
    |i_245_fu_44         |   9|          2|    8|         16|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|   17|         34|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_245_fu_44  |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 10|   0|   10|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_359_3|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_359_3|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_359_3|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_359_3|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_359_3|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_359_3|  return value|
|t_62_address0  |  out|    6|   ap_memory|                                                     t_62|         array|
|t_62_ce0       |  out|    1|   ap_memory|                                                     t_62|         array|
|t_62_we0       |  out|    1|   ap_memory|                                                     t_62|         array|
|t_62_d0        |  out|    8|   ap_memory|                                                     t_62|         array|
|t_61_address0  |  out|    6|   ap_memory|                                                     t_61|         array|
|t_61_ce0       |  out|    1|   ap_memory|                                                     t_61|         array|
|t_61_we0       |  out|    1|   ap_memory|                                                     t_61|         array|
|t_61_d0        |  out|    8|   ap_memory|                                                     t_61|         array|
|t_60_address0  |  out|    6|   ap_memory|                                                     t_60|         array|
|t_60_ce0       |  out|    1|   ap_memory|                                                     t_60|         array|
|t_60_we0       |  out|    1|   ap_memory|                                                     t_60|         array|
|t_60_d0        |  out|    8|   ap_memory|                                                     t_60|         array|
|t_address0     |  out|    6|   ap_memory|                                                        t|         array|
|t_ce0          |  out|    1|   ap_memory|                                                        t|         array|
|t_we0          |  out|    1|   ap_memory|                                                        t|         array|
|t_d0           |  out|    8|   ap_memory|                                                        t|         array|
+---------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.82>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_245 = alloca i32 1" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 4 'alloca' 'i_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln346 = store i8 0, i8 %i_245" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 5 'store' 'store_ln346' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc10.i"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = load i8 %i_245" [src/sha3/fips202.c:359->src/sha3/fips202.c:545]   --->   Operation 7 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.91ns)   --->   "%icmp_ln359 = icmp_eq  i8 %i, i8 136" [src/sha3/fips202.c:359->src/sha3/fips202.c:545]   --->   Operation 8 'icmp' 'icmp_ln359' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.91ns)   --->   "%i_280 = add i8 %i, i8 1" [src/sha3/fips202.c:359->src/sha3/fips202.c:545]   --->   Operation 9 'add' 'i_280' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln359 = br i1 %icmp_ln359, void %for.inc10.i.split, void %for.inc18.i.preheader.exitStub" [src/sha3/fips202.c:359->src/sha3/fips202.c:545]   --->   Operation 10 'br' 'br_ln359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln359 = trunc i8 %i" [src/sha3/fips202.c:359->src/sha3/fips202.c:545]   --->   Operation 11 'trunc' 'trunc_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln346 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 12 'specpipeline' 'specpipeline_ln346' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln346 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 136, i64 136, i64 136" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln346' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln359 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/sha3/fips202.c:359->src/sha3/fips202.c:545]   --->   Operation 14 'specloopname' 'specloopname_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %i, i32 2, i32 7" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln360 = zext i6 %lshr_ln" [src/sha3/fips202.c:360->src/sha3/fips202.c:545]   --->   Operation 16 'zext' 'zext_ln360' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i32 0, i32 %zext_ln360" [src/sha3/fips202.c:360->src/sha3/fips202.c:545]   --->   Operation 17 'getelementptr' 't_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%t_60_addr = getelementptr i8 %t_60, i32 0, i32 %zext_ln360" [src/sha3/fips202.c:360->src/sha3/fips202.c:545]   --->   Operation 18 'getelementptr' 't_60_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%t_61_addr = getelementptr i8 %t_61, i32 0, i32 %zext_ln360" [src/sha3/fips202.c:360->src/sha3/fips202.c:545]   --->   Operation 19 'getelementptr' 't_61_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t_62_addr = getelementptr i8 %t_62, i32 0, i32 %zext_ln360" [src/sha3/fips202.c:360->src/sha3/fips202.c:545]   --->   Operation 20 'getelementptr' 't_62_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.56ns)   --->   "%switch_ln360 = switch i2 %trunc_ln359, void %arrayidx9.i.case.3, i2 0, void %arrayidx9.i.case.0, i2 1, void %arrayidx9.i.case.1, i2 2, void %arrayidx9.i.case.2" [src/sha3/fips202.c:360->src/sha3/fips202.c:545]   --->   Operation 21 'switch' 'switch_ln360' <Predicate = (!icmp_ln359)> <Delay = 1.56>
ST_1 : Operation 22 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln360 = store i8 0, i6 %t_61_addr" [src/sha3/fips202.c:360->src/sha3/fips202.c:545]   --->   Operation 22 'store' 'store_ln360' <Predicate = (!icmp_ln359 & trunc_ln359 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln360 = br void %arrayidx9.i.exit" [src/sha3/fips202.c:360->src/sha3/fips202.c:545]   --->   Operation 23 'br' 'br_ln360' <Predicate = (!icmp_ln359 & trunc_ln359 == 2)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln360 = store i8 0, i6 %t_60_addr" [src/sha3/fips202.c:360->src/sha3/fips202.c:545]   --->   Operation 24 'store' 'store_ln360' <Predicate = (!icmp_ln359 & trunc_ln359 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln360 = br void %arrayidx9.i.exit" [src/sha3/fips202.c:360->src/sha3/fips202.c:545]   --->   Operation 25 'br' 'br_ln360' <Predicate = (!icmp_ln359 & trunc_ln359 == 1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln360 = store i8 0, i6 %t_addr" [src/sha3/fips202.c:360->src/sha3/fips202.c:545]   --->   Operation 26 'store' 'store_ln360' <Predicate = (!icmp_ln359 & trunc_ln359 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln360 = br void %arrayidx9.i.exit" [src/sha3/fips202.c:360->src/sha3/fips202.c:545]   --->   Operation 27 'br' 'br_ln360' <Predicate = (!icmp_ln359 & trunc_ln359 == 0)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln360 = store i8 0, i6 %t_62_addr" [src/sha3/fips202.c:360->src/sha3/fips202.c:545]   --->   Operation 28 'store' 'store_ln360' <Predicate = (!icmp_ln359 & trunc_ln359 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln360 = br void %arrayidx9.i.exit" [src/sha3/fips202.c:360->src/sha3/fips202.c:545]   --->   Operation 29 'br' 'br_ln360' <Predicate = (!icmp_ln359 & trunc_ln359 == 3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln346 = store i8 %i_280, i8 %i_245" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 30 'store' 'store_ln346' <Predicate = (!icmp_ln359)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln359 = br void %for.inc10.i" [src/sha3/fips202.c:359->src/sha3/fips202.c:545]   --->   Operation 31 'br' 'br_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln359)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_62]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ t_61]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ t_60]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_245                   (alloca           ) [ 01]
store_ln346             (store            ) [ 00]
br_ln0                  (br               ) [ 00]
i                       (load             ) [ 00]
icmp_ln359              (icmp             ) [ 01]
i_280                   (add              ) [ 00]
br_ln359                (br               ) [ 00]
trunc_ln359             (trunc            ) [ 01]
specpipeline_ln346      (specpipeline     ) [ 00]
speclooptripcount_ln346 (speclooptripcount) [ 00]
specloopname_ln359      (specloopname     ) [ 00]
lshr_ln                 (partselect       ) [ 00]
zext_ln360              (zext             ) [ 00]
t_addr                  (getelementptr    ) [ 00]
t_60_addr               (getelementptr    ) [ 00]
t_61_addr               (getelementptr    ) [ 00]
t_62_addr               (getelementptr    ) [ 00]
switch_ln360            (switch           ) [ 00]
store_ln360             (store            ) [ 00]
br_ln360                (br               ) [ 00]
store_ln360             (store            ) [ 00]
br_ln360                (br               ) [ 00]
store_ln360             (store            ) [ 00]
br_ln360                (br               ) [ 00]
store_ln360             (store            ) [ 00]
br_ln360                (br               ) [ 00]
store_ln346             (store            ) [ 00]
br_ln359                (br               ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_62">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_62"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t_61">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_61"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t_60">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_60"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="t">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_245_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_245/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="t_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="6" slack="0"/>
<pin id="52" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="t_60_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="6" slack="0"/>
<pin id="59" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_60_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="t_61_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="6" slack="0"/>
<pin id="66" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_61_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="t_62_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="6" slack="0"/>
<pin id="73" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_62_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln360_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln360/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln360_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="6" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln360/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln360_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln360/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln360_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln360/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln346_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln346/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln359_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln359/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_280_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_280/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln359_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln359/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="lshr_ln_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="3" slack="0"/>
<pin id="132" dir="0" index="3" bw="4" slack="0"/>
<pin id="133" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln360_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln360/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln346_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln346/1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_245_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_245 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="82"><net_src comp="62" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="55" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="96"><net_src comp="48" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="69" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="109" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="109" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="109" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="141"><net_src comp="128" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="150"><net_src comp="118" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="44" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="146" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_62 | {1 }
	Port: t_61 | {1 }
	Port: t_60 | {1 }
	Port: t | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln346 : 1
		i : 1
		icmp_ln359 : 2
		i_280 : 2
		br_ln359 : 3
		trunc_ln359 : 2
		lshr_ln : 2
		zext_ln360 : 3
		t_addr : 4
		t_60_addr : 4
		t_61_addr : 4
		t_62_addr : 4
		switch_ln360 : 3
		store_ln360 : 5
		store_ln360 : 5
		store_ln360 : 5
		store_ln360 : 5
		store_ln346 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln359_fu_112 |    0    |    15   |
|----------|--------------------|---------|---------|
|    add   |    i_280_fu_118    |    0    |    15   |
|----------|--------------------|---------|---------|
|   trunc  | trunc_ln359_fu_124 |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|   lshr_ln_fu_128   |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln360_fu_138 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    30   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|i_245_reg_151|    8   |
+-------------+--------+
|    Total    |    8   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   30   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |    8   |   30   |
+-----------+--------+--------+
