// Seed: 2663926197
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output wire id_3
);
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output uwire id_2,
    inout uwire id_3,
    output wor id_4,
    output tri id_5,
    input tri id_6
    , id_10,
    input supply1 id_7,
    output wire id_8
);
  assign id_2 = id_1;
  parameter id_11 = 1;
  parameter id_12 = id_11;
  assign id_10 = -1;
  logic id_13;
  ;
  parameter id_14 = 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_8
  );
  wor id_15;
  assign id_15 = -1;
  assign id_2  = id_3;
endmodule
