module vector_select_unit

import dragonfang_pkg::control_vector_t;

(
	input 	logic 				clock,
	input 	logic 				reset_n,
	input 	control_vector_t 	control_vector,
	
	input 	logic [63:0] 		source_vector_0,
	input 	logic [63:0] 		source_vector_1,
	
	output 	logic [63:0] 		target_vector
);

	logic [63:0] 		source_vector_0_ff_0;
	logic [63:0] 		source_vector_1_ff_0;
	control_vector_t 	control_vector_ff_0;
	
	logic [7:0]		input_carry;
	logic [7:0] 	output_carry;
	logic [63:0]	source_vector_1_inverted_bus;
	logic [63:0] 	output_sum_bus;
	logic [63:0]	target_vector_bus;
	
	logic [7:0]		less_than_8;
	logic [3:0]		less_than_16;
	logic [1:0]		less_than_32;
	logic 			less_than_64;
	
	logic [6:0]		carry_selection;
	logic [7:0]		byte_selection;
	
	assign source_vector_1_inverted_bus = ~source_vector_1_ff_0;
	
	// Manage inter-stage flip-flop's.
	always_ff @ (posedge clock, negedge reset_n)
		if (!reset_n)
			begin
				source_vector_0_ff_0 	= '0;
				source_vector_1_ff_0 	= '0;
				control_vector_ff_0		= '0;

				target_vector			= '0;
			end
			
		else
			begin
				source_vector_0_ff_0 	= source_vector_0;
				source_vector_1_ff_0 	= source_vector_1;
				control_vector_ff_0		= control_vector;
				
				target_vector			= target_vector_bus;
			end
	
	// Manage carry_selection[i].
	always_comb
		case (control_vector_ff_0.bit_mode)
			2'b00 :
				begin
					carry_selection[0] = 1'b0;	// Byte 1.
					carry_selection[1] = 1'b0;	// Byte 2.
					carry_selection[2] = 1'b0;	// Byte 3.
					carry_selection[3] = 1'b0;	// Byte 4.
					carry_selection[4] = 1'b0;	// Byte 5.
					carry_selection[5] = 1'b0;	// Byte 6.
					carry_selection[6] = 1'b0;	// Byte 7.
				end
			
			2'b01 :
				begin
					carry_selection[0] = 1'b0;	// Byte 1.
					carry_selection[1] = 1'b0;	// Byte 2.
					carry_selection[2] = 1'b0;	// Byte 3.
					carry_selection[3] = 1'b1;	// Byte 4.
					carry_selection[4] = 1'b0;	// Byte 5.
					carry_selection[5] = 1'b0;	// Byte 6.
					carry_selection[6] = 1'b0;	// Byte 7.
				end
				
			2'b10 :
				begin
					carry_selection[0] = 1'b0;	// Byte 1.
					carry_selection[1] = 1'b1;	// Byte 2.
					carry_selection[2] = 1'b0;	// Byte 3.
					carry_selection[3] = 1'b1;	// Byte 4.
					carry_selection[4] = 1'b0;	// Byte 5.
					carry_selection[5] = 1'b1;	// Byte 6.
					carry_selection[6] = 1'b0;	// Byte 7.
				end
				
			2'b11 :
				begin
					carry_selection[0] = 1'b1;	// Byte 1.
					carry_selection[1] = 1'b1;	// Byte 2.
					carry_selection[2] = 1'b1;	// Byte 3.
					carry_selection[3] = 1'b1;	// Byte 4.
					carry_selection[4] = 1'b1;	// Byte 5.
					carry_selection[5] = 1'b1;	// Byte 6.
					carry_selection[6] = 1'b1;	// Byte 7.
				end
		endcase
	
	// Manage input_carry[0].
	assign input_carry[0] = 1'b1;
	
	// Manage input_carry[1].
	always_comb
		if (carry_selection[0])
			input_carry[1] = 1'b1;
			
		else
			input_carry[1] = output_carry[0];
	
	// Manage input_carry[2].
	always_comb
		if (carry_selection[1])
			input_carry[2] = 1'b1;
			
		else
			input_carry[2] = output_carry[1];
	
	// Manage input_carry[3].
	always_comb
		if (carry_selection[2])
			input_carry[3] = 1'b1;
			
		else
			input_carry[3] = output_carry[2];
			
	// Manage input_carry[4].
	always_comb
		if (carry_selection[3])
			input_carry[4] = 1'b1;
			
		else
			input_carry[4] = output_carry[3];
			
	// Manage input_carry[5].
	always_comb
		if (carry_selection[4])
			input_carry[5] = 1'b1;
			
		else
			input_carry[5] = output_carry[4];
			
	// Manage input_carry[6].
	always_comb
		if (carry_selection[5])
			input_carry[6] = 1'b1;
			
		else
			input_carry[6] = output_carry[5];
	
	// Manage input_carry[7].
	always_comb
		if (carry_selection[6])
			input_carry[7] = 1'b1;
			
		else
			input_carry[7] = output_carry[6];
	
	// Assign "less than" signals.
	always_comb
		case (control_vector_ff_0.sign_mode)
			2'b00 :
				begin
					less_than_8[0] 	= output_sum_bus[7] 	^ (~(source_vector_0_ff_0[7] 	^ source_vector_1_inverted_bus[7]) & (output_sum_bus[7] 	^ source_vector_1_inverted_bus[7]));
					less_than_8[1] 	= output_sum_bus[15] 	^ (~(source_vector_0_ff_0[15] 	^ source_vector_1_inverted_bus[15]) & (output_sum_bus[15] 	^ source_vector_1_inverted_bus[15]));
					less_than_8[2] 	= output_sum_bus[23] 	^ (~(source_vector_0_ff_0[23] 	^ source_vector_1_inverted_bus[23]) & (output_sum_bus[23] 	^ source_vector_1_inverted_bus[23]));
					less_than_8[3] 	= output_sum_bus[31] 	^ (~(source_vector_0_ff_0[31] 	^ source_vector_1_inverted_bus[31]) & (output_sum_bus[31] 	^ source_vector_1_inverted_bus[31]));
					less_than_8[4] 	= output_sum_bus[39] 	^ (~(source_vector_0_ff_0[39] 	^ source_vector_1_inverted_bus[39]) & (output_sum_bus[39]	^ source_vector_1_inverted_bus[39]));
					less_than_8[5] 	= output_sum_bus[47] 	^ (~(source_vector_0_ff_0[47] 	^ source_vector_1_inverted_bus[47]) & (output_sum_bus[47] 	^ source_vector_1_inverted_bus[47]));
					less_than_8[6] 	= output_sum_bus[55] 	^ (~(source_vector_0_ff_0[55] 	^ source_vector_1_inverted_bus[55]) & (output_sum_bus[55] 	^ source_vector_1_inverted_bus[55]));
					less_than_8[7] 	= output_sum_bus[63] 	^ (~(source_vector_0_ff_0[63] 	^ source_vector_1_inverted_bus[63]) & (output_sum_bus[63] 	^ source_vector_1_inverted_bus[63]));
					
					less_than_16[0] = output_sum_bus[15] 	^ (~(source_vector_0_ff_0[15] 	^ source_vector_1_inverted_bus[15]) & (output_sum_bus[15] 	^ source_vector_1_inverted_bus[15]));
					less_than_16[1] = output_sum_bus[31] 	^ (~(source_vector_0_ff_0[31] 	^ source_vector_1_inverted_bus[31]) & (output_sum_bus[31] 	^ source_vector_1_inverted_bus[31]));
					less_than_16[2] = output_sum_bus[47] 	^ (~(source_vector_0_ff_0[47] 	^ source_vector_1_inverted_bus[47]) & (output_sum_bus[47] 	^ source_vector_1_inverted_bus[47]));
					less_than_16[3] = output_sum_bus[63] 	^ (~(source_vector_0_ff_0[63] 	^ source_vector_1_inverted_bus[63]) & (output_sum_bus[63] 	^ source_vector_1_inverted_bus[63]));
					
					less_than_32[0] = output_sum_bus[31] 	^ (~(source_vector_0_ff_0[31] 	^ source_vector_1_inverted_bus[31]) & (output_sum_bus[31] 	^ source_vector_1_inverted_bus[31]));
					less_than_32[1] = output_sum_bus[63] 	^ (~(source_vector_0_ff_0[63] 	^ source_vector_1_inverted_bus[63]) & (output_sum_bus[63] 	^ source_vector_1_inverted_bus[63]));
					
					less_than_64	= output_sum_bus[63] 	^ (~(source_vector_0_ff_0[63] 	^ source_vector_1_inverted_bus[63]) & (output_sum_bus[63] 	^ source_vector_1_inverted_bus[63]));
				end
			
			2'b11 :
				begin
					less_than_8[0] 	= ~output_carry[0];
					less_than_8[1] 	= ~output_carry[1];
					less_than_8[2] 	= ~output_carry[2];
					less_than_8[3] 	= ~output_carry[3];
					less_than_8[4] 	= ~output_carry[4];
					less_than_8[5] 	= ~output_carry[5];
					less_than_8[6] 	= ~output_carry[6];
					less_than_8[7] 	= ~output_carry[7];
					
					less_than_16[0] = ~output_carry[1];
					less_than_16[1] = ~output_carry[3];
					less_than_16[2] = ~output_carry[5];
					less_than_16[3] = ~output_carry[7];
					
					less_than_32[0] = ~output_carry[3];
					less_than_32[1] = ~output_carry[7];
					
					less_than_64	= ~output_carry[7];
				end
				
			default :
				begin
					less_than_64 	= '0;
					less_than_32	= '0;
					less_than_16	= '0;
					less_than_8 	= '0;
				end
				
		endcase
			
	// Assign "byte_selection" signals, according to the
	// SEW settings adn if we want the minimum or maximum
	// element.
	always_comb
		if (control_vector_ff_0.minimum_maximum) 	// Choose maximum, i. e., invert the signal.
			case (control_vector_ff_0.bit_mode)
				2'b00 :
					begin
						byte_selection[0] = ~less_than_64;
						byte_selection[1] = ~less_than_64;
						byte_selection[2] = ~less_than_64;
						byte_selection[3] = ~less_than_64;
						byte_selection[4] = ~less_than_64;
						byte_selection[5] = ~less_than_64;
						byte_selection[6] = ~less_than_64;
						byte_selection[7] = ~less_than_64;
					end
				
				2'b01 :
					begin
						byte_selection[0] = ~less_than_32[0];
						byte_selection[1] = ~less_than_32[0];
						byte_selection[2] = ~less_than_32[0];
						byte_selection[3] = ~less_than_32[0];
						byte_selection[4] = ~less_than_32[1];
						byte_selection[5] = ~less_than_32[1];
						byte_selection[6] = ~less_than_32[1];
						byte_selection[7] = ~less_than_32[1];
					end
				
				2'b10 :
					begin
						byte_selection[0] = ~less_than_16[0];
						byte_selection[1] = ~less_than_16[0];
						byte_selection[2] = ~less_than_16[1];
						byte_selection[3] = ~less_than_16[1];
						byte_selection[4] = ~less_than_16[2];
						byte_selection[5] = ~less_than_16[2];
						byte_selection[6] = ~less_than_16[3];
						byte_selection[7] = ~less_than_16[3];
					end
					
				2'b11 :
					begin
						byte_selection[0] = ~less_than_8[0];
						byte_selection[1] = ~less_than_8[1];
						byte_selection[2] = ~less_than_8[2];
						byte_selection[3] = ~less_than_8[3];
						byte_selection[4] = ~less_than_8[4];
						byte_selection[5] = ~less_than_8[5];
						byte_selection[6] = ~less_than_8[6];
						byte_selection[7] = ~less_than_8[7];
					end
			endcase	
					
		else					// Choose minimum.
			case (control_vector_ff_0.bit_mode)
				2'b00 :
					begin
						byte_selection[0] = less_than_64;
						byte_selection[1] = less_than_64;
						byte_selection[2] = less_than_64;
						byte_selection[3] = less_than_64;
						byte_selection[4] = less_than_64;
						byte_selection[5] = less_than_64;
						byte_selection[6] = less_than_64;
						byte_selection[7] = less_than_64;
					end
				
				2'b01 :
					begin
						byte_selection[0] = less_than_32[0];
						byte_selection[1] = less_than_32[0];
						byte_selection[2] = less_than_32[0];
						byte_selection[3] = less_than_32[0];
						byte_selection[4] = less_than_32[1];
						byte_selection[5] = less_than_32[1];
						byte_selection[6] = less_than_32[1];
						byte_selection[7] = less_than_32[1];
					end
				
				2'b10 :
					begin
						byte_selection[0] = less_than_16[0];
						byte_selection[1] = less_than_16[0];
						byte_selection[2] = less_than_16[1];
						byte_selection[3] = less_than_16[1];
						byte_selection[4] = less_than_16[2];
						byte_selection[5] = less_than_16[2];
						byte_selection[6] = less_than_16[3];
						byte_selection[7] = less_than_16[3];
					end
					
				2'b11 :
					begin
						byte_selection[0] = less_than_8[0];
						byte_selection[1] = less_than_8[1];
						byte_selection[2] = less_than_8[2];
						byte_selection[3] = less_than_8[3];
						byte_selection[4] = less_than_8[4];
						byte_selection[5] = less_than_8[5];
						byte_selection[6] = less_than_8[6];
						byte_selection[7] = less_than_8[7];
					end
			endcase
		
	// Select the proper bytes for output.
	// Manage byte 0
	always_comb
		if (byte_selection[0])
			target_vector_bus[7:0] = source_vector_0_ff_0[7:0];
		else
			target_vector_bus[7:0] = source_vector_1_ff_0[7:0];
			
	// Manage byte 1
	always_comb
		if (byte_selection[1])
			target_vector_bus[15:8] = source_vector_0_ff_0[15:8];
		else
			target_vector_bus[15:8] = source_vector_1_ff_0[15:8];
			
	// Manage byte 2
	always_comb
		if (byte_selection[2])
			target_vector_bus[23:16] = source_vector_0_ff_0[23:16];
		else
			target_vector_bus[23:16] = source_vector_1_ff_0[23:16];
			
	// Manage byte 3
	always_comb
		if (byte_selection[3])
			target_vector_bus[31:24] = source_vector_0_ff_0[31:24];
		else
			target_vector_bus[31:24] = source_vector_1_ff_0[31:24];
			
	// Manage byte 4
	always_comb
		if (byte_selection[4])
			target_vector_bus[39:32] = source_vector_0_ff_0[39:32];
		else
			target_vector_bus[39:32] = source_vector_1_ff_0[39:32];
			
	// Manage byte 5
	always_comb
		if (byte_selection[5])
			target_vector_bus[47:40] = source_vector_0_ff_0[47:40];
		else
			target_vector_bus[47:40] = source_vector_1_ff_0[47:40];
			
			
	// Manage byte 6
	always_comb
		if (byte_selection[6])
			target_vector_bus[55:48] = source_vector_0_ff_0[55:48];
		else
			target_vector_bus[55:48] = source_vector_1_ff_0[55:48];
	
	// Manage byte 7
	always_comb
		if (byte_selection[7])
			target_vector_bus[63:56] = source_vector_0_ff_0[63:56];
		else
			target_vector_bus[63:56] = source_vector_1_ff_0[63:56];	
		
	add_8 add_8_0
	(
		.source_element_0 	(source_vector_0_ff_0[7:0]),
		.source_element_1 	(source_vector_1_inverted_bus[7:0]),
		.input_carry 		(input_carry[0]),
		
		.target_element 	(output_sum_bus[7:0]),
		.output_carry 		(output_carry[0])
	);
	
	add_8 add_8_1
	(
		.source_element_0 	(source_vector_0_ff_0[15:8]),
		.source_element_1 	(source_vector_1_inverted_bus[15:8]),
		.input_carry 		(input_carry[1]),
		
		.target_element 	(output_sum_bus[15:8]),
		.output_carry 		(output_carry[1])
	);
	
	add_8 add_8_2
	(
		.source_element_0 	(source_vector_0_ff_0[23:16]),
		.source_element_1 	(source_vector_1_inverted_bus[23:16]),
		.input_carry 		(input_carry[2]),
		
		.target_element 	(output_sum_bus[23:16]),
		.output_carry 		(output_carry[2])
	);
	
	add_8 add_8_3
	(
		.source_element_0 	(source_vector_0_ff_0[31:24]),
		.source_element_1 	(source_vector_1_inverted_bus[31:24]),
		.input_carry 		(input_carry[3]),
		
		.target_element 	(output_sum_bus[31:24]),
		.output_carry 		(output_carry[3])
	);
	
	add_8 add_8_4
	(
		.source_element_0 	(source_vector_0_ff_0[39:32]),
		.source_element_1 	(source_vector_1_inverted_bus[39:32]),
		.input_carry 		(input_carry[4]),
		
		.target_element 	(output_sum_bus[39:32]),
		.output_carry 		(output_carry[4])
	);
	
	add_8 add_8_5
	(
		.source_element_0 	(source_vector_0_ff_0[47:40]),
		.source_element_1 	(source_vector_1_inverted_bus[47:40]),
		.input_carry 		(input_carry[5]),
		
		.target_element 	(output_sum_bus[47:40]),
		.output_carry 		(output_carry[5])
	);
	
	add_8 add_8_6
	(
		.source_element_0 	(source_vector_0_ff_0[55:48]),
		.source_element_1 	(source_vector_1_inverted_bus[55:48]),
		.input_carry 		(input_carry[6]),
		
		.target_element 	(output_sum_bus[55:48]),
		.output_carry 		(output_carry[6])
	);
	
	add_8 add_8_7
	(
		.source_element_0 	(source_vector_0_ff_0[63:56]),
		.source_element_1 	(source_vector_1_inverted_bus[63:56]),
		.input_carry 		(input_carry[7]),
		
		.target_element 	(output_sum_bus[63:56]),
		.output_carry 		(output_carry[7])
	);
	
endmodule 