Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/superciuper/Documents/UCISW2/UCISW2_organek/frequencyGeneratorTB_isim_beh.exe -prj /home/superciuper/Documents/UCISW2/UCISW2_organek/frequencyGeneratorTB_beh.prj work.frequencyGeneratorTB 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "/home/superciuper/Documents/UCISW2/UCISW2_organek/frequencyGenerator.vhd" into library work
Parsing VHDL file "/home/superciuper/Documents/UCISW2/UCISW2_organek/frequencyGeneratorTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 86376 KB
Fuse CPU Usage: 3050 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity frequencyGenerator [frequencygenerator_default]
Compiling architecture behavior of entity frequencygeneratortb
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable /home/superciuper/Documents/UCISW2/UCISW2_organek/frequencyGeneratorTB_isim_beh.exe
Fuse Memory Usage: 924352 KB
Fuse CPU Usage: 3180 ms
GCC CPU Usage: 10520 ms
