# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_ram_pp_simulate.do}
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_ram_pp xil_defaultlib.glbl 
# Start time: 10:25:41 on May 12,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:\Xilinx\Vivado\2018.3\data\ip\xilinx\blk_mem_gen_v8_4\simulation\blk_mem_gen_v8_4.v(2419): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
# ** Warning: C:\Xilinx\Vivado\2018.3\data\ip\xilinx\blk_mem_gen_v8_4\simulation\blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
# Loading work.tb_ram_pp(fast)
# Loading work.ram_pp(fast)
# Loading work.ram_wr256x8_rd256x8(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb_ram_pp.inst_ram_pp.ram_a.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# blk_mem_gen_v8_4_2 collision detected at time: 20000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 40000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 60000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 80000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 100000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 120000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 140000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 160000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 180000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 200000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 220000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
add wave -position insertpoint sim:/tb_ram_pp/inst_ram_pp/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_ram_pp(fast)
# Loading work.ram_pp(fast)
# Loading work.ram_wr256x8_rd256x8(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.glbl(fast)
run
# Block Memory Generator module tb_ram_pp.inst_ram_pp.ram_a.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# blk_mem_gen_v8_4_2 collision detected at time: 20000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 40000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 60000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 80000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 100000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 120000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 140000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 160000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 180000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 200000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 220000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5340000, Instance: tb_ram_pp.inst_ram_pp.ram_a.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
run
# blk_mem_gen_v8_4_2 collision detected at time: 10460000, Instance: tb_ram_pp.inst_ram_pp.ram_b.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 15580000, Instance: tb_ram_pp.inst_ram_pp.ram_a.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# End time: 10:28:33 on May 12,2020, Elapsed time: 0:02:52
# Errors: 0, Warnings: 0
