{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 19:45:26 2020 " "Info: Processing started: Tue Sep 08 19:45:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TrafficLight -c TrafficLight --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74190:inst37\|49 " "Info: Detected ripple clock \"74190:inst37\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst37\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst37\|48 " "Info: Detected ripple clock \"74190:inst37\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst37\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst36\|50 " "Info: Detected ripple clock \"74190:inst36\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst36\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst36\|51 " "Info: Detected ripple clock \"74190:inst36\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst36\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74190:inst37\|40~0 " "Info: Detected gated clock \"74190:inst37\|40~0\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst37\|40~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst37\|50 " "Info: Detected ripple clock \"74190:inst37\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst37\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst37\|51 " "Info: Detected ripple clock \"74190:inst37\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst37\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst36\|49 " "Info: Detected ripple clock \"74190:inst36\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst36\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74190:inst37\|58 " "Info: Detected gated clock \"74190:inst37\|58\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst37\|58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst35\|49 " "Info: Detected ripple clock \"74190:inst35\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst35\|48 " "Info: Detected ripple clock \"74190:inst35\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst34\|50 " "Info: Detected ripple clock \"74190:inst34\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst34\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74190:inst35\|40~0 " "Info: Detected gated clock \"74190:inst35\|40~0\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|40~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst35\|50 " "Info: Detected ripple clock \"74190:inst35\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst35\|51 " "Info: Detected ripple clock \"74190:inst35\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst34\|49 " "Info: Detected ripple clock \"74190:inst34\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst34\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74190:inst35\|58 " "Info: Detected gated clock \"74190:inst35\|58\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst35\|58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst34\|48 " "Info: Detected ripple clock \"74190:inst34\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst34\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst47~1 " "Info: Detected gated clock \"inst47~1\" as buffer" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst47~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst47~0 " "Info: Detected gated clock \"inst47~0\" as buffer" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst47~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst36\|48 " "Info: Detected ripple clock \"74190:inst36\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst36\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst34\|51 " "Info: Detected ripple clock \"74190:inst34\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst34\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst47 " "Info: Detected gated clock \"inst47\" as buffer" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 74190:inst34\|49 register delay:inst\|ram 55.67 MHz 17.962 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 55.67 MHz between source register \"74190:inst34\|49\" and destination register \"delay:inst\|ram\" (period= 17.962 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.675 ns + Longest register register " "Info: + Longest register to register delay is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst34\|49 1 REG LC_X11_Y13_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y13_N5; Fanout = 5; REG Node = '74190:inst34\|49'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst34|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.442 ns) 0.947 ns inst47~0 2 COMB LC_X11_Y13_N4 1 " "Info: 2: + IC(0.505 ns) + CELL(0.442 ns) = 0.947 ns; Loc. = LC_X11_Y13_N4; Fanout = 1; COMB Node = 'inst47~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { 74190:inst34|49 inst47~0 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.292 ns) 1.684 ns inst47 3 COMB LC_X11_Y13_N1 5 " "Info: 3: + IC(0.445 ns) + CELL(0.292 ns) = 1.684 ns; Loc. = LC_X11_Y13_N1; Fanout = 5; COMB Node = 'inst47'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst47~0 inst47 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.309 ns) 2.675 ns delay:inst\|ram 4 REG LC_X12_Y13_N2 1 " "Info: 4: + IC(0.682 ns) + CELL(0.309 ns) = 2.675 ns; Loc. = LC_X12_Y13_N2; Fanout = 1; REG Node = 'delay:inst\|ram'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { inst47 delay:inst|ram } "NODE_NAME" } } { "delay.vhd" "" { Text "F:/VHDL/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.043 ns ( 38.99 % ) " "Info: Total cell delay = 1.043 ns ( 38.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.632 ns ( 61.01 % ) " "Info: Total interconnect delay = 1.632 ns ( 61.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { 74190:inst34|49 inst47~0 inst47 delay:inst|ram } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { 74190:inst34|49 {} inst47~0 {} inst47 {} delay:inst|ram {} } { 0.000ns 0.505ns 0.445ns 0.682ns } { 0.000ns 0.442ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.045 ns - Smallest " "Info: - Smallest clock skew is -6.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.211 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.711 ns) 3.211 ns delay:inst\|ram 2 REG LC_X12_Y13_N2 1 " "Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X12_Y13_N2; Fanout = 1; REG Node = 'delay:inst\|ram'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "delay.vhd" "" { Text "F:/VHDL/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.89 % ) " "Info: Total cell delay = 2.180 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.11 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { CLK {} CLK~out0 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.256 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 9.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns 74190:inst35\|48 2 REG LC_X9_Y13_N9 6 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X9_Y13_N9; Fanout = 6; REG Node = '74190:inst35\|48'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { CLK 74190:inst35|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.442 ns) 4.662 ns 74190:inst35\|40~0 3 COMB LC_X8_Y13_N8 1 " "Info: 3: + IC(0.785 ns) + CELL(0.442 ns) = 4.662 ns; Loc. = LC_X8_Y13_N8; Fanout = 1; COMB Node = '74190:inst35\|40~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { 74190:inst35|48 74190:inst35|40~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.958 ns 74190:inst35\|58 4 COMB LC_X8_Y13_N9 5 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.958 ns; Loc. = LC_X8_Y13_N9; Fanout = 5; COMB Node = '74190:inst35\|58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { 74190:inst35|40~0 74190:inst35|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.587 ns) + CELL(0.711 ns) 9.256 ns 74190:inst34\|49 5 REG LC_X11_Y13_N5 5 " "Info: 5: + IC(3.587 ns) + CELL(0.711 ns) = 9.256 ns; Loc. = LC_X11_Y13_N5; Fanout = 5; REG Node = '74190:inst34\|49'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.298 ns" { 74190:inst35|58 74190:inst34|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.671 ns ( 39.66 % ) " "Info: Total cell delay = 3.671 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.585 ns ( 60.34 % ) " "Info: Total interconnect delay = 5.585 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.256 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|49 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.256 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|49 {} } { 0.000ns 0.000ns 1.031ns 0.785ns 0.182ns 3.587ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { CLK {} CLK~out0 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.256 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|49 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.256 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|49 {} } { 0.000ns 0.000ns 1.031ns 0.785ns 0.182ns 3.587ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "delay.vhd" "" { Text "F:/VHDL/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "delay.vhd" "" { Text "F:/VHDL/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { 74190:inst34|49 inst47~0 inst47 delay:inst|ram } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { 74190:inst34|49 {} inst47~0 {} inst47 {} delay:inst|ram {} } { 0.000ns 0.505ns 0.445ns 0.682ns } { 0.000ns 0.442ns 0.292ns 0.309ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { CLK {} CLK~out0 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.256 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|49 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.256 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|49 {} } { 0.000ns 0.000ns 1.031ns 0.785ns 0.182ns 3.587ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 19 " "Warning: Circuit may not operate. Detected 19 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74160:inst21\|8 74160:inst21\|8 CLK 5.156 ns " "Info: Found hold time violation between source  pin or register \"74160:inst21\|8\" and destination pin or register \"74160:inst21\|8\" for clock \"CLK\" (Hold time is 5.156 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.231 ns + Largest " "Info: + Largest clock skew is 6.231 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 16.077 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 16.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns 74190:inst35\|48 2 REG LC_X9_Y13_N9 6 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X9_Y13_N9; Fanout = 6; REG Node = '74190:inst35\|48'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { CLK 74190:inst35|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.442 ns) 4.662 ns 74190:inst35\|40~0 3 COMB LC_X8_Y13_N8 1 " "Info: 3: + IC(0.785 ns) + CELL(0.442 ns) = 4.662 ns; Loc. = LC_X8_Y13_N8; Fanout = 1; COMB Node = '74190:inst35\|40~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { 74190:inst35|48 74190:inst35|40~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.958 ns 74190:inst35\|58 4 COMB LC_X8_Y13_N9 5 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.958 ns; Loc. = LC_X8_Y13_N9; Fanout = 5; COMB Node = '74190:inst35\|58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { 74190:inst35|40~0 74190:inst35|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.587 ns) + CELL(0.935 ns) 9.480 ns 74190:inst34\|49 5 REG LC_X11_Y13_N5 5 " "Info: 5: + IC(3.587 ns) + CELL(0.935 ns) = 9.480 ns; Loc. = LC_X11_Y13_N5; Fanout = 5; REG Node = '74190:inst34\|49'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { 74190:inst35|58 74190:inst34|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.442 ns) 10.427 ns inst47~0 6 COMB LC_X11_Y13_N4 1 " "Info: 6: + IC(0.505 ns) + CELL(0.442 ns) = 10.427 ns; Loc. = LC_X11_Y13_N4; Fanout = 1; COMB Node = 'inst47~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { 74190:inst34|49 inst47~0 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.292 ns) 11.164 ns inst47 7 COMB LC_X11_Y13_N1 5 " "Info: 7: + IC(0.445 ns) + CELL(0.292 ns) = 11.164 ns; Loc. = LC_X11_Y13_N1; Fanout = 5; COMB Node = 'inst47'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst47~0 inst47 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.202 ns) + CELL(0.711 ns) 16.077 ns 74160:inst21\|8 8 REG LC_X9_Y13_N3 2 " "Info: 8: + IC(4.202 ns) + CELL(0.711 ns) = 16.077 ns; Loc. = LC_X9_Y13_N3; Fanout = 2; REG Node = '74160:inst21\|8'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { inst47 74160:inst21|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.340 ns ( 33.22 % ) " "Info: Total cell delay = 5.340 ns ( 33.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.737 ns ( 66.78 % ) " "Info: Total interconnect delay = 10.737 ns ( 66.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.077 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|49 inst47~0 inst47 74160:inst21|8 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.077 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|49 {} inst47~0 {} inst47 {} 74160:inst21|8 {} } { 0.000ns 0.000ns 1.031ns 0.785ns 0.182ns 3.587ns 0.505ns 0.445ns 4.202ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.442ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.846 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 9.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.442 ns) 2.469 ns 74190:inst35\|58 2 COMB LC_X8_Y13_N9 5 " "Info: 2: + IC(0.558 ns) + CELL(0.442 ns) = 2.469 ns; Loc. = LC_X8_Y13_N9; Fanout = 5; COMB Node = '74190:inst35\|58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { CLK 74190:inst35|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.590 ns) 4.196 ns inst47~0 3 COMB LC_X11_Y13_N4 1 " "Info: 3: + IC(1.137 ns) + CELL(0.590 ns) = 4.196 ns; Loc. = LC_X11_Y13_N4; Fanout = 1; COMB Node = 'inst47~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { 74190:inst35|58 inst47~0 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.292 ns) 4.933 ns inst47 4 COMB LC_X11_Y13_N1 5 " "Info: 4: + IC(0.445 ns) + CELL(0.292 ns) = 4.933 ns; Loc. = LC_X11_Y13_N1; Fanout = 5; COMB Node = 'inst47'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst47~0 inst47 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.202 ns) + CELL(0.711 ns) 9.846 ns 74160:inst21\|8 5 REG LC_X9_Y13_N3 2 " "Info: 5: + IC(4.202 ns) + CELL(0.711 ns) = 9.846 ns; Loc. = LC_X9_Y13_N3; Fanout = 2; REG Node = '74160:inst21\|8'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { inst47 74160:inst21|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.504 ns ( 35.59 % ) " "Info: Total cell delay = 3.504 ns ( 35.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.342 ns ( 64.41 % ) " "Info: Total interconnect delay = 6.342 ns ( 64.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.846 ns" { CLK 74190:inst35|58 inst47~0 inst47 74160:inst21|8 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.846 ns" { CLK {} CLK~out0 {} 74190:inst35|58 {} inst47~0 {} inst47 {} 74160:inst21|8 {} } { 0.000ns 0.000ns 0.558ns 1.137ns 0.445ns 4.202ns } { 0.000ns 1.469ns 0.442ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.077 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|49 inst47~0 inst47 74160:inst21|8 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.077 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|49 {} inst47~0 {} inst47 {} 74160:inst21|8 {} } { 0.000ns 0.000ns 1.031ns 0.785ns 0.182ns 3.587ns 0.505ns 0.445ns 4.202ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.442ns 0.292ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.846 ns" { CLK 74190:inst35|58 inst47~0 inst47 74160:inst21|8 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.846 ns" { CLK {} CLK~out0 {} 74190:inst35|58 {} inst47~0 {} inst47 {} 74160:inst21|8 {} } { 0.000ns 0.000ns 0.558ns 1.137ns 0.445ns 4.202ns } { 0.000ns 1.469ns 0.442ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "74160.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.866 ns - Shortest register register " "Info: - Shortest register to register delay is 0.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:inst21\|8 1 REG LC_X9_Y13_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y13_N3; Fanout = 2; REG Node = '74160:inst21\|8'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:inst21|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.309 ns) 0.866 ns 74160:inst21\|8 2 REG LC_X9_Y13_N3 2 " "Info: 2: + IC(0.557 ns) + CELL(0.309 ns) = 0.866 ns; Loc. = LC_X9_Y13_N3; Fanout = 2; REG Node = '74160:inst21\|8'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { 74160:inst21|8 74160:inst21|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 35.68 % ) " "Info: Total cell delay = 0.309 ns ( 35.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.557 ns ( 64.32 % ) " "Info: Total interconnect delay = 0.557 ns ( 64.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { 74160:inst21|8 74160:inst21|8 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.866 ns" { 74160:inst21|8 {} 74160:inst21|8 {} } { 0.000ns 0.557ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "74160.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.077 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|49 inst47~0 inst47 74160:inst21|8 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.077 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|49 {} inst47~0 {} inst47 {} 74160:inst21|8 {} } { 0.000ns 0.000ns 1.031ns 0.785ns 0.182ns 3.587ns 0.505ns 0.445ns 4.202ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.442ns 0.292ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.846 ns" { CLK 74190:inst35|58 inst47~0 inst47 74160:inst21|8 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.846 ns" { CLK {} CLK~out0 {} 74190:inst35|58 {} inst47~0 {} inst47 {} 74160:inst21|8 {} } { 0.000ns 0.000ns 0.558ns 1.137ns 0.445ns 4.202ns } { 0.000ns 1.469ns 0.442ns 0.590ns 0.292ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { 74160:inst21|8 74160:inst21|8 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.866 ns" { 74160:inst21|8 {} 74160:inst21|8 {} } { 0.000ns 0.557ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "delay:inst\|ram CLK CLK 2.777 ns register " "Info: tsu for register \"delay:inst\|ram\" (data pin = \"CLK\", clock pin = \"CLK\") is 2.777 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.951 ns + Longest pin register " "Info: + Longest pin to register delay is 5.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.590 ns) 2.940 ns 74190:inst37\|58 2 COMB LC_X10_Y13_N4 5 " "Info: 2: + IC(0.881 ns) + CELL(0.590 ns) = 2.940 ns; Loc. = LC_X10_Y13_N4; Fanout = 5; COMB Node = '74190:inst37\|58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { CLK 74190:inst37|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.590 ns) 4.664 ns inst47~1 3 COMB LC_X11_Y13_N0 1 " "Info: 3: + IC(1.134 ns) + CELL(0.590 ns) = 4.664 ns; Loc. = LC_X11_Y13_N0; Fanout = 1; COMB Node = 'inst47~1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { 74190:inst37|58 inst47~1 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.960 ns inst47 4 COMB LC_X11_Y13_N1 5 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.960 ns; Loc. = LC_X11_Y13_N1; Fanout = 5; COMB Node = 'inst47'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst47~1 inst47 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.309 ns) 5.951 ns delay:inst\|ram 5 REG LC_X12_Y13_N2 1 " "Info: 5: + IC(0.682 ns) + CELL(0.309 ns) = 5.951 ns; Loc. = LC_X12_Y13_N2; Fanout = 1; REG Node = 'delay:inst\|ram'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { inst47 delay:inst|ram } "NODE_NAME" } } { "delay.vhd" "" { Text "F:/VHDL/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.072 ns ( 51.62 % ) " "Info: Total cell delay = 3.072 ns ( 51.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.879 ns ( 48.38 % ) " "Info: Total interconnect delay = 2.879 ns ( 48.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.951 ns" { CLK 74190:inst37|58 inst47~1 inst47 delay:inst|ram } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.951 ns" { CLK {} CLK~out0 {} 74190:inst37|58 {} inst47~1 {} inst47 {} delay:inst|ram {} } { 0.000ns 0.000ns 0.881ns 1.134ns 0.182ns 0.682ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "delay.vhd" "" { Text "F:/VHDL/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.211 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.711 ns) 3.211 ns delay:inst\|ram 2 REG LC_X12_Y13_N2 1 " "Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X12_Y13_N2; Fanout = 1; REG Node = 'delay:inst\|ram'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "delay.vhd" "" { Text "F:/VHDL/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.89 % ) " "Info: Total cell delay = 2.180 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.11 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { CLK {} CLK~out0 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.951 ns" { CLK 74190:inst37|58 inst47~1 inst47 delay:inst|ram } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.951 ns" { CLK {} CLK~out0 {} 74190:inst37|58 {} inst47~1 {} inst47 {} delay:inst|ram {} } { 0.000ns 0.000ns 0.881ns 1.134ns 0.182ns 0.682ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.114ns 0.309ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { CLK {} CLK~out0 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Vice_Green 74160:inst21\|6 25.487 ns register " "Info: tco from clock \"CLK\" to destination pin \"Vice_Green\" through register \"74160:inst21\|6\" is 25.487 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 16.077 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 16.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns 74190:inst35\|48 2 REG LC_X9_Y13_N9 6 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X9_Y13_N9; Fanout = 6; REG Node = '74190:inst35\|48'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { CLK 74190:inst35|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.442 ns) 4.662 ns 74190:inst35\|40~0 3 COMB LC_X8_Y13_N8 1 " "Info: 3: + IC(0.785 ns) + CELL(0.442 ns) = 4.662 ns; Loc. = LC_X8_Y13_N8; Fanout = 1; COMB Node = '74190:inst35\|40~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { 74190:inst35|48 74190:inst35|40~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 784 688 752 856 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.958 ns 74190:inst35\|58 4 COMB LC_X8_Y13_N9 5 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.958 ns; Loc. = LC_X8_Y13_N9; Fanout = 5; COMB Node = '74190:inst35\|58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { 74190:inst35|40~0 74190:inst35|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.587 ns) + CELL(0.935 ns) 9.480 ns 74190:inst34\|49 5 REG LC_X11_Y13_N5 5 " "Info: 5: + IC(3.587 ns) + CELL(0.935 ns) = 9.480 ns; Loc. = LC_X11_Y13_N5; Fanout = 5; REG Node = '74190:inst34\|49'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { 74190:inst35|58 74190:inst34|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.442 ns) 10.427 ns inst47~0 6 COMB LC_X11_Y13_N4 1 " "Info: 6: + IC(0.505 ns) + CELL(0.442 ns) = 10.427 ns; Loc. = LC_X11_Y13_N4; Fanout = 1; COMB Node = 'inst47~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { 74190:inst34|49 inst47~0 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.292 ns) 11.164 ns inst47 7 COMB LC_X11_Y13_N1 5 " "Info: 7: + IC(0.445 ns) + CELL(0.292 ns) = 11.164 ns; Loc. = LC_X11_Y13_N1; Fanout = 5; COMB Node = 'inst47'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst47~0 inst47 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.202 ns) + CELL(0.711 ns) 16.077 ns 74160:inst21\|6 8 REG LC_X9_Y13_N0 11 " "Info: 8: + IC(4.202 ns) + CELL(0.711 ns) = 16.077 ns; Loc. = LC_X9_Y13_N0; Fanout = 11; REG Node = '74160:inst21\|6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { inst47 74160:inst21|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.340 ns ( 33.22 % ) " "Info: Total cell delay = 5.340 ns ( 33.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.737 ns ( 66.78 % ) " "Info: Total interconnect delay = 10.737 ns ( 66.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.077 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|49 inst47~0 inst47 74160:inst21|6 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.077 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|49 {} inst47~0 {} inst47 {} 74160:inst21|6 {} } { 0.000ns 0.000ns 1.031ns 0.785ns 0.182ns 3.587ns 0.505ns 0.445ns 4.202ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.442ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74160.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.186 ns + Longest register pin " "Info: + Longest register to pin delay is 9.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:inst21\|6 1 REG LC_X9_Y13_N0 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y13_N0; Fanout = 11; REG Node = '74160:inst21\|6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:inst21|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.292 ns) 1.554 ns inst11~2 2 COMB LC_X9_Y13_N6 4 " "Info: 2: + IC(1.262 ns) + CELL(0.292 ns) = 1.554 ns; Loc. = LC_X9_Y13_N6; Fanout = 4; COMB Node = 'inst11~2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { 74160:inst21|6 inst11~2 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4456 12008 12072 4504 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.508 ns) + CELL(2.124 ns) 9.186 ns Vice_Green 3 PIN PIN_156 0 " "Info: 3: + IC(5.508 ns) + CELL(2.124 ns) = 9.186 ns; Loc. = PIN_156; Fanout = 0; PIN Node = 'Vice_Green'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.632 ns" { inst11~2 Vice_Green } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4568 12384 12560 4584 "Vice_Green" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.416 ns ( 26.30 % ) " "Info: Total cell delay = 2.416 ns ( 26.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.770 ns ( 73.70 % ) " "Info: Total interconnect delay = 6.770 ns ( 73.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.186 ns" { 74160:inst21|6 inst11~2 Vice_Green } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.186 ns" { 74160:inst21|6 {} inst11~2 {} Vice_Green {} } { 0.000ns 1.262ns 5.508ns } { 0.000ns 0.292ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.077 ns" { CLK 74190:inst35|48 74190:inst35|40~0 74190:inst35|58 74190:inst34|49 inst47~0 inst47 74160:inst21|6 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.077 ns" { CLK {} CLK~out0 {} 74190:inst35|48 {} 74190:inst35|40~0 {} 74190:inst35|58 {} 74190:inst34|49 {} inst47~0 {} inst47 {} 74160:inst21|6 {} } { 0.000ns 0.000ns 1.031ns 0.785ns 0.182ns 3.587ns 0.505ns 0.445ns 4.202ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.935ns 0.442ns 0.292ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.186 ns" { 74160:inst21|6 inst11~2 Vice_Green } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.186 ns" { 74160:inst21|6 {} inst11~2 {} Vice_Green {} } { 0.000ns 1.262ns 5.508ns } { 0.000ns 0.292ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "delay:inst\|ram CLK CLK -2.698 ns register " "Info: th for register \"delay:inst\|ram\" (data pin = \"CLK\", clock pin = \"CLK\") is -2.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.211 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.711 ns) 3.211 ns delay:inst\|ram 2 REG LC_X12_Y13_N2 1 " "Info: 2: + IC(1.031 ns) + CELL(0.711 ns) = 3.211 ns; Loc. = LC_X12_Y13_N2; Fanout = 1; REG Node = 'delay:inst\|ram'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "delay.vhd" "" { Text "F:/VHDL/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.89 % ) " "Info: Total cell delay = 2.180 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 32.11 % ) " "Info: Total interconnect delay = 1.031 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { CLK {} CLK~out0 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "delay.vhd" "" { Text "F:/VHDL/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.924 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4000 11248 11416 4016 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.442 ns) 2.469 ns 74190:inst35\|58 2 COMB LC_X8_Y13_N9 5 " "Info: 2: + IC(0.558 ns) + CELL(0.442 ns) = 2.469 ns; Loc. = LC_X8_Y13_N9; Fanout = 5; COMB Node = '74190:inst35\|58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { CLK 74190:inst35|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.590 ns) 4.196 ns inst47~0 3 COMB LC_X11_Y13_N4 1 " "Info: 3: + IC(1.137 ns) + CELL(0.590 ns) = 4.196 ns; Loc. = LC_X11_Y13_N4; Fanout = 1; COMB Node = 'inst47~0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { 74190:inst35|58 inst47~0 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.292 ns) 4.933 ns inst47 4 COMB LC_X11_Y13_N1 5 " "Info: 4: + IC(0.445 ns) + CELL(0.292 ns) = 4.933 ns; Loc. = LC_X11_Y13_N1; Fanout = 5; COMB Node = 'inst47'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst47~0 inst47 } "NODE_NAME" } } { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4248 11984 12032 4312 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.309 ns) 5.924 ns delay:inst\|ram 5 REG LC_X12_Y13_N2 1 " "Info: 5: + IC(0.682 ns) + CELL(0.309 ns) = 5.924 ns; Loc. = LC_X12_Y13_N2; Fanout = 1; REG Node = 'delay:inst\|ram'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { inst47 delay:inst|ram } "NODE_NAME" } } { "delay.vhd" "" { Text "F:/VHDL/ClassDesign2/delay.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.102 ns ( 52.36 % ) " "Info: Total cell delay = 3.102 ns ( 52.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 47.64 % ) " "Info: Total interconnect delay = 2.822 ns ( 47.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.924 ns" { CLK 74190:inst35|58 inst47~0 inst47 delay:inst|ram } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.924 ns" { CLK {} CLK~out0 {} 74190:inst35|58 {} inst47~0 {} inst47 {} delay:inst|ram {} } { 0.000ns 0.000ns 0.558ns 1.137ns 0.445ns 0.682ns } { 0.000ns 1.469ns 0.442ns 0.590ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { CLK delay:inst|ram } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { CLK {} CLK~out0 {} delay:inst|ram {} } { 0.000ns 0.000ns 1.031ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.924 ns" { CLK 74190:inst35|58 inst47~0 inst47 delay:inst|ram } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.924 ns" { CLK {} CLK~out0 {} 74190:inst35|58 {} inst47~0 {} inst47 {} delay:inst|ram {} } { 0.000ns 0.000ns 0.558ns 1.137ns 0.445ns 0.682ns } { 0.000ns 1.469ns 0.442ns 0.590ns 0.292ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 19:45:26 2020 " "Info: Processing ended: Tue Sep 08 19:45:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
