<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/spi5.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">spi5.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="spi5_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="spi5_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a665ad6cf1618e8b668d6b3b460bd5259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#a665ad6cf1618e8b668d6b3b460bd5259">REG_SPI5_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008400U)</td></tr>
<tr class="memdesc:a665ad6cf1618e8b668d6b3b460bd5259"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) SPI Control Register  <a href="#a665ad6cf1618e8b668d6b3b460bd5259">More...</a><br /></td></tr>
<tr class="separator:a665ad6cf1618e8b668d6b3b460bd5259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d188a5d474d914cc633753564fca480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#a3d188a5d474d914cc633753564fca480">REG_SPI5_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008404U)</td></tr>
<tr class="memdesc:a3d188a5d474d914cc633753564fca480"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) SPI Mode Register  <a href="#a3d188a5d474d914cc633753564fca480">More...</a><br /></td></tr>
<tr class="separator:a3d188a5d474d914cc633753564fca480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8071f1d9b919bb647d65032c612cff62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#a8071f1d9b919bb647d65032c612cff62">REG_SPI5_RDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008408U)</td></tr>
<tr class="memdesc:a8071f1d9b919bb647d65032c612cff62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) SPI Receive Data Register  <a href="#a8071f1d9b919bb647d65032c612cff62">More...</a><br /></td></tr>
<tr class="separator:a8071f1d9b919bb647d65032c612cff62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a687318f398e6dea8461039b9a326579c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#a687318f398e6dea8461039b9a326579c">REG_SPI5_TDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000840CU)</td></tr>
<tr class="memdesc:a687318f398e6dea8461039b9a326579c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) SPI Transmit Data Register  <a href="#a687318f398e6dea8461039b9a326579c">More...</a><br /></td></tr>
<tr class="separator:a687318f398e6dea8461039b9a326579c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac506e14f9883cd8d1d7519ab4b2dddda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#ac506e14f9883cd8d1d7519ab4b2dddda">REG_SPI5_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008410U)</td></tr>
<tr class="memdesc:ac506e14f9883cd8d1d7519ab4b2dddda"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) SPI Status Register  <a href="#ac506e14f9883cd8d1d7519ab4b2dddda">More...</a><br /></td></tr>
<tr class="separator:ac506e14f9883cd8d1d7519ab4b2dddda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6337f47a724ac0d06a47317463947fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#a6337f47a724ac0d06a47317463947fd9">REG_SPI5_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008414U)</td></tr>
<tr class="memdesc:a6337f47a724ac0d06a47317463947fd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) SPI Interrupt Enable Register  <a href="#a6337f47a724ac0d06a47317463947fd9">More...</a><br /></td></tr>
<tr class="separator:a6337f47a724ac0d06a47317463947fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f5f4aca16b48408462b34c257e1a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#a13f5f4aca16b48408462b34c257e1a62">REG_SPI5_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008418U)</td></tr>
<tr class="memdesc:a13f5f4aca16b48408462b34c257e1a62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) SPI Interrupt Disable Register  <a href="#a13f5f4aca16b48408462b34c257e1a62">More...</a><br /></td></tr>
<tr class="separator:a13f5f4aca16b48408462b34c257e1a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca2c1b95e2e1da2f59bd9736e459284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#a9ca2c1b95e2e1da2f59bd9736e459284">REG_SPI5_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000841CU)</td></tr>
<tr class="memdesc:a9ca2c1b95e2e1da2f59bd9736e459284"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) SPI Interrupt Mask Register  <a href="#a9ca2c1b95e2e1da2f59bd9736e459284">More...</a><br /></td></tr>
<tr class="separator:a9ca2c1b95e2e1da2f59bd9736e459284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a970e6b65475520568936b272c44f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#a54a970e6b65475520568936b272c44f4">REG_SPI5_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008430U)</td></tr>
<tr class="memdesc:a54a970e6b65475520568936b272c44f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) SPI Chip Select Register  <a href="#a54a970e6b65475520568936b272c44f4">More...</a><br /></td></tr>
<tr class="separator:a54a970e6b65475520568936b272c44f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201e50627a560358d257019c96b12db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#a201e50627a560358d257019c96b12db3">REG_SPI5_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008448U)</td></tr>
<tr class="memdesc:a201e50627a560358d257019c96b12db3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) SPI Comparison Register  <a href="#a201e50627a560358d257019c96b12db3">More...</a><br /></td></tr>
<tr class="separator:a201e50627a560358d257019c96b12db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca1b1de58e7e781fc0fbdd2cbcf230c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#aca1b1de58e7e781fc0fbdd2cbcf230c3">REG_SPI5_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400084E4U)</td></tr>
<tr class="memdesc:aca1b1de58e7e781fc0fbdd2cbcf230c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) SPI Write Protection Mode Register  <a href="#aca1b1de58e7e781fc0fbdd2cbcf230c3">More...</a><br /></td></tr>
<tr class="separator:aca1b1de58e7e781fc0fbdd2cbcf230c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a50784ce27bba5fb01a9492f212ba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#ae8a50784ce27bba5fb01a9492f212ba4">REG_SPI5_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400084E8U)</td></tr>
<tr class="memdesc:ae8a50784ce27bba5fb01a9492f212ba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) SPI Write Protection Status Register  <a href="#ae8a50784ce27bba5fb01a9492f212ba4">More...</a><br /></td></tr>
<tr class="separator:ae8a50784ce27bba5fb01a9492f212ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35142b4e9980604870a3c1baf276ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#ac35142b4e9980604870a3c1baf276ad3">REG_SPI5_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008500U)</td></tr>
<tr class="memdesc:ac35142b4e9980604870a3c1baf276ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) Receive Pointer Register  <a href="#ac35142b4e9980604870a3c1baf276ad3">More...</a><br /></td></tr>
<tr class="separator:ac35142b4e9980604870a3c1baf276ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef72dcc04b3e3690ac58812811a8c52b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#aef72dcc04b3e3690ac58812811a8c52b">REG_SPI5_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008504U)</td></tr>
<tr class="memdesc:aef72dcc04b3e3690ac58812811a8c52b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) Receive Counter Register  <a href="#aef72dcc04b3e3690ac58812811a8c52b">More...</a><br /></td></tr>
<tr class="separator:aef72dcc04b3e3690ac58812811a8c52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7256ccd6ba420dc26ae576fd4b1e23d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#af7256ccd6ba420dc26ae576fd4b1e23d">REG_SPI5_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008508U)</td></tr>
<tr class="memdesc:af7256ccd6ba420dc26ae576fd4b1e23d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) Transmit Pointer Register  <a href="#af7256ccd6ba420dc26ae576fd4b1e23d">More...</a><br /></td></tr>
<tr class="separator:af7256ccd6ba420dc26ae576fd4b1e23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20df24e3c4321b3aabdec645cf0296e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#a20df24e3c4321b3aabdec645cf0296e9">REG_SPI5_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000850CU)</td></tr>
<tr class="memdesc:a20df24e3c4321b3aabdec645cf0296e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) Transmit Counter Register  <a href="#a20df24e3c4321b3aabdec645cf0296e9">More...</a><br /></td></tr>
<tr class="separator:a20df24e3c4321b3aabdec645cf0296e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a809a65865d651e4f157f2778a53ee894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#a809a65865d651e4f157f2778a53ee894">REG_SPI5_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008510U)</td></tr>
<tr class="memdesc:a809a65865d651e4f157f2778a53ee894"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) Receive Next Pointer Register  <a href="#a809a65865d651e4f157f2778a53ee894">More...</a><br /></td></tr>
<tr class="separator:a809a65865d651e4f157f2778a53ee894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a370b71c2eb5ef7269d4d414fd01e71a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#a370b71c2eb5ef7269d4d414fd01e71a8">REG_SPI5_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008514U)</td></tr>
<tr class="memdesc:a370b71c2eb5ef7269d4d414fd01e71a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) Receive Next Counter Register  <a href="#a370b71c2eb5ef7269d4d414fd01e71a8">More...</a><br /></td></tr>
<tr class="separator:a370b71c2eb5ef7269d4d414fd01e71a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab144c0ae9cd8c3ee38d5ccf77804e533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#ab144c0ae9cd8c3ee38d5ccf77804e533">REG_SPI5_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008518U)</td></tr>
<tr class="memdesc:ab144c0ae9cd8c3ee38d5ccf77804e533"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) Transmit Next Pointer Register  <a href="#ab144c0ae9cd8c3ee38d5ccf77804e533">More...</a><br /></td></tr>
<tr class="separator:ab144c0ae9cd8c3ee38d5ccf77804e533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04bb1d97e15079bea0923a22d1a638b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#a04bb1d97e15079bea0923a22d1a638b6">REG_SPI5_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000851CU)</td></tr>
<tr class="memdesc:a04bb1d97e15079bea0923a22d1a638b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) Transmit Next Counter Register  <a href="#a04bb1d97e15079bea0923a22d1a638b6">More...</a><br /></td></tr>
<tr class="separator:a04bb1d97e15079bea0923a22d1a638b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65cda425688be98df1c84a666bea24ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#a65cda425688be98df1c84a666bea24ce">REG_SPI5_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008520U)</td></tr>
<tr class="memdesc:a65cda425688be98df1c84a666bea24ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) Transfer Control Register  <a href="#a65cda425688be98df1c84a666bea24ce">More...</a><br /></td></tr>
<tr class="separator:a65cda425688be98df1c84a666bea24ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729dabb2ff8d2dfcb779220e8e2b0ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi5_8h.xhtml#a729dabb2ff8d2dfcb779220e8e2b0ae9">REG_SPI5_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008524U)</td></tr>
<tr class="memdesc:a729dabb2ff8d2dfcb779220e8e2b0ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI5) Transfer Status Register  <a href="#a729dabb2ff8d2dfcb779220e8e2b0ae9">More...</a><br /></td></tr>
<tr class="separator:a729dabb2ff8d2dfcb779220e8e2b0ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a201e50627a560358d257019c96b12db3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201e50627a560358d257019c96b12db3">&sect;&nbsp;</a></span>REG_SPI5_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008448U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) SPI Comparison Register </p>

</div>
</div>
<a id="a665ad6cf1618e8b668d6b3b460bd5259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665ad6cf1618e8b668d6b3b460bd5259">&sect;&nbsp;</a></span>REG_SPI5_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) SPI Control Register </p>

</div>
</div>
<a id="a54a970e6b65475520568936b272c44f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54a970e6b65475520568936b272c44f4">&sect;&nbsp;</a></span>REG_SPI5_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008430U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) SPI Chip Select Register </p>

</div>
</div>
<a id="a13f5f4aca16b48408462b34c257e1a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13f5f4aca16b48408462b34c257e1a62">&sect;&nbsp;</a></span>REG_SPI5_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) SPI Interrupt Disable Register </p>

</div>
</div>
<a id="a6337f47a724ac0d06a47317463947fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6337f47a724ac0d06a47317463947fd9">&sect;&nbsp;</a></span>REG_SPI5_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008414U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) SPI Interrupt Enable Register </p>

</div>
</div>
<a id="a9ca2c1b95e2e1da2f59bd9736e459284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ca2c1b95e2e1da2f59bd9736e459284">&sect;&nbsp;</a></span>REG_SPI5_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000841CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) SPI Interrupt Mask Register </p>

</div>
</div>
<a id="a3d188a5d474d914cc633753564fca480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d188a5d474d914cc633753564fca480">&sect;&nbsp;</a></span>REG_SPI5_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008404U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) SPI Mode Register </p>

</div>
</div>
<a id="a65cda425688be98df1c84a666bea24ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65cda425688be98df1c84a666bea24ce">&sect;&nbsp;</a></span>REG_SPI5_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008520U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) Transfer Control Register </p>

</div>
</div>
<a id="a729dabb2ff8d2dfcb779220e8e2b0ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a729dabb2ff8d2dfcb779220e8e2b0ae9">&sect;&nbsp;</a></span>REG_SPI5_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008524U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) Transfer Status Register </p>

</div>
</div>
<a id="aef72dcc04b3e3690ac58812811a8c52b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef72dcc04b3e3690ac58812811a8c52b">&sect;&nbsp;</a></span>REG_SPI5_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008504U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) Receive Counter Register </p>

</div>
</div>
<a id="a8071f1d9b919bb647d65032c612cff62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8071f1d9b919bb647d65032c612cff62">&sect;&nbsp;</a></span>REG_SPI5_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_RDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008408U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) SPI Receive Data Register </p>

</div>
</div>
<a id="a370b71c2eb5ef7269d4d414fd01e71a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a370b71c2eb5ef7269d4d414fd01e71a8">&sect;&nbsp;</a></span>REG_SPI5_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008514U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) Receive Next Counter Register </p>

</div>
</div>
<a id="a809a65865d651e4f157f2778a53ee894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a809a65865d651e4f157f2778a53ee894">&sect;&nbsp;</a></span>REG_SPI5_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008510U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) Receive Next Pointer Register </p>

</div>
</div>
<a id="ac35142b4e9980604870a3c1baf276ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35142b4e9980604870a3c1baf276ad3">&sect;&nbsp;</a></span>REG_SPI5_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008500U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) Receive Pointer Register </p>

</div>
</div>
<a id="ac506e14f9883cd8d1d7519ab4b2dddda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac506e14f9883cd8d1d7519ab4b2dddda">&sect;&nbsp;</a></span>REG_SPI5_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008410U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) SPI Status Register </p>

</div>
</div>
<a id="a20df24e3c4321b3aabdec645cf0296e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20df24e3c4321b3aabdec645cf0296e9">&sect;&nbsp;</a></span>REG_SPI5_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000850CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) Transmit Counter Register </p>

</div>
</div>
<a id="a687318f398e6dea8461039b9a326579c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a687318f398e6dea8461039b9a326579c">&sect;&nbsp;</a></span>REG_SPI5_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_TDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000840CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) SPI Transmit Data Register </p>

</div>
</div>
<a id="a04bb1d97e15079bea0923a22d1a638b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04bb1d97e15079bea0923a22d1a638b6">&sect;&nbsp;</a></span>REG_SPI5_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000851CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) Transmit Next Counter Register </p>

</div>
</div>
<a id="ab144c0ae9cd8c3ee38d5ccf77804e533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab144c0ae9cd8c3ee38d5ccf77804e533">&sect;&nbsp;</a></span>REG_SPI5_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008518U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) Transmit Next Pointer Register </p>

</div>
</div>
<a id="af7256ccd6ba420dc26ae576fd4b1e23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7256ccd6ba420dc26ae576fd4b1e23d">&sect;&nbsp;</a></span>REG_SPI5_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008508U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) Transmit Pointer Register </p>

</div>
</div>
<a id="aca1b1de58e7e781fc0fbdd2cbcf230c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca1b1de58e7e781fc0fbdd2cbcf230c3">&sect;&nbsp;</a></span>REG_SPI5_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400084E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) SPI Write Protection Mode Register </p>

</div>
</div>
<a id="ae8a50784ce27bba5fb01a9492f212ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8a50784ce27bba5fb01a9492f212ba4">&sect;&nbsp;</a></span>REG_SPI5_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI5_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400084E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI5) SPI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
