#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun  3 14:57:41 2020
# Process ID: 7220
# Current directory: C:/eFPGA/7_6_VERDER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14380 C:\eFPGA\7_6_VERDER\7_6_VERDER.xpr
# Log file: C:/eFPGA/7_6_VERDER/vivado.log
# Journal file: C:/eFPGA/7_6_VERDER\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/7_6_VERDER/7_6_VERDER.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 923.648 ; gain = 172.992
update_compile_order -fileset sources_1
open_bd_design {C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design_1> from BD file <C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1302.117 ; gain = 40.805
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {pl_led_g ( pl_led_g ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO2]
INFO: [board_rule 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE pl_led_g [get_bd_cells /axi_gpio_1]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 pl_led_g_0
INFO: [board_rule 100-100] connect_bd_intf_net /pl_led_g_0 /axi_gpio_1/GPIO2
set_property name gpio_rtl [get_bd_intf_ports pl_led_g_0]
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1364.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.392 . Memory (MB): peak = 2034.363 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.392 . Memory (MB): peak = 2034.363 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2034.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2214.559 ; gain = 912.441
open_bd_design {C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/design_1.bd}
reset_run design_1_axi_gpio_1_1_synth_1
reset_run synth_1
save_bd_design
Wrote  : <C:\eFPGA\7_6_VERDER\7_6_VERDER.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -jobs 24
WARNING: [BD 41-1771] Block interface /axi_gpio_1/GPIO2 has associated board param 'GPIO2_BOARD_INTERFACE', which is set to board part interface 'pl_led_g'. This interface is connected to an external interface /gpio_rtl, whose name 'gpio_rtl' does not match with the board interface name 'pl_led_g'.
This is a visual-only issue - this interface /axi_gpio_1/GPIO2 will be connected to board interface 'pl_led_g'. If desired, please change the name of this port /gpio_rtl manually.
CRITICAL WARNING: [BD 41-1077] Two separate IP interfaces "/axi_gpio_1/GPIO2" and "/axi_gpio_0" should not be associated to common board_part interface "pl_led_g".
Wrote  : <C:\eFPGA\7_6_VERDER\7_6_VERDER.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c6cafbd915f3e03f; cache size = 3.388 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Jun  3 15:14:36 2020] Launched design_1_axi_gpio_1_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_gpio_1_1_synth_1: C:/eFPGA/7_6_VERDER/7_6_VERDER.runs/design_1_axi_gpio_1_1_synth_1/runme.log
synth_1: C:/eFPGA/7_6_VERDER/7_6_VERDER.runs/synth_1/runme.log
[Wed Jun  3 15:14:36 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/7_6_VERDER/7_6_VERDER.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2255.195 ; gain = 11.949
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO2] [get_bd_intf_ports gpio_rtl]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {pl_led_g ( pl_led_g ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO2]
INFO: [board_rule 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE pl_led_g [get_bd_cells /axi_gpio_1]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 pl_led_g_0
INFO: [board_rule 100-100] connect_bd_intf_net /pl_led_g_0 /axi_gpio_1/GPIO2
save_bd_design
Wrote  : <C:\eFPGA\7_6_VERDER\7_6_VERDER.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property name gpio_rtl [get_bd_intf_ports pl_led_g_0]
open_bd_design {C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
Wrote  : <C:\eFPGA\7_6_VERDER\7_6_VERDER.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 24
WARNING: [BD 41-1771] Block interface /axi_gpio_1/GPIO2 has associated board param 'GPIO2_BOARD_INTERFACE', which is set to board part interface 'pl_led_g'. This interface is connected to an external interface /gpio_rtl, whose name 'gpio_rtl' does not match with the board interface name 'pl_led_g'.
This is a visual-only issue - this interface /axi_gpio_1/GPIO2 will be connected to board interface 'pl_led_g'. If desired, please change the name of this port /gpio_rtl manually.
CRITICAL WARNING: [BD 41-1077] Two separate IP interfaces "/axi_gpio_1/GPIO2" and "/axi_gpio_0" should not be associated to common board_part interface "pl_led_g".
Wrote  : <C:\eFPGA\7_6_VERDER\7_6_VERDER.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c6cafbd915f3e03f; cache size = 3.645 MB.
[Wed Jun  3 15:16:54 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/7_6_VERDER/7_6_VERDER.runs/synth_1/runme.log
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO2] [get_bd_intf_ports gpio_rtl]
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {0} CONFIG.GPIO_BOARD_INTERFACE {Custom} CONFIG.GPIO2_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_1]
endgroup
reset_run design_1_axi_gpio_1_1_synth_1
reset_run synth_1
save_bd_design
Wrote  : <C:\eFPGA\7_6_VERDER\7_6_VERDER.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -jobs 24
Wrote  : <C:\eFPGA\7_6_VERDER\7_6_VERDER.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c6cafbd915f3e03f; cache size = 3.645 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Jun  3 15:19:13 2020] Launched design_1_axi_gpio_1_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_gpio_1_1_synth_1: C:/eFPGA/7_6_VERDER/7_6_VERDER.runs/design_1_axi_gpio_1_1_synth_1/runme.log
synth_1: C:/eFPGA/7_6_VERDER/7_6_VERDER.runs/synth_1/runme.log
[Wed Jun  3 15:19:13 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/7_6_VERDER/7_6_VERDER.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2320.656 ; gain = 0.141
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2321.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.347 . Memory (MB): peak = 2321.508 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.347 . Memory (MB): peak = 2321.508 ; gain = 0.000
