$date
	Sun Oct 23 00:07:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#414923
b10001 !
1"
#414926
b10001 &
b10001 %
1$
#414927
0"
#414930
b110100 &
b110100 %
#414934
b11010 &
b11010 %
#414938
b1101 &
b1101 %
#414942
b101000 &
b101000 %
#414946
b10100 &
b10100 %
#414950
b1010 &
b1010 %
#414954
b101 &
b101 %
#414958
b10000 &
b10000 %
#414962
b1000 &
b1000 %
#414966
b100 &
b100 %
#414970
b10 &
b10 %
#414974
b1 &
1#
b1 %
#414978
b0 &
b0 %
0#
0$
#1388206
b11101 &
b11101 %
1$
b11101 !
1"
#1388207
0"
#1388210
b1011000 &
b1011000 %
#1388214
b101100 &
b101100 %
#1388218
b10110 &
b10110 %
#1388222
b1011 &
b1011 %
#1388226
b100010 &
b100010 %
#1388230
b10001 &
b10001 %
#1388234
b110100 &
b110100 %
#1388238
b11010 &
b11010 %
#1388242
b1101 &
b1101 %
#1388246
b101000 &
b101000 %
#1388250
b10100 &
b10100 %
#1388254
b1010 &
b1010 %
#1388258
b101 &
b101 %
#1388262
b10000 &
b10000 %
#1388266
b1000 &
b1000 %
#1388270
b100 &
b100 %
#1388274
b10 &
b10 %
#1388278
b1 &
1#
b1 %
#1388282
b0 &
b0 %
0#
0$
#2353322
b1 &
b1 %
1$
b1 !
1"
#2353323
0"
#2353326
1#
#2353330
b0 &
b0 %
0#
0$
#4500012
