<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>beamformer_top</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.380</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>5133</Best-caseLatency>
            <Average-caseLatency>5133</Average-caseLatency>
            <Worst-caseLatency>5133</Worst-caseLatency>
            <Best-caseRealTimeLatency>17.093 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>17.093 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>17.093 us</Worst-caseRealTimeLatency>
            <Interval-min>5134</Interval-min>
            <Interval-max>5134</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>beamformer.cpp:89</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8</BRAM_18K>
            <DSP>16</DSP>
            <FF>1622</FF>
            <LUT>2168</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>beamformer_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>beamformer_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>beamformer_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>beamformer_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>beamformer_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>beamformer_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_0_TDATA</name>
            <Object>in_stream_0_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_0_TVALID</name>
            <Object>in_stream_0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_0_TREADY</name>
            <Object>in_stream_0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_0_TLAST</name>
            <Object>in_stream_0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_0_TKEEP</name>
            <Object>in_stream_0_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_0_TSTRB</name>
            <Object>in_stream_0_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_1_TDATA</name>
            <Object>in_stream_1_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_1_TVALID</name>
            <Object>in_stream_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_1_TREADY</name>
            <Object>in_stream_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_1_TLAST</name>
            <Object>in_stream_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_1_TKEEP</name>
            <Object>in_stream_1_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_1_TSTRB</name>
            <Object>in_stream_1_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_0_TDATA</name>
            <Object>out_stream_0_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_0_TVALID</name>
            <Object>out_stream_0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_0_TREADY</name>
            <Object>out_stream_0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_0_TLAST</name>
            <Object>out_stream_0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_0_TKEEP</name>
            <Object>out_stream_0_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_0_TSTRB</name>
            <Object>out_stream_0_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_1_TDATA</name>
            <Object>out_stream_1_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_1_TVALID</name>
            <Object>out_stream_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_1_TREADY</name>
            <Object>out_stream_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_1_TLAST</name>
            <Object>out_stream_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_1_TKEEP</name>
            <Object>out_stream_1_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_1_TSTRB</name>
            <Object>out_stream_1_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight_stream_TDATA</name>
            <Object>weight_stream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight_stream_TVALID</name>
            <Object>weight_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight_stream_TREADY</name>
            <Object>weight_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight_stream_TLAST</name>
            <Object>weight_stream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight_stream_TKEEP</name>
            <Object>weight_stream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight_stream_TSTRB</name>
            <Object>weight_stream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>beamformer_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_beamformer_top_Pipeline_weight_load_fu_116</InstName>
                    <ModuleName>beamformer_top_Pipeline_weight_load</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>116</ID>
                    <BindInstances>icmp_ln121_fu_210_p2 idx_2_fu_216_p2 icmp_ln128_fu_244_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_beamformer_top_Pipeline_subcarrier_loop_fu_136</InstName>
                    <ModuleName>beamformer_top_Pipeline_subcarrier_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>136</ID>
                    <BindInstances>icmp_ln137_fu_298_p2 add_ln137_fu_304_p2 mul_16s_16s_32_1_1_U13 icmp_ln74_fu_730_p2 add_ln74_fu_735_p2 select_ln74_fu_740_p3 ref_tmp_i_i321_i_0_fu_747_p3 mul_16s_16s_32_1_1_U14 icmp_ln74_1_fu_761_p2 add_ln74_1_fu_766_p2 select_ln74_1_fu_771_p3 ref_tmp_i_i214_i_0_fu_778_p3 mul_16s_16s_32_1_1_U15 icmp_ln75_fu_792_p2 add_ln75_fu_797_p2 select_ln75_fu_802_p3 ref_tmp_i_i84_i_0_fu_809_p3 mul_16s_16s_32_1_1_U16 icmp_ln75_1_fu_823_p2 add_ln75_1_fu_828_p2 select_ln75_1_fu_833_p3 ref_tmp_i_i_i_0_fu_840_p3 mul_16s_16s_32_1_1_U17 icmp_ln74_2_fu_854_p2 add_ln74_2_fu_859_p2 select_ln74_2_fu_864_p3 ref_tmp_i_i321_i_0_1558_fu_871_p3 mul_16s_16s_32_1_1_U18 icmp_ln74_3_fu_885_p2 add_ln74_3_fu_890_p2 select_ln74_3_fu_895_p3 ref_tmp_i_i214_i_0_1579_fu_902_p3 add_ln74_5_fu_909_p2 mul_16s_16s_32_1_1_U19 icmp_ln75_2_fu_922_p2 add_ln75_2_fu_927_p2 select_ln75_2_fu_932_p3 ref_tmp_i_i84_i_0_1601_fu_939_p3 mul_16s_16s_32_1_1_U20 icmp_ln75_3_fu_953_p2 add_ln75_3_fu_958_p2 select_ln75_3_fu_963_p3 ref_tmp_i_i_i_0_1622_fu_970_p3 sub_ln75_fu_977_p2 mul_16s_16s_32_1_1_U21 icmp_ln74_4_fu_990_p2 add_ln74_7_fu_995_p2 select_ln74_4_fu_1000_p3 ref_tmp_i_i321_i_0_1_fu_1007_p3 mul_16s_16s_32_1_1_U22 icmp_ln74_5_fu_1021_p2 add_ln74_8_fu_1026_p2 select_ln74_5_fu_1031_p3 ref_tmp_i_i214_i_0_1_fu_1038_p3 mul_16s_16s_32_1_1_U23 icmp_ln75_4_fu_1052_p2 add_ln75_5_fu_1057_p2 select_ln75_4_fu_1062_p3 ref_tmp_i_i84_i_0_1_fu_1069_p3 mul_16s_16s_32_1_1_U24 icmp_ln75_5_fu_1083_p2 add_ln75_6_fu_1088_p2 select_ln75_5_fu_1093_p3 ref_tmp_i_i_i_0_1_fu_1100_p3 mul_16s_16s_32_1_1_U25 icmp_ln74_6_fu_1114_p2 add_ln74_9_fu_1119_p2 select_ln74_6_fu_1124_p3 ref_tmp_i_i321_i_0_1_1_fu_1131_p3 mul_16s_16s_32_1_1_U26 icmp_ln74_7_fu_1145_p2 add_ln74_10_fu_1150_p2 select_ln74_7_fu_1155_p3 ref_tmp_i_i214_i_0_1_1_fu_1162_p3 add_ln74_12_fu_1169_p2 mul_16s_16s_32_1_1_U27 icmp_ln75_6_fu_1182_p2 add_ln75_7_fu_1187_p2 select_ln75_6_fu_1192_p3 ref_tmp_i_i84_i_0_1_1_fu_1199_p3 mul_16s_16s_32_1_1_U28 icmp_ln75_7_fu_1213_p2 add_ln75_8_fu_1218_p2 select_ln75_7_fu_1223_p3 ref_tmp_i_i_i_0_1_1_fu_1230_p3 sub_ln75_2_fu_1237_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>weights_re_U weights_re_1_U weights_re_2_U weights_re_3_U weights_im_U weights_im_1_U weights_im_2_U weights_im_3_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>beamformer_top_Pipeline_weight_load</Name>
            <Loops>
                <weight_load/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.674</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.646 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.646 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.646 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <weight_load>
                        <Name>weight_load</Name>
                        <Slack>2.43</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>13.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </weight_load>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>beamformer.cpp:121</SourceLocation>
                    <SummaryOfLoopViolations>
                        <weight_load>
                            <Name>weight_load</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>beamformer.cpp:121</SourceLocation>
                        </weight_load>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>60</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="weight_load" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln121_fu_210_p2" SOURCE="beamformer.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="weight_load" OPTYPE="add" PRAGMA="" RTLNAME="idx_2_fu_216_p2" SOURCE="beamformer.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="idx_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="weight_load" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln128_fu_244_p2" SOURCE="beamformer.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln128" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>beamformer_top_Pipeline_subcarrier_loop</Name>
            <Loops>
                <subcarrier_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.380</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1029</Best-caseLatency>
                    <Average-caseLatency>1029</Average-caseLatency>
                    <Worst-caseLatency>1029</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.427 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.427 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.427 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <subcarrier_loop>
                        <Name>subcarrier_loop</Name>
                        <Slack>2.43</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1027</Latency>
                        <AbsoluteTimeLatency>3.420 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </subcarrier_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>beamformer.cpp:137</SourceLocation>
                    <SummaryOfLoopViolations>
                        <subcarrier_loop>
                            <Name>subcarrier_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>beamformer.cpp:137</SourceLocation>
                        </subcarrier_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1553</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1695</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln137_fu_298_p2" SOURCE="beamformer.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_304_p2" SOURCE="beamformer.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U13" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln74_fu_730_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_735_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_fu_740_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i321_i_0_fu_747_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i321_i_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U14" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln74_1_fu_761_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_1_fu_766_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_1_fu_771_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln74_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i214_i_0_fu_778_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i214_i_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U15" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln75_fu_792_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_797_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_fu_802_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i84_i_0_fu_809_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i84_i_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U16" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln75_1_fu_823_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_828_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_1_fu_833_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_i_0_fu_840_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i_i_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U17" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln74_2_fu_854_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_2_fu_859_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_2_fu_864_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln74_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i321_i_0_1558_fu_871_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i321_i_0_1558" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U18" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln74_3_fu_885_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_3_fu_890_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_3_fu_895_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln74_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i214_i_0_1579_fu_902_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i214_i_0_1579" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_5_fu_909_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U19" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln75_2_fu_922_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_927_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_2_fu_932_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i84_i_0_1601_fu_939_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i84_i_0_1601" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U20" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln75_3_fu_953_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_3_fu_958_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_3_fu_963_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_i_0_1622_fu_970_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i_i_0_1622" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_fu_977_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U21" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln74_4_fu_990_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_7_fu_995_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_4_fu_1000_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln74_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i321_i_0_1_fu_1007_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i321_i_0_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U22" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln74_5_fu_1021_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_8_fu_1026_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_5_fu_1031_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln74_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i214_i_0_1_fu_1038_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i214_i_0_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U23" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln75_4_fu_1052_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_5_fu_1057_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_4_fu_1062_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i84_i_0_1_fu_1069_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i84_i_0_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U24" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln75_5_fu_1083_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_6_fu_1088_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_5_fu_1093_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_i_0_1_fu_1100_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i_i_0_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U25" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln74_6_fu_1114_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_9_fu_1119_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_6_fu_1124_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln74_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i321_i_0_1_1_fu_1131_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i321_i_0_1_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U26" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln74_7_fu_1145_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_10_fu_1150_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_7_fu_1155_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln74_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i214_i_0_1_1_fu_1162_p3" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i214_i_0_1_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_12_fu_1169_p2" SOURCE="beamformer.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U27" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln75_6_fu_1182_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_7_fu_1187_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_6_fu_1192_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i84_i_0_1_1_fu_1199_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i84_i_0_1_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U28" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln75_7_fu_1213_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_8_fu_1218_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_7_fu_1223_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_i_0_1_1_fu_1230_p3" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i_i_0_1_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subcarrier_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_2_fu_1237_p2" SOURCE="beamformer.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln75_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>beamformer_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.380</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5133</Best-caseLatency>
                    <Average-caseLatency>5133</Average-caseLatency>
                    <Worst-caseLatency>5133</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.093 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.093 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.093 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5134</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>beamformer.cpp:89</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1622</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2168</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_re_U" SOURCE="beamformer.cpp:106" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weights_re" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_re_1_U" SOURCE="beamformer.cpp:106" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weights_re_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_re_2_U" SOURCE="beamformer.cpp:106" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weights_re_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_re_3_U" SOURCE="beamformer.cpp:106" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weights_re_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_im_U" SOURCE="beamformer.cpp:106" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weights_im" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_im_1_U" SOURCE="beamformer.cpp:106" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weights_im_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_im_2_U" SOURCE="beamformer.cpp:106" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weights_im_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weights_im_3_U" SOURCE="beamformer.cpp:106" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="weights_im_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="/home/samarth/Desktop/6g_ai_ran/beamforming"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in_stream" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 0, 0, 0, '8', false&gt;, 0&gt;*" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="in_stream_0" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="in_stream_1" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_stream" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 0, 0, 0, '8', false&gt;, 0&gt;*" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="out_stream_0" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="out_stream_1" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weight_stream" index="2" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="weight_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">in_stream_0:in_stream_1:out_stream_0:out_stream_1:weight_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_stream_0" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="32" portPrefix="in_stream_0_">
            <ports>
                <port>in_stream_0_TDATA</port>
                <port>in_stream_0_TKEEP</port>
                <port>in_stream_0_TLAST</port>
                <port>in_stream_0_TREADY</port>
                <port>in_stream_0_TSTRB</port>
                <port>in_stream_0_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="in_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_stream_1" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="32" portPrefix="in_stream_1_">
            <ports>
                <port>in_stream_1_TDATA</port>
                <port>in_stream_1_TKEEP</port>
                <port>in_stream_1_TLAST</port>
                <port>in_stream_1_TREADY</port>
                <port>in_stream_1_TSTRB</port>
                <port>in_stream_1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="in_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_stream_0" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="32" portPrefix="out_stream_0_">
            <ports>
                <port>out_stream_0_TDATA</port>
                <port>out_stream_0_TKEEP</port>
                <port>out_stream_0_TLAST</port>
                <port>out_stream_0_TREADY</port>
                <port>out_stream_0_TSTRB</port>
                <port>out_stream_0_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="out_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_stream_1" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="32" portPrefix="out_stream_1_">
            <ports>
                <port>out_stream_1_TDATA</port>
                <port>out_stream_1_TKEEP</port>
                <port>out_stream_1_TLAST</port>
                <port>out_stream_1_TREADY</port>
                <port>out_stream_1_TSTRB</port>
                <port>out_stream_1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="out_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight_stream" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="32" portPrefix="weight_stream_">
            <ports>
                <port>weight_stream_TDATA</port>
                <port>weight_stream_TKEEP</port>
                <port>weight_stream_TLAST</port>
                <port>weight_stream_TREADY</port>
                <port>weight_stream_TSTRB</port>
                <port>weight_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="weight_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="9">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="in_stream_0">in, both, 32, 4, 1, 1, 4, 1</column>
                    <column name="in_stream_1">in, both, 32, 4, 1, 1, 4, 1</column>
                    <column name="out_stream_0">out, both, 32, 4, 1, 1, 4, 1</column>
                    <column name="out_stream_1">out, both, 32, 4, 1, 1, 4, 1</column>
                    <column name="weight_stream">in, both, 32, 4, 1, 1, 4, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_stream">in, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 0 0 0 '8' false&gt; 0&gt;*</column>
                    <column name="out_stream">out, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 0 0 0 '8' false&gt; 0&gt;*</column>
                    <column name="weight_stream">in, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in_stream">in_stream_0, interface</column>
                    <column name="in_stream">in_stream_1, interface</column>
                    <column name="out_stream">out_stream_0, interface</column>
                    <column name="out_stream">out_stream_1, interface</column>
                    <column name="weight_stream">weight_stream, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="beamformer.cpp:73" status="valid" parentFunction="cmac" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="beamformer.cpp:95" status="valid" parentFunction="beamformer_top" variable="in_stream" isDirective="0" options="axis port=in_stream"/>
        <Pragma type="interface" location="beamformer.cpp:96" status="valid" parentFunction="beamformer_top" variable="out_stream" isDirective="0" options="axis port=out_stream"/>
        <Pragma type="interface" location="beamformer.cpp:97" status="valid" parentFunction="beamformer_top" variable="weight_stream" isDirective="0" options="axis port=weight_stream"/>
        <Pragma type="interface" location="beamformer.cpp:98" status="valid" parentFunction="beamformer_top" variable="return" isDirective="0" options="ap_ctrl_hs port=return"/>
        <Pragma type="disaggregate" location="beamformer.cpp:99" status="valid" parentFunction="beamformer_top" variable="in_stream" isDirective="0" options="variable=in_stream"/>
        <Pragma type="disaggregate" location="beamformer.cpp:100" status="valid" parentFunction="beamformer_top" variable="out_stream" isDirective="0" options="variable=out_stream"/>
        <Pragma type="array_partition" location="beamformer.cpp:107" status="valid" parentFunction="beamformer_top" variable="weights_re" isDirective="0" options="variable=weights_re complete dim=1"/>
        <Pragma type="array_partition" location="beamformer.cpp:108" status="valid" parentFunction="beamformer_top" variable="weights_re" isDirective="0" options="variable=weights_re complete dim=2"/>
        <Pragma type="array_partition" location="beamformer.cpp:109" status="valid" parentFunction="beamformer_top" variable="weights_im" isDirective="0" options="variable=weights_im complete dim=1"/>
        <Pragma type="array_partition" location="beamformer.cpp:110" status="valid" parentFunction="beamformer_top" variable="weights_im" isDirective="0" options="variable=weights_im complete dim=2"/>
        <Pragma type="pipeline" location="beamformer.cpp:122" status="valid" parentFunction="beamformer_top" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="beamformer.cpp:139" status="valid" parentFunction="beamformer_top" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="beamformer.cpp:149" status="valid" parentFunction="beamformer_top" variable="x_re" isDirective="0" options="variable=x_re complete"/>
        <Pragma type="array_partition" location="beamformer.cpp:150" status="valid" parentFunction="beamformer_top" variable="x_im" isDirective="0" options="variable=x_im complete"/>
        <Pragma type="unroll" location="beamformer.cpp:155" status="valid" parentFunction="beamformer_top" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="beamformer.cpp:168" status="valid" parentFunction="beamformer_top" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="beamformer.cpp:174" status="valid" parentFunction="beamformer_top" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

