K. Parker, “The impact of boundary scan on board test,” IEEE Design and Test of Computers, August, 1989.
W. Peterson and Weldon, E., Error-Correcting Codes, Boston: The MIT Press, 1972.
M. Weyerer and Goldemund, G., Testability of Electronic Circuits, Englewood Cliffs, N.J.: Prentice-Hall, 1992.
G. Zobrist, Ed., VLSI Fault Modeling and Testing Technologies, New York: Ablex Publishing Company, 1993.