
led_duoi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c98  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08003da8  08003da8  00013da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e3c  08003e3c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08003e3c  08003e3c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003e3c  08003e3c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e3c  08003e3c  00013e3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003e40  08003e40  00013e40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003e44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001970  20000010  08003e54  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001980  08003e54  00021980  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c25c  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000232a  00000000  00000000  0002c2d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b30  00000000  00000000  0002e608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000871  00000000  00000000  0002f138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001f1a  00000000  00000000  0002f9a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cb85  00000000  00000000  000318c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008821c  00000000  00000000  0003e448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002c8c  00000000  00000000  000c6664  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  000c92f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08003d90 	.word	0x08003d90

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08003d90 	.word	0x08003d90

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000154:	f000 fa0e 	bl	8000574 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000158:	f000 f82e 	bl	80001b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015c:	f000 f872 	bl	8000244 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000160:	f001 f906 	bl	8001370 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of task_1 */
  task_1Handle = osThreadNew(task_1_function, NULL, &task_1_attributes);
 8000164:	4a0d      	ldr	r2, [pc, #52]	; (800019c <main+0x4c>)
 8000166:	2100      	movs	r1, #0
 8000168:	480d      	ldr	r0, [pc, #52]	; (80001a0 <main+0x50>)
 800016a:	f001 f967 	bl	800143c <osThreadNew>
 800016e:	4603      	mov	r3, r0
 8000170:	4a0c      	ldr	r2, [pc, #48]	; (80001a4 <main+0x54>)
 8000172:	6013      	str	r3, [r2, #0]

  /* creation of task_2 */
  task_2Handle = osThreadNew(task_2_function, NULL, &task_2_attributes);
 8000174:	4a0c      	ldr	r2, [pc, #48]	; (80001a8 <main+0x58>)
 8000176:	2100      	movs	r1, #0
 8000178:	480c      	ldr	r0, [pc, #48]	; (80001ac <main+0x5c>)
 800017a:	f001 f95f 	bl	800143c <osThreadNew>
 800017e:	4603      	mov	r3, r0
 8000180:	4a0b      	ldr	r2, [pc, #44]	; (80001b0 <main+0x60>)
 8000182:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000184:	f001 f926 	bl	80013d4 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 8000188:	2101      	movs	r1, #1
 800018a:	480a      	ldr	r0, [pc, #40]	; (80001b4 <main+0x64>)
 800018c:	f000 fcf8 	bl	8000b80 <HAL_GPIO_TogglePin>
	HAL_Delay(500);
 8000190:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000194:	f000 fa50 	bl	8000638 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 8000198:	e7f6      	b.n	8000188 <main+0x38>
 800019a:	bf00      	nop
 800019c:	08003dd0 	.word	0x08003dd0
 80001a0:	080002c1 	.word	0x080002c1
 80001a4:	2000002c 	.word	0x2000002c
 80001a8:	08003df4 	.word	0x08003df4
 80001ac:	08000455 	.word	0x08000455
 80001b0:	20000030 	.word	0x20000030
 80001b4:	40010800 	.word	0x40010800

080001b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	b090      	sub	sp, #64	; 0x40
 80001bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001be:	f107 0318 	add.w	r3, r7, #24
 80001c2:	2228      	movs	r2, #40	; 0x28
 80001c4:	2100      	movs	r1, #0
 80001c6:	4618      	mov	r0, r3
 80001c8:	f003 fda8 	bl	8003d1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001cc:	1d3b      	adds	r3, r7, #4
 80001ce:	2200      	movs	r2, #0
 80001d0:	601a      	str	r2, [r3, #0]
 80001d2:	605a      	str	r2, [r3, #4]
 80001d4:	609a      	str	r2, [r3, #8]
 80001d6:	60da      	str	r2, [r3, #12]
 80001d8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001da:	2301      	movs	r3, #1
 80001dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001e4:	2300      	movs	r3, #0
 80001e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001e8:	2301      	movs	r3, #1
 80001ea:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001ec:	2302      	movs	r3, #2
 80001ee:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001f4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001f6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001fc:	f107 0318 	add.w	r3, r7, #24
 8000200:	4618      	mov	r0, r3
 8000202:	f000 fcd7 	bl	8000bb4 <HAL_RCC_OscConfig>
 8000206:	4603      	mov	r3, r0
 8000208:	2b00      	cmp	r3, #0
 800020a:	d001      	beq.n	8000210 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800020c:	f000 f927 	bl	800045e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000210:	230f      	movs	r3, #15
 8000212:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000214:	2302      	movs	r3, #2
 8000216:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000218:	2300      	movs	r3, #0
 800021a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800021c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000220:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000222:	2300      	movs	r3, #0
 8000224:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	2102      	movs	r1, #2
 800022a:	4618      	mov	r0, r3
 800022c:	f000 ff44 	bl	80010b8 <HAL_RCC_ClockConfig>
 8000230:	4603      	mov	r3, r0
 8000232:	2b00      	cmp	r3, #0
 8000234:	d001      	beq.n	800023a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000236:	f000 f912 	bl	800045e <Error_Handler>
  }
}
 800023a:	bf00      	nop
 800023c:	3740      	adds	r7, #64	; 0x40
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
	...

08000244 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b086      	sub	sp, #24
 8000248:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800024a:	f107 0308 	add.w	r3, r7, #8
 800024e:	2200      	movs	r2, #0
 8000250:	601a      	str	r2, [r3, #0]
 8000252:	605a      	str	r2, [r3, #4]
 8000254:	609a      	str	r2, [r3, #8]
 8000256:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000258:	4b17      	ldr	r3, [pc, #92]	; (80002b8 <MX_GPIO_Init+0x74>)
 800025a:	699b      	ldr	r3, [r3, #24]
 800025c:	4a16      	ldr	r2, [pc, #88]	; (80002b8 <MX_GPIO_Init+0x74>)
 800025e:	f043 0320 	orr.w	r3, r3, #32
 8000262:	6193      	str	r3, [r2, #24]
 8000264:	4b14      	ldr	r3, [pc, #80]	; (80002b8 <MX_GPIO_Init+0x74>)
 8000266:	699b      	ldr	r3, [r3, #24]
 8000268:	f003 0320 	and.w	r3, r3, #32
 800026c:	607b      	str	r3, [r7, #4]
 800026e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000270:	4b11      	ldr	r3, [pc, #68]	; (80002b8 <MX_GPIO_Init+0x74>)
 8000272:	699b      	ldr	r3, [r3, #24]
 8000274:	4a10      	ldr	r2, [pc, #64]	; (80002b8 <MX_GPIO_Init+0x74>)
 8000276:	f043 0304 	orr.w	r3, r3, #4
 800027a:	6193      	str	r3, [r2, #24]
 800027c:	4b0e      	ldr	r3, [pc, #56]	; (80002b8 <MX_GPIO_Init+0x74>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	f003 0304 	and.w	r3, r3, #4
 8000284:	603b      	str	r3, [r7, #0]
 8000286:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000288:	2200      	movs	r2, #0
 800028a:	21ff      	movs	r1, #255	; 0xff
 800028c:	480b      	ldr	r0, [pc, #44]	; (80002bc <MX_GPIO_Init+0x78>)
 800028e:	f000 fc5f 	bl	8000b50 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000292:	23ff      	movs	r3, #255	; 0xff
 8000294:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000296:	2301      	movs	r3, #1
 8000298:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800029a:	2300      	movs	r3, #0
 800029c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800029e:	2302      	movs	r3, #2
 80002a0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002a2:	f107 0308 	add.w	r3, r7, #8
 80002a6:	4619      	mov	r1, r3
 80002a8:	4804      	ldr	r0, [pc, #16]	; (80002bc <MX_GPIO_Init+0x78>)
 80002aa:	f000 facd 	bl	8000848 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80002ae:	bf00      	nop
 80002b0:	3718      	adds	r7, #24
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	40021000 	.word	0x40021000
 80002bc:	40010800 	.word	0x40010800

080002c0 <task_1_function>:
  * @retval None
  */
/* USER CODE END Header_task_1_function */

void task_1_function(void *argument)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b086      	sub	sp, #24
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	for(;;)
		  {
			  for (int i = 0; i < 8; i++) {
 80002c8:	2300      	movs	r3, #0
 80002ca:	617b      	str	r3, [r7, #20]
 80002cc:	e0b2      	b.n	8000434 <task_1_function+0x174>
		      if(i==0)
 80002ce:	697b      	ldr	r3, [r7, #20]
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d117      	bne.n	8000304 <task_1_function+0x44>
		      {
		         HAL_GPIO_WritePin(GPIOA, 0x01 << i, 1);
 80002d4:	2201      	movs	r2, #1
 80002d6:	697b      	ldr	r3, [r7, #20]
 80002d8:	fa02 f303 	lsl.w	r3, r2, r3
 80002dc:	b29b      	uxth	r3, r3
 80002de:	2201      	movs	r2, #1
 80002e0:	4619      	mov	r1, r3
 80002e2:	485a      	ldr	r0, [pc, #360]	; (800044c <task_1_function+0x18c>)
 80002e4:	f000 fc34 	bl	8000b50 <HAL_GPIO_WritePin>
		         osDelay(20);
 80002e8:	2014      	movs	r0, #20
 80002ea:	f001 f951 	bl	8001590 <osDelay>
		         HAL_GPIO_WritePin(GPIOA, 0x01 << i , 0);
 80002ee:	2201      	movs	r2, #1
 80002f0:	697b      	ldr	r3, [r7, #20]
 80002f2:	fa02 f303 	lsl.w	r3, r2, r3
 80002f6:	b29b      	uxth	r3, r3
 80002f8:	2200      	movs	r2, #0
 80002fa:	4619      	mov	r1, r3
 80002fc:	4853      	ldr	r0, [pc, #332]	; (800044c <task_1_function+0x18c>)
 80002fe:	f000 fc27 	bl	8000b50 <HAL_GPIO_WritePin>
 8000302:	e094      	b.n	800042e <task_1_function+0x16e>
		      }
		      else if(i == 1)
 8000304:	697b      	ldr	r3, [r7, #20]
 8000306:	2b01      	cmp	r3, #1
 8000308:	d13c      	bne.n	8000384 <task_1_function+0xc4>
		      {
		         for(int j = 0; j<20;j++)
 800030a:	2300      	movs	r3, #0
 800030c:	613b      	str	r3, [r7, #16]
 800030e:	e035      	b.n	800037c <task_1_function+0xbc>
		         {
		            HAL_GPIO_WritePin(GPIOA, 0x01 << i, 1);
 8000310:	2201      	movs	r2, #1
 8000312:	697b      	ldr	r3, [r7, #20]
 8000314:	fa02 f303 	lsl.w	r3, r2, r3
 8000318:	b29b      	uxth	r3, r3
 800031a:	2201      	movs	r2, #1
 800031c:	4619      	mov	r1, r3
 800031e:	484b      	ldr	r0, [pc, #300]	; (800044c <task_1_function+0x18c>)
 8000320:	f000 fc16 	bl	8000b50 <HAL_GPIO_WritePin>
		            osDelay(5);
 8000324:	2005      	movs	r0, #5
 8000326:	f001 f933 	bl	8001590 <osDelay>
		            HAL_GPIO_WritePin(GPIOA, 0x01 << (i-1), 1);
 800032a:	697b      	ldr	r3, [r7, #20]
 800032c:	3b01      	subs	r3, #1
 800032e:	2201      	movs	r2, #1
 8000330:	fa02 f303 	lsl.w	r3, r2, r3
 8000334:	b29b      	uxth	r3, r3
 8000336:	2201      	movs	r2, #1
 8000338:	4619      	mov	r1, r3
 800033a:	4844      	ldr	r0, [pc, #272]	; (800044c <task_1_function+0x18c>)
 800033c:	f000 fc08 	bl	8000b50 <HAL_GPIO_WritePin>
		            osDelay(1);
 8000340:	2001      	movs	r0, #1
 8000342:	f001 f925 	bl	8001590 <osDelay>
		            HAL_GPIO_WritePin(GPIOA, 0x01 << i , 0);
 8000346:	2201      	movs	r2, #1
 8000348:	697b      	ldr	r3, [r7, #20]
 800034a:	fa02 f303 	lsl.w	r3, r2, r3
 800034e:	b29b      	uxth	r3, r3
 8000350:	2200      	movs	r2, #0
 8000352:	4619      	mov	r1, r3
 8000354:	483d      	ldr	r0, [pc, #244]	; (800044c <task_1_function+0x18c>)
 8000356:	f000 fbfb 	bl	8000b50 <HAL_GPIO_WritePin>
		            HAL_GPIO_WritePin(GPIOA, 0x01 << (i-1) , 0);
 800035a:	697b      	ldr	r3, [r7, #20]
 800035c:	3b01      	subs	r3, #1
 800035e:	2201      	movs	r2, #1
 8000360:	fa02 f303 	lsl.w	r3, r2, r3
 8000364:	b29b      	uxth	r3, r3
 8000366:	2200      	movs	r2, #0
 8000368:	4619      	mov	r1, r3
 800036a:	4838      	ldr	r0, [pc, #224]	; (800044c <task_1_function+0x18c>)
 800036c:	f000 fbf0 	bl	8000b50 <HAL_GPIO_WritePin>
		            osDelay(1);
 8000370:	2001      	movs	r0, #1
 8000372:	f001 f90d 	bl	8001590 <osDelay>
		         for(int j = 0; j<20;j++)
 8000376:	693b      	ldr	r3, [r7, #16]
 8000378:	3301      	adds	r3, #1
 800037a:	613b      	str	r3, [r7, #16]
 800037c:	693b      	ldr	r3, [r7, #16]
 800037e:	2b13      	cmp	r3, #19
 8000380:	ddc6      	ble.n	8000310 <task_1_function+0x50>
 8000382:	e054      	b.n	800042e <task_1_function+0x16e>
		         }
		      }
		      else{
		         for(int j = 0; j<20;j++)
 8000384:	2300      	movs	r3, #0
 8000386:	60fb      	str	r3, [r7, #12]
 8000388:	e04e      	b.n	8000428 <task_1_function+0x168>
		         {
		               HAL_GPIO_WritePin(GPIOA, 0x01 << i, 1);
 800038a:	2201      	movs	r2, #1
 800038c:	697b      	ldr	r3, [r7, #20]
 800038e:	fa02 f303 	lsl.w	r3, r2, r3
 8000392:	b29b      	uxth	r3, r3
 8000394:	2201      	movs	r2, #1
 8000396:	4619      	mov	r1, r3
 8000398:	482c      	ldr	r0, [pc, #176]	; (800044c <task_1_function+0x18c>)
 800039a:	f000 fbd9 	bl	8000b50 <HAL_GPIO_WritePin>
		               osDelay(1);
 800039e:	2001      	movs	r0, #1
 80003a0:	f001 f8f6 	bl	8001590 <osDelay>
		               HAL_GPIO_WritePin(GPIOA, 0x01 << (i-1), 1);
 80003a4:	697b      	ldr	r3, [r7, #20]
 80003a6:	3b01      	subs	r3, #1
 80003a8:	2201      	movs	r2, #1
 80003aa:	fa02 f303 	lsl.w	r3, r2, r3
 80003ae:	b29b      	uxth	r3, r3
 80003b0:	2201      	movs	r2, #1
 80003b2:	4619      	mov	r1, r3
 80003b4:	4825      	ldr	r0, [pc, #148]	; (800044c <task_1_function+0x18c>)
 80003b6:	f000 fbcb 	bl	8000b50 <HAL_GPIO_WritePin>
		               osDelay(1);
 80003ba:	2001      	movs	r0, #1
 80003bc:	f001 f8e8 	bl	8001590 <osDelay>
		               HAL_GPIO_WritePin(GPIOA, 0x01 << (i-2), 1);
 80003c0:	697b      	ldr	r3, [r7, #20]
 80003c2:	3b02      	subs	r3, #2
 80003c4:	2201      	movs	r2, #1
 80003c6:	fa02 f303 	lsl.w	r3, r2, r3
 80003ca:	b29b      	uxth	r3, r3
 80003cc:	2201      	movs	r2, #1
 80003ce:	4619      	mov	r1, r3
 80003d0:	481e      	ldr	r0, [pc, #120]	; (800044c <task_1_function+0x18c>)
 80003d2:	f000 fbbd 	bl	8000b50 <HAL_GPIO_WritePin>
		               osDelay(1);
 80003d6:	2001      	movs	r0, #1
 80003d8:	f001 f8da 	bl	8001590 <osDelay>
		               HAL_GPIO_WritePin(GPIOA, 0x01 << i , 0);
 80003dc:	2201      	movs	r2, #1
 80003de:	697b      	ldr	r3, [r7, #20]
 80003e0:	fa02 f303 	lsl.w	r3, r2, r3
 80003e4:	b29b      	uxth	r3, r3
 80003e6:	2200      	movs	r2, #0
 80003e8:	4619      	mov	r1, r3
 80003ea:	4818      	ldr	r0, [pc, #96]	; (800044c <task_1_function+0x18c>)
 80003ec:	f000 fbb0 	bl	8000b50 <HAL_GPIO_WritePin>
		               HAL_GPIO_WritePin(GPIOA, 0x01 << (i-1) , 0);
 80003f0:	697b      	ldr	r3, [r7, #20]
 80003f2:	3b01      	subs	r3, #1
 80003f4:	2201      	movs	r2, #1
 80003f6:	fa02 f303 	lsl.w	r3, r2, r3
 80003fa:	b29b      	uxth	r3, r3
 80003fc:	2200      	movs	r2, #0
 80003fe:	4619      	mov	r1, r3
 8000400:	4812      	ldr	r0, [pc, #72]	; (800044c <task_1_function+0x18c>)
 8000402:	f000 fba5 	bl	8000b50 <HAL_GPIO_WritePin>
		               HAL_GPIO_WritePin(GPIOA, 0x01 << (i-2), 0);
 8000406:	697b      	ldr	r3, [r7, #20]
 8000408:	3b02      	subs	r3, #2
 800040a:	2201      	movs	r2, #1
 800040c:	fa02 f303 	lsl.w	r3, r2, r3
 8000410:	b29b      	uxth	r3, r3
 8000412:	2200      	movs	r2, #0
 8000414:	4619      	mov	r1, r3
 8000416:	480d      	ldr	r0, [pc, #52]	; (800044c <task_1_function+0x18c>)
 8000418:	f000 fb9a 	bl	8000b50 <HAL_GPIO_WritePin>
		               osDelay(2);
 800041c:	2002      	movs	r0, #2
 800041e:	f001 f8b7 	bl	8001590 <osDelay>
		         for(int j = 0; j<20;j++)
 8000422:	68fb      	ldr	r3, [r7, #12]
 8000424:	3301      	adds	r3, #1
 8000426:	60fb      	str	r3, [r7, #12]
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	2b13      	cmp	r3, #19
 800042c:	ddad      	ble.n	800038a <task_1_function+0xca>
			  for (int i = 0; i < 8; i++) {
 800042e:	697b      	ldr	r3, [r7, #20]
 8000430:	3301      	adds	r3, #1
 8000432:	617b      	str	r3, [r7, #20]
 8000434:	697b      	ldr	r3, [r7, #20]
 8000436:	2b07      	cmp	r3, #7
 8000438:	f77f af49 	ble.w	80002ce <task_1_function+0xe>

		         }
		      }
		   }
		   GPIOA->BSRR = GPIO_PIN_All  << 16u;
 800043c:	4b03      	ldr	r3, [pc, #12]	; (800044c <task_1_function+0x18c>)
 800043e:	4a04      	ldr	r2, [pc, #16]	; (8000450 <task_1_function+0x190>)
 8000440:	611a      	str	r2, [r3, #16]
		   osDelay(500);
 8000442:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000446:	f001 f8a3 	bl	8001590 <osDelay>
			  for (int i = 0; i < 8; i++) {
 800044a:	e73d      	b.n	80002c8 <task_1_function+0x8>
 800044c:	40010800 	.word	0x40010800
 8000450:	ffff0000 	.word	0xffff0000

08000454 <task_2_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_2_function */
void task_2_function(void *argument)
{
 8000454:	b480      	push	{r7}
 8000456:	b083      	sub	sp, #12
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_2_function */
  /* Infinite loop */
	while(1){
 800045c:	e7fe      	b.n	800045c <task_2_function+0x8>

0800045e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800045e:	b480      	push	{r7}
 8000460:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000462:	b672      	cpsid	i
}
 8000464:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000466:	e7fe      	b.n	8000466 <Error_Handler+0x8>

08000468 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b084      	sub	sp, #16
 800046c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800046e:	4b18      	ldr	r3, [pc, #96]	; (80004d0 <HAL_MspInit+0x68>)
 8000470:	699b      	ldr	r3, [r3, #24]
 8000472:	4a17      	ldr	r2, [pc, #92]	; (80004d0 <HAL_MspInit+0x68>)
 8000474:	f043 0301 	orr.w	r3, r3, #1
 8000478:	6193      	str	r3, [r2, #24]
 800047a:	4b15      	ldr	r3, [pc, #84]	; (80004d0 <HAL_MspInit+0x68>)
 800047c:	699b      	ldr	r3, [r3, #24]
 800047e:	f003 0301 	and.w	r3, r3, #1
 8000482:	60bb      	str	r3, [r7, #8]
 8000484:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000486:	4b12      	ldr	r3, [pc, #72]	; (80004d0 <HAL_MspInit+0x68>)
 8000488:	69db      	ldr	r3, [r3, #28]
 800048a:	4a11      	ldr	r2, [pc, #68]	; (80004d0 <HAL_MspInit+0x68>)
 800048c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000490:	61d3      	str	r3, [r2, #28]
 8000492:	4b0f      	ldr	r3, [pc, #60]	; (80004d0 <HAL_MspInit+0x68>)
 8000494:	69db      	ldr	r3, [r3, #28]
 8000496:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800049a:	607b      	str	r3, [r7, #4]
 800049c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800049e:	2200      	movs	r2, #0
 80004a0:	210f      	movs	r1, #15
 80004a2:	f06f 0001 	mvn.w	r0, #1
 80004a6:	f000 f9a6 	bl	80007f6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004aa:	4b0a      	ldr	r3, [pc, #40]	; (80004d4 <HAL_MspInit+0x6c>)
 80004ac:	685b      	ldr	r3, [r3, #4]
 80004ae:	60fb      	str	r3, [r7, #12]
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004b6:	60fb      	str	r3, [r7, #12]
 80004b8:	68fb      	ldr	r3, [r7, #12]
 80004ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004be:	60fb      	str	r3, [r7, #12]
 80004c0:	4a04      	ldr	r2, [pc, #16]	; (80004d4 <HAL_MspInit+0x6c>)
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004c6:	bf00      	nop
 80004c8:	3710      	adds	r7, #16
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	40021000 	.word	0x40021000
 80004d4:	40010000 	.word	0x40010000

080004d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80004dc:	e7fe      	b.n	80004dc <NMI_Handler+0x4>

080004de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004de:	b480      	push	{r7}
 80004e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004e2:	e7fe      	b.n	80004e2 <HardFault_Handler+0x4>

080004e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004e4:	b480      	push	{r7}
 80004e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004e8:	e7fe      	b.n	80004e8 <MemManage_Handler+0x4>

080004ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004ea:	b480      	push	{r7}
 80004ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004ee:	e7fe      	b.n	80004ee <BusFault_Handler+0x4>

080004f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004f4:	e7fe      	b.n	80004f4 <UsageFault_Handler+0x4>

080004f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004f6:	b480      	push	{r7}
 80004f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004fa:	bf00      	nop
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bc80      	pop	{r7}
 8000500:	4770      	bx	lr

08000502 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000502:	b580      	push	{r7, lr}
 8000504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000506:	f000 f87b 	bl	8000600 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800050a:	f002 fc4d 	bl	8002da8 <xTaskGetSchedulerState>
 800050e:	4603      	mov	r3, r0
 8000510:	2b01      	cmp	r3, #1
 8000512:	d001      	beq.n	8000518 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000514:	f003 f9a8 	bl	8003868 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000518:	bf00      	nop
 800051a:	bd80      	pop	{r7, pc}

0800051c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000520:	bf00      	nop
 8000522:	46bd      	mov	sp, r7
 8000524:	bc80      	pop	{r7}
 8000526:	4770      	bx	lr

08000528 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000528:	f7ff fff8 	bl	800051c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800052c:	480b      	ldr	r0, [pc, #44]	; (800055c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800052e:	490c      	ldr	r1, [pc, #48]	; (8000560 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000530:	4a0c      	ldr	r2, [pc, #48]	; (8000564 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000532:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000534:	e002      	b.n	800053c <LoopCopyDataInit>

08000536 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000536:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000538:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800053a:	3304      	adds	r3, #4

0800053c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800053c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800053e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000540:	d3f9      	bcc.n	8000536 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000542:	4a09      	ldr	r2, [pc, #36]	; (8000568 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000544:	4c09      	ldr	r4, [pc, #36]	; (800056c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000546:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000548:	e001      	b.n	800054e <LoopFillZerobss>

0800054a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800054a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800054c:	3204      	adds	r2, #4

0800054e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800054e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000550:	d3fb      	bcc.n	800054a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000552:	f003 fbeb 	bl	8003d2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000556:	f7ff fdfb 	bl	8000150 <main>
  bx lr
 800055a:	4770      	bx	lr
  ldr r0, =_sdata
 800055c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000560:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000564:	08003e44 	.word	0x08003e44
  ldr r2, =_sbss
 8000568:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800056c:	20001980 	.word	0x20001980

08000570 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000570:	e7fe      	b.n	8000570 <ADC1_2_IRQHandler>
	...

08000574 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000578:	4b08      	ldr	r3, [pc, #32]	; (800059c <HAL_Init+0x28>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a07      	ldr	r2, [pc, #28]	; (800059c <HAL_Init+0x28>)
 800057e:	f043 0310 	orr.w	r3, r3, #16
 8000582:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000584:	2003      	movs	r0, #3
 8000586:	f000 f92b 	bl	80007e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800058a:	200f      	movs	r0, #15
 800058c:	f000 f808 	bl	80005a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000590:	f7ff ff6a 	bl	8000468 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000594:	2300      	movs	r3, #0
}
 8000596:	4618      	mov	r0, r3
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	40022000 	.word	0x40022000

080005a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a8:	4b12      	ldr	r3, [pc, #72]	; (80005f4 <HAL_InitTick+0x54>)
 80005aa:	681a      	ldr	r2, [r3, #0]
 80005ac:	4b12      	ldr	r3, [pc, #72]	; (80005f8 <HAL_InitTick+0x58>)
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	4619      	mov	r1, r3
 80005b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80005be:	4618      	mov	r0, r3
 80005c0:	f000 f935 	bl	800082e <HAL_SYSTICK_Config>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005ca:	2301      	movs	r3, #1
 80005cc:	e00e      	b.n	80005ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2b0f      	cmp	r3, #15
 80005d2:	d80a      	bhi.n	80005ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005d4:	2200      	movs	r2, #0
 80005d6:	6879      	ldr	r1, [r7, #4]
 80005d8:	f04f 30ff 	mov.w	r0, #4294967295
 80005dc:	f000 f90b 	bl	80007f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005e0:	4a06      	ldr	r2, [pc, #24]	; (80005fc <HAL_InitTick+0x5c>)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005e6:	2300      	movs	r3, #0
 80005e8:	e000      	b.n	80005ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005ea:	2301      	movs	r3, #1
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000000 	.word	0x20000000
 80005f8:	20000008 	.word	0x20000008
 80005fc:	20000004 	.word	0x20000004

08000600 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000604:	4b05      	ldr	r3, [pc, #20]	; (800061c <HAL_IncTick+0x1c>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	461a      	mov	r2, r3
 800060a:	4b05      	ldr	r3, [pc, #20]	; (8000620 <HAL_IncTick+0x20>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	4413      	add	r3, r2
 8000610:	4a03      	ldr	r2, [pc, #12]	; (8000620 <HAL_IncTick+0x20>)
 8000612:	6013      	str	r3, [r2, #0]
}
 8000614:	bf00      	nop
 8000616:	46bd      	mov	sp, r7
 8000618:	bc80      	pop	{r7}
 800061a:	4770      	bx	lr
 800061c:	20000008 	.word	0x20000008
 8000620:	20000034 	.word	0x20000034

08000624 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  return uwTick;
 8000628:	4b02      	ldr	r3, [pc, #8]	; (8000634 <HAL_GetTick+0x10>)
 800062a:	681b      	ldr	r3, [r3, #0]
}
 800062c:	4618      	mov	r0, r3
 800062e:	46bd      	mov	sp, r7
 8000630:	bc80      	pop	{r7}
 8000632:	4770      	bx	lr
 8000634:	20000034 	.word	0x20000034

08000638 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b084      	sub	sp, #16
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000640:	f7ff fff0 	bl	8000624 <HAL_GetTick>
 8000644:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000650:	d005      	beq.n	800065e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000652:	4b0a      	ldr	r3, [pc, #40]	; (800067c <HAL_Delay+0x44>)
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	461a      	mov	r2, r3
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	4413      	add	r3, r2
 800065c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800065e:	bf00      	nop
 8000660:	f7ff ffe0 	bl	8000624 <HAL_GetTick>
 8000664:	4602      	mov	r2, r0
 8000666:	68bb      	ldr	r3, [r7, #8]
 8000668:	1ad3      	subs	r3, r2, r3
 800066a:	68fa      	ldr	r2, [r7, #12]
 800066c:	429a      	cmp	r2, r3
 800066e:	d8f7      	bhi.n	8000660 <HAL_Delay+0x28>
  {
  }
}
 8000670:	bf00      	nop
 8000672:	bf00      	nop
 8000674:	3710      	adds	r7, #16
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	20000008 	.word	0x20000008

08000680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000680:	b480      	push	{r7}
 8000682:	b085      	sub	sp, #20
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f003 0307 	and.w	r3, r3, #7
 800068e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000690:	4b0c      	ldr	r3, [pc, #48]	; (80006c4 <__NVIC_SetPriorityGrouping+0x44>)
 8000692:	68db      	ldr	r3, [r3, #12]
 8000694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000696:	68ba      	ldr	r2, [r7, #8]
 8000698:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800069c:	4013      	ands	r3, r2
 800069e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006b2:	4a04      	ldr	r2, [pc, #16]	; (80006c4 <__NVIC_SetPriorityGrouping+0x44>)
 80006b4:	68bb      	ldr	r3, [r7, #8]
 80006b6:	60d3      	str	r3, [r2, #12]
}
 80006b8:	bf00      	nop
 80006ba:	3714      	adds	r7, #20
 80006bc:	46bd      	mov	sp, r7
 80006be:	bc80      	pop	{r7}
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	e000ed00 	.word	0xe000ed00

080006c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006cc:	4b04      	ldr	r3, [pc, #16]	; (80006e0 <__NVIC_GetPriorityGrouping+0x18>)
 80006ce:	68db      	ldr	r3, [r3, #12]
 80006d0:	0a1b      	lsrs	r3, r3, #8
 80006d2:	f003 0307 	and.w	r3, r3, #7
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	46bd      	mov	sp, r7
 80006da:	bc80      	pop	{r7}
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	e000ed00 	.word	0xe000ed00

080006e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	6039      	str	r1, [r7, #0]
 80006ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	db0a      	blt.n	800070e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	b2da      	uxtb	r2, r3
 80006fc:	490c      	ldr	r1, [pc, #48]	; (8000730 <__NVIC_SetPriority+0x4c>)
 80006fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000702:	0112      	lsls	r2, r2, #4
 8000704:	b2d2      	uxtb	r2, r2
 8000706:	440b      	add	r3, r1
 8000708:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800070c:	e00a      	b.n	8000724 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	b2da      	uxtb	r2, r3
 8000712:	4908      	ldr	r1, [pc, #32]	; (8000734 <__NVIC_SetPriority+0x50>)
 8000714:	79fb      	ldrb	r3, [r7, #7]
 8000716:	f003 030f 	and.w	r3, r3, #15
 800071a:	3b04      	subs	r3, #4
 800071c:	0112      	lsls	r2, r2, #4
 800071e:	b2d2      	uxtb	r2, r2
 8000720:	440b      	add	r3, r1
 8000722:	761a      	strb	r2, [r3, #24]
}
 8000724:	bf00      	nop
 8000726:	370c      	adds	r7, #12
 8000728:	46bd      	mov	sp, r7
 800072a:	bc80      	pop	{r7}
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000e100 	.word	0xe000e100
 8000734:	e000ed00 	.word	0xe000ed00

08000738 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000738:	b480      	push	{r7}
 800073a:	b089      	sub	sp, #36	; 0x24
 800073c:	af00      	add	r7, sp, #0
 800073e:	60f8      	str	r0, [r7, #12]
 8000740:	60b9      	str	r1, [r7, #8]
 8000742:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	f003 0307 	and.w	r3, r3, #7
 800074a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800074c:	69fb      	ldr	r3, [r7, #28]
 800074e:	f1c3 0307 	rsb	r3, r3, #7
 8000752:	2b04      	cmp	r3, #4
 8000754:	bf28      	it	cs
 8000756:	2304      	movcs	r3, #4
 8000758:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800075a:	69fb      	ldr	r3, [r7, #28]
 800075c:	3304      	adds	r3, #4
 800075e:	2b06      	cmp	r3, #6
 8000760:	d902      	bls.n	8000768 <NVIC_EncodePriority+0x30>
 8000762:	69fb      	ldr	r3, [r7, #28]
 8000764:	3b03      	subs	r3, #3
 8000766:	e000      	b.n	800076a <NVIC_EncodePriority+0x32>
 8000768:	2300      	movs	r3, #0
 800076a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800076c:	f04f 32ff 	mov.w	r2, #4294967295
 8000770:	69bb      	ldr	r3, [r7, #24]
 8000772:	fa02 f303 	lsl.w	r3, r2, r3
 8000776:	43da      	mvns	r2, r3
 8000778:	68bb      	ldr	r3, [r7, #8]
 800077a:	401a      	ands	r2, r3
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000780:	f04f 31ff 	mov.w	r1, #4294967295
 8000784:	697b      	ldr	r3, [r7, #20]
 8000786:	fa01 f303 	lsl.w	r3, r1, r3
 800078a:	43d9      	mvns	r1, r3
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000790:	4313      	orrs	r3, r2
         );
}
 8000792:	4618      	mov	r0, r3
 8000794:	3724      	adds	r7, #36	; 0x24
 8000796:	46bd      	mov	sp, r7
 8000798:	bc80      	pop	{r7}
 800079a:	4770      	bx	lr

0800079c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3b01      	subs	r3, #1
 80007a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007ac:	d301      	bcc.n	80007b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007ae:	2301      	movs	r3, #1
 80007b0:	e00f      	b.n	80007d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007b2:	4a0a      	ldr	r2, [pc, #40]	; (80007dc <SysTick_Config+0x40>)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	3b01      	subs	r3, #1
 80007b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007ba:	210f      	movs	r1, #15
 80007bc:	f04f 30ff 	mov.w	r0, #4294967295
 80007c0:	f7ff ff90 	bl	80006e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007c4:	4b05      	ldr	r3, [pc, #20]	; (80007dc <SysTick_Config+0x40>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ca:	4b04      	ldr	r3, [pc, #16]	; (80007dc <SysTick_Config+0x40>)
 80007cc:	2207      	movs	r2, #7
 80007ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007d0:	2300      	movs	r3, #0
}
 80007d2:	4618      	mov	r0, r3
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	e000e010 	.word	0xe000e010

080007e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007e8:	6878      	ldr	r0, [r7, #4]
 80007ea:	f7ff ff49 	bl	8000680 <__NVIC_SetPriorityGrouping>
}
 80007ee:	bf00      	nop
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}

080007f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007f6:	b580      	push	{r7, lr}
 80007f8:	b086      	sub	sp, #24
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	4603      	mov	r3, r0
 80007fe:	60b9      	str	r1, [r7, #8]
 8000800:	607a      	str	r2, [r7, #4]
 8000802:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000808:	f7ff ff5e 	bl	80006c8 <__NVIC_GetPriorityGrouping>
 800080c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	68b9      	ldr	r1, [r7, #8]
 8000812:	6978      	ldr	r0, [r7, #20]
 8000814:	f7ff ff90 	bl	8000738 <NVIC_EncodePriority>
 8000818:	4602      	mov	r2, r0
 800081a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800081e:	4611      	mov	r1, r2
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff ff5f 	bl	80006e4 <__NVIC_SetPriority>
}
 8000826:	bf00      	nop
 8000828:	3718      	adds	r7, #24
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}

0800082e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800082e:	b580      	push	{r7, lr}
 8000830:	b082      	sub	sp, #8
 8000832:	af00      	add	r7, sp, #0
 8000834:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f7ff ffb0 	bl	800079c <SysTick_Config>
 800083c:	4603      	mov	r3, r0
}
 800083e:	4618      	mov	r0, r3
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000848:	b480      	push	{r7}
 800084a:	b08b      	sub	sp, #44	; 0x2c
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000852:	2300      	movs	r3, #0
 8000854:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000856:	2300      	movs	r3, #0
 8000858:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800085a:	e169      	b.n	8000b30 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800085c:	2201      	movs	r2, #1
 800085e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000860:	fa02 f303 	lsl.w	r3, r2, r3
 8000864:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	69fa      	ldr	r2, [r7, #28]
 800086c:	4013      	ands	r3, r2
 800086e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000870:	69ba      	ldr	r2, [r7, #24]
 8000872:	69fb      	ldr	r3, [r7, #28]
 8000874:	429a      	cmp	r2, r3
 8000876:	f040 8158 	bne.w	8000b2a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	4a9a      	ldr	r2, [pc, #616]	; (8000ae8 <HAL_GPIO_Init+0x2a0>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d05e      	beq.n	8000942 <HAL_GPIO_Init+0xfa>
 8000884:	4a98      	ldr	r2, [pc, #608]	; (8000ae8 <HAL_GPIO_Init+0x2a0>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d875      	bhi.n	8000976 <HAL_GPIO_Init+0x12e>
 800088a:	4a98      	ldr	r2, [pc, #608]	; (8000aec <HAL_GPIO_Init+0x2a4>)
 800088c:	4293      	cmp	r3, r2
 800088e:	d058      	beq.n	8000942 <HAL_GPIO_Init+0xfa>
 8000890:	4a96      	ldr	r2, [pc, #600]	; (8000aec <HAL_GPIO_Init+0x2a4>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d86f      	bhi.n	8000976 <HAL_GPIO_Init+0x12e>
 8000896:	4a96      	ldr	r2, [pc, #600]	; (8000af0 <HAL_GPIO_Init+0x2a8>)
 8000898:	4293      	cmp	r3, r2
 800089a:	d052      	beq.n	8000942 <HAL_GPIO_Init+0xfa>
 800089c:	4a94      	ldr	r2, [pc, #592]	; (8000af0 <HAL_GPIO_Init+0x2a8>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d869      	bhi.n	8000976 <HAL_GPIO_Init+0x12e>
 80008a2:	4a94      	ldr	r2, [pc, #592]	; (8000af4 <HAL_GPIO_Init+0x2ac>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d04c      	beq.n	8000942 <HAL_GPIO_Init+0xfa>
 80008a8:	4a92      	ldr	r2, [pc, #584]	; (8000af4 <HAL_GPIO_Init+0x2ac>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d863      	bhi.n	8000976 <HAL_GPIO_Init+0x12e>
 80008ae:	4a92      	ldr	r2, [pc, #584]	; (8000af8 <HAL_GPIO_Init+0x2b0>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d046      	beq.n	8000942 <HAL_GPIO_Init+0xfa>
 80008b4:	4a90      	ldr	r2, [pc, #576]	; (8000af8 <HAL_GPIO_Init+0x2b0>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d85d      	bhi.n	8000976 <HAL_GPIO_Init+0x12e>
 80008ba:	2b12      	cmp	r3, #18
 80008bc:	d82a      	bhi.n	8000914 <HAL_GPIO_Init+0xcc>
 80008be:	2b12      	cmp	r3, #18
 80008c0:	d859      	bhi.n	8000976 <HAL_GPIO_Init+0x12e>
 80008c2:	a201      	add	r2, pc, #4	; (adr r2, 80008c8 <HAL_GPIO_Init+0x80>)
 80008c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008c8:	08000943 	.word	0x08000943
 80008cc:	0800091d 	.word	0x0800091d
 80008d0:	0800092f 	.word	0x0800092f
 80008d4:	08000971 	.word	0x08000971
 80008d8:	08000977 	.word	0x08000977
 80008dc:	08000977 	.word	0x08000977
 80008e0:	08000977 	.word	0x08000977
 80008e4:	08000977 	.word	0x08000977
 80008e8:	08000977 	.word	0x08000977
 80008ec:	08000977 	.word	0x08000977
 80008f0:	08000977 	.word	0x08000977
 80008f4:	08000977 	.word	0x08000977
 80008f8:	08000977 	.word	0x08000977
 80008fc:	08000977 	.word	0x08000977
 8000900:	08000977 	.word	0x08000977
 8000904:	08000977 	.word	0x08000977
 8000908:	08000977 	.word	0x08000977
 800090c:	08000925 	.word	0x08000925
 8000910:	08000939 	.word	0x08000939
 8000914:	4a79      	ldr	r2, [pc, #484]	; (8000afc <HAL_GPIO_Init+0x2b4>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d013      	beq.n	8000942 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800091a:	e02c      	b.n	8000976 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	68db      	ldr	r3, [r3, #12]
 8000920:	623b      	str	r3, [r7, #32]
          break;
 8000922:	e029      	b.n	8000978 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	68db      	ldr	r3, [r3, #12]
 8000928:	3304      	adds	r3, #4
 800092a:	623b      	str	r3, [r7, #32]
          break;
 800092c:	e024      	b.n	8000978 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	68db      	ldr	r3, [r3, #12]
 8000932:	3308      	adds	r3, #8
 8000934:	623b      	str	r3, [r7, #32]
          break;
 8000936:	e01f      	b.n	8000978 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	68db      	ldr	r3, [r3, #12]
 800093c:	330c      	adds	r3, #12
 800093e:	623b      	str	r3, [r7, #32]
          break;
 8000940:	e01a      	b.n	8000978 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	689b      	ldr	r3, [r3, #8]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d102      	bne.n	8000950 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800094a:	2304      	movs	r3, #4
 800094c:	623b      	str	r3, [r7, #32]
          break;
 800094e:	e013      	b.n	8000978 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	689b      	ldr	r3, [r3, #8]
 8000954:	2b01      	cmp	r3, #1
 8000956:	d105      	bne.n	8000964 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000958:	2308      	movs	r3, #8
 800095a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	69fa      	ldr	r2, [r7, #28]
 8000960:	611a      	str	r2, [r3, #16]
          break;
 8000962:	e009      	b.n	8000978 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000964:	2308      	movs	r3, #8
 8000966:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	69fa      	ldr	r2, [r7, #28]
 800096c:	615a      	str	r2, [r3, #20]
          break;
 800096e:	e003      	b.n	8000978 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000970:	2300      	movs	r3, #0
 8000972:	623b      	str	r3, [r7, #32]
          break;
 8000974:	e000      	b.n	8000978 <HAL_GPIO_Init+0x130>
          break;
 8000976:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000978:	69bb      	ldr	r3, [r7, #24]
 800097a:	2bff      	cmp	r3, #255	; 0xff
 800097c:	d801      	bhi.n	8000982 <HAL_GPIO_Init+0x13a>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	e001      	b.n	8000986 <HAL_GPIO_Init+0x13e>
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	3304      	adds	r3, #4
 8000986:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000988:	69bb      	ldr	r3, [r7, #24]
 800098a:	2bff      	cmp	r3, #255	; 0xff
 800098c:	d802      	bhi.n	8000994 <HAL_GPIO_Init+0x14c>
 800098e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000990:	009b      	lsls	r3, r3, #2
 8000992:	e002      	b.n	800099a <HAL_GPIO_Init+0x152>
 8000994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000996:	3b08      	subs	r3, #8
 8000998:	009b      	lsls	r3, r3, #2
 800099a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	210f      	movs	r1, #15
 80009a2:	693b      	ldr	r3, [r7, #16]
 80009a4:	fa01 f303 	lsl.w	r3, r1, r3
 80009a8:	43db      	mvns	r3, r3
 80009aa:	401a      	ands	r2, r3
 80009ac:	6a39      	ldr	r1, [r7, #32]
 80009ae:	693b      	ldr	r3, [r7, #16]
 80009b0:	fa01 f303 	lsl.w	r3, r1, r3
 80009b4:	431a      	orrs	r2, r3
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	f000 80b1 	beq.w	8000b2a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009c8:	4b4d      	ldr	r3, [pc, #308]	; (8000b00 <HAL_GPIO_Init+0x2b8>)
 80009ca:	699b      	ldr	r3, [r3, #24]
 80009cc:	4a4c      	ldr	r2, [pc, #304]	; (8000b00 <HAL_GPIO_Init+0x2b8>)
 80009ce:	f043 0301 	orr.w	r3, r3, #1
 80009d2:	6193      	str	r3, [r2, #24]
 80009d4:	4b4a      	ldr	r3, [pc, #296]	; (8000b00 <HAL_GPIO_Init+0x2b8>)
 80009d6:	699b      	ldr	r3, [r3, #24]
 80009d8:	f003 0301 	and.w	r3, r3, #1
 80009dc:	60bb      	str	r3, [r7, #8]
 80009de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80009e0:	4a48      	ldr	r2, [pc, #288]	; (8000b04 <HAL_GPIO_Init+0x2bc>)
 80009e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e4:	089b      	lsrs	r3, r3, #2
 80009e6:	3302      	adds	r3, #2
 80009e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80009ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f0:	f003 0303 	and.w	r3, r3, #3
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	220f      	movs	r2, #15
 80009f8:	fa02 f303 	lsl.w	r3, r2, r3
 80009fc:	43db      	mvns	r3, r3
 80009fe:	68fa      	ldr	r2, [r7, #12]
 8000a00:	4013      	ands	r3, r2
 8000a02:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	4a40      	ldr	r2, [pc, #256]	; (8000b08 <HAL_GPIO_Init+0x2c0>)
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	d013      	beq.n	8000a34 <HAL_GPIO_Init+0x1ec>
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	4a3f      	ldr	r2, [pc, #252]	; (8000b0c <HAL_GPIO_Init+0x2c4>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d00d      	beq.n	8000a30 <HAL_GPIO_Init+0x1e8>
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	4a3e      	ldr	r2, [pc, #248]	; (8000b10 <HAL_GPIO_Init+0x2c8>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d007      	beq.n	8000a2c <HAL_GPIO_Init+0x1e4>
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a3d      	ldr	r2, [pc, #244]	; (8000b14 <HAL_GPIO_Init+0x2cc>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d101      	bne.n	8000a28 <HAL_GPIO_Init+0x1e0>
 8000a24:	2303      	movs	r3, #3
 8000a26:	e006      	b.n	8000a36 <HAL_GPIO_Init+0x1ee>
 8000a28:	2304      	movs	r3, #4
 8000a2a:	e004      	b.n	8000a36 <HAL_GPIO_Init+0x1ee>
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	e002      	b.n	8000a36 <HAL_GPIO_Init+0x1ee>
 8000a30:	2301      	movs	r3, #1
 8000a32:	e000      	b.n	8000a36 <HAL_GPIO_Init+0x1ee>
 8000a34:	2300      	movs	r3, #0
 8000a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a38:	f002 0203 	and.w	r2, r2, #3
 8000a3c:	0092      	lsls	r2, r2, #2
 8000a3e:	4093      	lsls	r3, r2
 8000a40:	68fa      	ldr	r2, [r7, #12]
 8000a42:	4313      	orrs	r3, r2
 8000a44:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a46:	492f      	ldr	r1, [pc, #188]	; (8000b04 <HAL_GPIO_Init+0x2bc>)
 8000a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a4a:	089b      	lsrs	r3, r3, #2
 8000a4c:	3302      	adds	r3, #2
 8000a4e:	68fa      	ldr	r2, [r7, #12]
 8000a50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d006      	beq.n	8000a6e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a60:	4b2d      	ldr	r3, [pc, #180]	; (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000a62:	689a      	ldr	r2, [r3, #8]
 8000a64:	492c      	ldr	r1, [pc, #176]	; (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000a66:	69bb      	ldr	r3, [r7, #24]
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	608b      	str	r3, [r1, #8]
 8000a6c:	e006      	b.n	8000a7c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a6e:	4b2a      	ldr	r3, [pc, #168]	; (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000a70:	689a      	ldr	r2, [r3, #8]
 8000a72:	69bb      	ldr	r3, [r7, #24]
 8000a74:	43db      	mvns	r3, r3
 8000a76:	4928      	ldr	r1, [pc, #160]	; (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000a78:	4013      	ands	r3, r2
 8000a7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d006      	beq.n	8000a96 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a88:	4b23      	ldr	r3, [pc, #140]	; (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000a8a:	68da      	ldr	r2, [r3, #12]
 8000a8c:	4922      	ldr	r1, [pc, #136]	; (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000a8e:	69bb      	ldr	r3, [r7, #24]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	60cb      	str	r3, [r1, #12]
 8000a94:	e006      	b.n	8000aa4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a96:	4b20      	ldr	r3, [pc, #128]	; (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000a98:	68da      	ldr	r2, [r3, #12]
 8000a9a:	69bb      	ldr	r3, [r7, #24]
 8000a9c:	43db      	mvns	r3, r3
 8000a9e:	491e      	ldr	r1, [pc, #120]	; (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	685b      	ldr	r3, [r3, #4]
 8000aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d006      	beq.n	8000abe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ab0:	4b19      	ldr	r3, [pc, #100]	; (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000ab2:	685a      	ldr	r2, [r3, #4]
 8000ab4:	4918      	ldr	r1, [pc, #96]	; (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000ab6:	69bb      	ldr	r3, [r7, #24]
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	604b      	str	r3, [r1, #4]
 8000abc:	e006      	b.n	8000acc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000abe:	4b16      	ldr	r3, [pc, #88]	; (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000ac0:	685a      	ldr	r2, [r3, #4]
 8000ac2:	69bb      	ldr	r3, [r7, #24]
 8000ac4:	43db      	mvns	r3, r3
 8000ac6:	4914      	ldr	r1, [pc, #80]	; (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000ac8:	4013      	ands	r3, r2
 8000aca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d021      	beq.n	8000b1c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ad8:	4b0f      	ldr	r3, [pc, #60]	; (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000ada:	681a      	ldr	r2, [r3, #0]
 8000adc:	490e      	ldr	r1, [pc, #56]	; (8000b18 <HAL_GPIO_Init+0x2d0>)
 8000ade:	69bb      	ldr	r3, [r7, #24]
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	600b      	str	r3, [r1, #0]
 8000ae4:	e021      	b.n	8000b2a <HAL_GPIO_Init+0x2e2>
 8000ae6:	bf00      	nop
 8000ae8:	10320000 	.word	0x10320000
 8000aec:	10310000 	.word	0x10310000
 8000af0:	10220000 	.word	0x10220000
 8000af4:	10210000 	.word	0x10210000
 8000af8:	10120000 	.word	0x10120000
 8000afc:	10110000 	.word	0x10110000
 8000b00:	40021000 	.word	0x40021000
 8000b04:	40010000 	.word	0x40010000
 8000b08:	40010800 	.word	0x40010800
 8000b0c:	40010c00 	.word	0x40010c00
 8000b10:	40011000 	.word	0x40011000
 8000b14:	40011400 	.word	0x40011400
 8000b18:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b1c:	4b0b      	ldr	r3, [pc, #44]	; (8000b4c <HAL_GPIO_Init+0x304>)
 8000b1e:	681a      	ldr	r2, [r3, #0]
 8000b20:	69bb      	ldr	r3, [r7, #24]
 8000b22:	43db      	mvns	r3, r3
 8000b24:	4909      	ldr	r1, [pc, #36]	; (8000b4c <HAL_GPIO_Init+0x304>)
 8000b26:	4013      	ands	r3, r2
 8000b28:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b36:	fa22 f303 	lsr.w	r3, r2, r3
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	f47f ae8e 	bne.w	800085c <HAL_GPIO_Init+0x14>
  }
}
 8000b40:	bf00      	nop
 8000b42:	bf00      	nop
 8000b44:	372c      	adds	r7, #44	; 0x2c
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr
 8000b4c:	40010400 	.word	0x40010400

08000b50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	460b      	mov	r3, r1
 8000b5a:	807b      	strh	r3, [r7, #2]
 8000b5c:	4613      	mov	r3, r2
 8000b5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b60:	787b      	ldrb	r3, [r7, #1]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d003      	beq.n	8000b6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b66:	887a      	ldrh	r2, [r7, #2]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000b6c:	e003      	b.n	8000b76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000b6e:	887b      	ldrh	r3, [r7, #2]
 8000b70:	041a      	lsls	r2, r3, #16
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	611a      	str	r2, [r3, #16]
}
 8000b76:	bf00      	nop
 8000b78:	370c      	adds	r7, #12
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bc80      	pop	{r7}
 8000b7e:	4770      	bx	lr

08000b80 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
 8000b88:	460b      	mov	r3, r1
 8000b8a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	68db      	ldr	r3, [r3, #12]
 8000b90:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000b92:	887a      	ldrh	r2, [r7, #2]
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	4013      	ands	r3, r2
 8000b98:	041a      	lsls	r2, r3, #16
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	43d9      	mvns	r1, r3
 8000b9e:	887b      	ldrh	r3, [r7, #2]
 8000ba0:	400b      	ands	r3, r1
 8000ba2:	431a      	orrs	r2, r3
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	611a      	str	r2, [r3, #16]
}
 8000ba8:	bf00      	nop
 8000baa:	3714      	adds	r7, #20
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bc80      	pop	{r7}
 8000bb0:	4770      	bx	lr
	...

08000bb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b086      	sub	sp, #24
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d101      	bne.n	8000bc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	e272      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f003 0301 	and.w	r3, r3, #1
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	f000 8087 	beq.w	8000ce2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bd4:	4b92      	ldr	r3, [pc, #584]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	f003 030c 	and.w	r3, r3, #12
 8000bdc:	2b04      	cmp	r3, #4
 8000bde:	d00c      	beq.n	8000bfa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000be0:	4b8f      	ldr	r3, [pc, #572]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f003 030c 	and.w	r3, r3, #12
 8000be8:	2b08      	cmp	r3, #8
 8000bea:	d112      	bne.n	8000c12 <HAL_RCC_OscConfig+0x5e>
 8000bec:	4b8c      	ldr	r3, [pc, #560]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bf8:	d10b      	bne.n	8000c12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bfa:	4b89      	ldr	r3, [pc, #548]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d06c      	beq.n	8000ce0 <HAL_RCC_OscConfig+0x12c>
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d168      	bne.n	8000ce0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	e24c      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c1a:	d106      	bne.n	8000c2a <HAL_RCC_OscConfig+0x76>
 8000c1c:	4b80      	ldr	r3, [pc, #512]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a7f      	ldr	r2, [pc, #508]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c26:	6013      	str	r3, [r2, #0]
 8000c28:	e02e      	b.n	8000c88 <HAL_RCC_OscConfig+0xd4>
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d10c      	bne.n	8000c4c <HAL_RCC_OscConfig+0x98>
 8000c32:	4b7b      	ldr	r3, [pc, #492]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a7a      	ldr	r2, [pc, #488]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c3c:	6013      	str	r3, [r2, #0]
 8000c3e:	4b78      	ldr	r3, [pc, #480]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a77      	ldr	r2, [pc, #476]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c48:	6013      	str	r3, [r2, #0]
 8000c4a:	e01d      	b.n	8000c88 <HAL_RCC_OscConfig+0xd4>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c54:	d10c      	bne.n	8000c70 <HAL_RCC_OscConfig+0xbc>
 8000c56:	4b72      	ldr	r3, [pc, #456]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a71      	ldr	r2, [pc, #452]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c60:	6013      	str	r3, [r2, #0]
 8000c62:	4b6f      	ldr	r3, [pc, #444]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4a6e      	ldr	r2, [pc, #440]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c6c:	6013      	str	r3, [r2, #0]
 8000c6e:	e00b      	b.n	8000c88 <HAL_RCC_OscConfig+0xd4>
 8000c70:	4b6b      	ldr	r3, [pc, #428]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a6a      	ldr	r2, [pc, #424]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c7a:	6013      	str	r3, [r2, #0]
 8000c7c:	4b68      	ldr	r3, [pc, #416]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a67      	ldr	r2, [pc, #412]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000c82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d013      	beq.n	8000cb8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c90:	f7ff fcc8 	bl	8000624 <HAL_GetTick>
 8000c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c96:	e008      	b.n	8000caa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c98:	f7ff fcc4 	bl	8000624 <HAL_GetTick>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	1ad3      	subs	r3, r2, r3
 8000ca2:	2b64      	cmp	r3, #100	; 0x64
 8000ca4:	d901      	bls.n	8000caa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ca6:	2303      	movs	r3, #3
 8000ca8:	e200      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000caa:	4b5d      	ldr	r3, [pc, #372]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d0f0      	beq.n	8000c98 <HAL_RCC_OscConfig+0xe4>
 8000cb6:	e014      	b.n	8000ce2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb8:	f7ff fcb4 	bl	8000624 <HAL_GetTick>
 8000cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cbe:	e008      	b.n	8000cd2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cc0:	f7ff fcb0 	bl	8000624 <HAL_GetTick>
 8000cc4:	4602      	mov	r2, r0
 8000cc6:	693b      	ldr	r3, [r7, #16]
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	2b64      	cmp	r3, #100	; 0x64
 8000ccc:	d901      	bls.n	8000cd2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	e1ec      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cd2:	4b53      	ldr	r3, [pc, #332]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d1f0      	bne.n	8000cc0 <HAL_RCC_OscConfig+0x10c>
 8000cde:	e000      	b.n	8000ce2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ce0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f003 0302 	and.w	r3, r3, #2
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d063      	beq.n	8000db6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000cee:	4b4c      	ldr	r3, [pc, #304]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	f003 030c 	and.w	r3, r3, #12
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d00b      	beq.n	8000d12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000cfa:	4b49      	ldr	r3, [pc, #292]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	f003 030c 	and.w	r3, r3, #12
 8000d02:	2b08      	cmp	r3, #8
 8000d04:	d11c      	bne.n	8000d40 <HAL_RCC_OscConfig+0x18c>
 8000d06:	4b46      	ldr	r3, [pc, #280]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d116      	bne.n	8000d40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d12:	4b43      	ldr	r3, [pc, #268]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f003 0302 	and.w	r3, r3, #2
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d005      	beq.n	8000d2a <HAL_RCC_OscConfig+0x176>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	691b      	ldr	r3, [r3, #16]
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d001      	beq.n	8000d2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	e1c0      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d2a:	4b3d      	ldr	r3, [pc, #244]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	695b      	ldr	r3, [r3, #20]
 8000d36:	00db      	lsls	r3, r3, #3
 8000d38:	4939      	ldr	r1, [pc, #228]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d3e:	e03a      	b.n	8000db6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	691b      	ldr	r3, [r3, #16]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d020      	beq.n	8000d8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d48:	4b36      	ldr	r3, [pc, #216]	; (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d4e:	f7ff fc69 	bl	8000624 <HAL_GetTick>
 8000d52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d54:	e008      	b.n	8000d68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d56:	f7ff fc65 	bl	8000624 <HAL_GetTick>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	1ad3      	subs	r3, r2, r3
 8000d60:	2b02      	cmp	r3, #2
 8000d62:	d901      	bls.n	8000d68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d64:	2303      	movs	r3, #3
 8000d66:	e1a1      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d68:	4b2d      	ldr	r3, [pc, #180]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f003 0302 	and.w	r3, r3, #2
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d0f0      	beq.n	8000d56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d74:	4b2a      	ldr	r3, [pc, #168]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	695b      	ldr	r3, [r3, #20]
 8000d80:	00db      	lsls	r3, r3, #3
 8000d82:	4927      	ldr	r1, [pc, #156]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000d84:	4313      	orrs	r3, r2
 8000d86:	600b      	str	r3, [r1, #0]
 8000d88:	e015      	b.n	8000db6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d8a:	4b26      	ldr	r3, [pc, #152]	; (8000e24 <HAL_RCC_OscConfig+0x270>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d90:	f7ff fc48 	bl	8000624 <HAL_GetTick>
 8000d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d96:	e008      	b.n	8000daa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d98:	f7ff fc44 	bl	8000624 <HAL_GetTick>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	693b      	ldr	r3, [r7, #16]
 8000da0:	1ad3      	subs	r3, r2, r3
 8000da2:	2b02      	cmp	r3, #2
 8000da4:	d901      	bls.n	8000daa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000da6:	2303      	movs	r3, #3
 8000da8:	e180      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000daa:	4b1d      	ldr	r3, [pc, #116]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f003 0302 	and.w	r3, r3, #2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d1f0      	bne.n	8000d98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f003 0308 	and.w	r3, r3, #8
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d03a      	beq.n	8000e38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	699b      	ldr	r3, [r3, #24]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d019      	beq.n	8000dfe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dca:	4b17      	ldr	r3, [pc, #92]	; (8000e28 <HAL_RCC_OscConfig+0x274>)
 8000dcc:	2201      	movs	r2, #1
 8000dce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dd0:	f7ff fc28 	bl	8000624 <HAL_GetTick>
 8000dd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dd6:	e008      	b.n	8000dea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000dd8:	f7ff fc24 	bl	8000624 <HAL_GetTick>
 8000ddc:	4602      	mov	r2, r0
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	2b02      	cmp	r3, #2
 8000de4:	d901      	bls.n	8000dea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000de6:	2303      	movs	r3, #3
 8000de8:	e160      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dea:	4b0d      	ldr	r3, [pc, #52]	; (8000e20 <HAL_RCC_OscConfig+0x26c>)
 8000dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dee:	f003 0302 	and.w	r3, r3, #2
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d0f0      	beq.n	8000dd8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000df6:	2001      	movs	r0, #1
 8000df8:	f000 fa9c 	bl	8001334 <RCC_Delay>
 8000dfc:	e01c      	b.n	8000e38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000dfe:	4b0a      	ldr	r3, [pc, #40]	; (8000e28 <HAL_RCC_OscConfig+0x274>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e04:	f7ff fc0e 	bl	8000624 <HAL_GetTick>
 8000e08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e0a:	e00f      	b.n	8000e2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e0c:	f7ff fc0a 	bl	8000624 <HAL_GetTick>
 8000e10:	4602      	mov	r2, r0
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d908      	bls.n	8000e2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	e146      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
 8000e1e:	bf00      	nop
 8000e20:	40021000 	.word	0x40021000
 8000e24:	42420000 	.word	0x42420000
 8000e28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e2c:	4b92      	ldr	r3, [pc, #584]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e30:	f003 0302 	and.w	r3, r3, #2
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d1e9      	bne.n	8000e0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f003 0304 	and.w	r3, r3, #4
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	f000 80a6 	beq.w	8000f92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e46:	2300      	movs	r3, #0
 8000e48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e4a:	4b8b      	ldr	r3, [pc, #556]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000e4c:	69db      	ldr	r3, [r3, #28]
 8000e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d10d      	bne.n	8000e72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e56:	4b88      	ldr	r3, [pc, #544]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000e58:	69db      	ldr	r3, [r3, #28]
 8000e5a:	4a87      	ldr	r2, [pc, #540]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000e5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e60:	61d3      	str	r3, [r2, #28]
 8000e62:	4b85      	ldr	r3, [pc, #532]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000e64:	69db      	ldr	r3, [r3, #28]
 8000e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e6a:	60bb      	str	r3, [r7, #8]
 8000e6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e72:	4b82      	ldr	r3, [pc, #520]	; (800107c <HAL_RCC_OscConfig+0x4c8>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d118      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e7e:	4b7f      	ldr	r3, [pc, #508]	; (800107c <HAL_RCC_OscConfig+0x4c8>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4a7e      	ldr	r2, [pc, #504]	; (800107c <HAL_RCC_OscConfig+0x4c8>)
 8000e84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e8a:	f7ff fbcb 	bl	8000624 <HAL_GetTick>
 8000e8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e90:	e008      	b.n	8000ea4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e92:	f7ff fbc7 	bl	8000624 <HAL_GetTick>
 8000e96:	4602      	mov	r2, r0
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	2b64      	cmp	r3, #100	; 0x64
 8000e9e:	d901      	bls.n	8000ea4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	e103      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ea4:	4b75      	ldr	r3, [pc, #468]	; (800107c <HAL_RCC_OscConfig+0x4c8>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d0f0      	beq.n	8000e92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d106      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x312>
 8000eb8:	4b6f      	ldr	r3, [pc, #444]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000eba:	6a1b      	ldr	r3, [r3, #32]
 8000ebc:	4a6e      	ldr	r2, [pc, #440]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ebe:	f043 0301 	orr.w	r3, r3, #1
 8000ec2:	6213      	str	r3, [r2, #32]
 8000ec4:	e02d      	b.n	8000f22 <HAL_RCC_OscConfig+0x36e>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	68db      	ldr	r3, [r3, #12]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d10c      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x334>
 8000ece:	4b6a      	ldr	r3, [pc, #424]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ed0:	6a1b      	ldr	r3, [r3, #32]
 8000ed2:	4a69      	ldr	r2, [pc, #420]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ed4:	f023 0301 	bic.w	r3, r3, #1
 8000ed8:	6213      	str	r3, [r2, #32]
 8000eda:	4b67      	ldr	r3, [pc, #412]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000edc:	6a1b      	ldr	r3, [r3, #32]
 8000ede:	4a66      	ldr	r2, [pc, #408]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ee0:	f023 0304 	bic.w	r3, r3, #4
 8000ee4:	6213      	str	r3, [r2, #32]
 8000ee6:	e01c      	b.n	8000f22 <HAL_RCC_OscConfig+0x36e>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	2b05      	cmp	r3, #5
 8000eee:	d10c      	bne.n	8000f0a <HAL_RCC_OscConfig+0x356>
 8000ef0:	4b61      	ldr	r3, [pc, #388]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ef2:	6a1b      	ldr	r3, [r3, #32]
 8000ef4:	4a60      	ldr	r2, [pc, #384]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ef6:	f043 0304 	orr.w	r3, r3, #4
 8000efa:	6213      	str	r3, [r2, #32]
 8000efc:	4b5e      	ldr	r3, [pc, #376]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000efe:	6a1b      	ldr	r3, [r3, #32]
 8000f00:	4a5d      	ldr	r2, [pc, #372]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f02:	f043 0301 	orr.w	r3, r3, #1
 8000f06:	6213      	str	r3, [r2, #32]
 8000f08:	e00b      	b.n	8000f22 <HAL_RCC_OscConfig+0x36e>
 8000f0a:	4b5b      	ldr	r3, [pc, #364]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f0c:	6a1b      	ldr	r3, [r3, #32]
 8000f0e:	4a5a      	ldr	r2, [pc, #360]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f10:	f023 0301 	bic.w	r3, r3, #1
 8000f14:	6213      	str	r3, [r2, #32]
 8000f16:	4b58      	ldr	r3, [pc, #352]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f18:	6a1b      	ldr	r3, [r3, #32]
 8000f1a:	4a57      	ldr	r2, [pc, #348]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f1c:	f023 0304 	bic.w	r3, r3, #4
 8000f20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	68db      	ldr	r3, [r3, #12]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d015      	beq.n	8000f56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f2a:	f7ff fb7b 	bl	8000624 <HAL_GetTick>
 8000f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f30:	e00a      	b.n	8000f48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f32:	f7ff fb77 	bl	8000624 <HAL_GetTick>
 8000f36:	4602      	mov	r2, r0
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	1ad3      	subs	r3, r2, r3
 8000f3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d901      	bls.n	8000f48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f44:	2303      	movs	r3, #3
 8000f46:	e0b1      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f48:	4b4b      	ldr	r3, [pc, #300]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f4a:	6a1b      	ldr	r3, [r3, #32]
 8000f4c:	f003 0302 	and.w	r3, r3, #2
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d0ee      	beq.n	8000f32 <HAL_RCC_OscConfig+0x37e>
 8000f54:	e014      	b.n	8000f80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f56:	f7ff fb65 	bl	8000624 <HAL_GetTick>
 8000f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f5c:	e00a      	b.n	8000f74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f5e:	f7ff fb61 	bl	8000624 <HAL_GetTick>
 8000f62:	4602      	mov	r2, r0
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d901      	bls.n	8000f74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f70:	2303      	movs	r3, #3
 8000f72:	e09b      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f74:	4b40      	ldr	r3, [pc, #256]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f76:	6a1b      	ldr	r3, [r3, #32]
 8000f78:	f003 0302 	and.w	r3, r3, #2
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d1ee      	bne.n	8000f5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000f80:	7dfb      	ldrb	r3, [r7, #23]
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d105      	bne.n	8000f92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f86:	4b3c      	ldr	r3, [pc, #240]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f88:	69db      	ldr	r3, [r3, #28]
 8000f8a:	4a3b      	ldr	r2, [pc, #236]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	69db      	ldr	r3, [r3, #28]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	f000 8087 	beq.w	80010aa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f9c:	4b36      	ldr	r3, [pc, #216]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	f003 030c 	and.w	r3, r3, #12
 8000fa4:	2b08      	cmp	r3, #8
 8000fa6:	d061      	beq.n	800106c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	69db      	ldr	r3, [r3, #28]
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d146      	bne.n	800103e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fb0:	4b33      	ldr	r3, [pc, #204]	; (8001080 <HAL_RCC_OscConfig+0x4cc>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb6:	f7ff fb35 	bl	8000624 <HAL_GetTick>
 8000fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fbc:	e008      	b.n	8000fd0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fbe:	f7ff fb31 	bl	8000624 <HAL_GetTick>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d901      	bls.n	8000fd0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	e06d      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fd0:	4b29      	ldr	r3, [pc, #164]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d1f0      	bne.n	8000fbe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6a1b      	ldr	r3, [r3, #32]
 8000fe0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fe4:	d108      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000fe6:	4b24      	ldr	r3, [pc, #144]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	689b      	ldr	r3, [r3, #8]
 8000ff2:	4921      	ldr	r1, [pc, #132]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ff8:	4b1f      	ldr	r3, [pc, #124]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6a19      	ldr	r1, [r3, #32]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001008:	430b      	orrs	r3, r1
 800100a:	491b      	ldr	r1, [pc, #108]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 800100c:	4313      	orrs	r3, r2
 800100e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001010:	4b1b      	ldr	r3, [pc, #108]	; (8001080 <HAL_RCC_OscConfig+0x4cc>)
 8001012:	2201      	movs	r2, #1
 8001014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001016:	f7ff fb05 	bl	8000624 <HAL_GetTick>
 800101a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800101c:	e008      	b.n	8001030 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800101e:	f7ff fb01 	bl	8000624 <HAL_GetTick>
 8001022:	4602      	mov	r2, r0
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	2b02      	cmp	r3, #2
 800102a:	d901      	bls.n	8001030 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	e03d      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001030:	4b11      	ldr	r3, [pc, #68]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001038:	2b00      	cmp	r3, #0
 800103a:	d0f0      	beq.n	800101e <HAL_RCC_OscConfig+0x46a>
 800103c:	e035      	b.n	80010aa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800103e:	4b10      	ldr	r3, [pc, #64]	; (8001080 <HAL_RCC_OscConfig+0x4cc>)
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001044:	f7ff faee 	bl	8000624 <HAL_GetTick>
 8001048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800104a:	e008      	b.n	800105e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800104c:	f7ff faea 	bl	8000624 <HAL_GetTick>
 8001050:	4602      	mov	r2, r0
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	2b02      	cmp	r3, #2
 8001058:	d901      	bls.n	800105e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800105a:	2303      	movs	r3, #3
 800105c:	e026      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800105e:	4b06      	ldr	r3, [pc, #24]	; (8001078 <HAL_RCC_OscConfig+0x4c4>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d1f0      	bne.n	800104c <HAL_RCC_OscConfig+0x498>
 800106a:	e01e      	b.n	80010aa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	69db      	ldr	r3, [r3, #28]
 8001070:	2b01      	cmp	r3, #1
 8001072:	d107      	bne.n	8001084 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	e019      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
 8001078:	40021000 	.word	0x40021000
 800107c:	40007000 	.word	0x40007000
 8001080:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001084:	4b0b      	ldr	r3, [pc, #44]	; (80010b4 <HAL_RCC_OscConfig+0x500>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6a1b      	ldr	r3, [r3, #32]
 8001094:	429a      	cmp	r2, r3
 8001096:	d106      	bne.n	80010a6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010a2:	429a      	cmp	r2, r3
 80010a4:	d001      	beq.n	80010aa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e000      	b.n	80010ac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80010aa:	2300      	movs	r3, #0
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3718      	adds	r7, #24
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	40021000 	.word	0x40021000

080010b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d101      	bne.n	80010cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e0d0      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010cc:	4b6a      	ldr	r3, [pc, #424]	; (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0307 	and.w	r3, r3, #7
 80010d4:	683a      	ldr	r2, [r7, #0]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d910      	bls.n	80010fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010da:	4b67      	ldr	r3, [pc, #412]	; (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f023 0207 	bic.w	r2, r3, #7
 80010e2:	4965      	ldr	r1, [pc, #404]	; (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	4313      	orrs	r3, r2
 80010e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ea:	4b63      	ldr	r3, [pc, #396]	; (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	683a      	ldr	r2, [r7, #0]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d001      	beq.n	80010fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	e0b8      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	2b00      	cmp	r3, #0
 8001106:	d020      	beq.n	800114a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f003 0304 	and.w	r3, r3, #4
 8001110:	2b00      	cmp	r3, #0
 8001112:	d005      	beq.n	8001120 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001114:	4b59      	ldr	r3, [pc, #356]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	4a58      	ldr	r2, [pc, #352]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 800111a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800111e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f003 0308 	and.w	r3, r3, #8
 8001128:	2b00      	cmp	r3, #0
 800112a:	d005      	beq.n	8001138 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800112c:	4b53      	ldr	r3, [pc, #332]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	4a52      	ldr	r2, [pc, #328]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001132:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001136:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001138:	4b50      	ldr	r3, [pc, #320]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	494d      	ldr	r1, [pc, #308]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001146:	4313      	orrs	r3, r2
 8001148:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	2b00      	cmp	r3, #0
 8001154:	d040      	beq.n	80011d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d107      	bne.n	800116e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800115e:	4b47      	ldr	r3, [pc, #284]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d115      	bne.n	8001196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e07f      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2b02      	cmp	r3, #2
 8001174:	d107      	bne.n	8001186 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001176:	4b41      	ldr	r3, [pc, #260]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d109      	bne.n	8001196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e073      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001186:	4b3d      	ldr	r3, [pc, #244]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0302 	and.w	r3, r3, #2
 800118e:	2b00      	cmp	r3, #0
 8001190:	d101      	bne.n	8001196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	e06b      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001196:	4b39      	ldr	r3, [pc, #228]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f023 0203 	bic.w	r2, r3, #3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	4936      	ldr	r1, [pc, #216]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 80011a4:	4313      	orrs	r3, r2
 80011a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011a8:	f7ff fa3c 	bl	8000624 <HAL_GetTick>
 80011ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ae:	e00a      	b.n	80011c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011b0:	f7ff fa38 	bl	8000624 <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80011be:	4293      	cmp	r3, r2
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e053      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011c6:	4b2d      	ldr	r3, [pc, #180]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f003 020c 	and.w	r2, r3, #12
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d1eb      	bne.n	80011b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011d8:	4b27      	ldr	r3, [pc, #156]	; (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 0307 	and.w	r3, r3, #7
 80011e0:	683a      	ldr	r2, [r7, #0]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d210      	bcs.n	8001208 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011e6:	4b24      	ldr	r3, [pc, #144]	; (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f023 0207 	bic.w	r2, r3, #7
 80011ee:	4922      	ldr	r1, [pc, #136]	; (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	4313      	orrs	r3, r2
 80011f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011f6:	4b20      	ldr	r3, [pc, #128]	; (8001278 <HAL_RCC_ClockConfig+0x1c0>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0307 	and.w	r3, r3, #7
 80011fe:	683a      	ldr	r2, [r7, #0]
 8001200:	429a      	cmp	r2, r3
 8001202:	d001      	beq.n	8001208 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	e032      	b.n	800126e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f003 0304 	and.w	r3, r3, #4
 8001210:	2b00      	cmp	r3, #0
 8001212:	d008      	beq.n	8001226 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001214:	4b19      	ldr	r3, [pc, #100]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	4916      	ldr	r1, [pc, #88]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001222:	4313      	orrs	r3, r2
 8001224:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f003 0308 	and.w	r3, r3, #8
 800122e:	2b00      	cmp	r3, #0
 8001230:	d009      	beq.n	8001246 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001232:	4b12      	ldr	r3, [pc, #72]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	00db      	lsls	r3, r3, #3
 8001240:	490e      	ldr	r1, [pc, #56]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 8001242:	4313      	orrs	r3, r2
 8001244:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001246:	f000 f821 	bl	800128c <HAL_RCC_GetSysClockFreq>
 800124a:	4602      	mov	r2, r0
 800124c:	4b0b      	ldr	r3, [pc, #44]	; (800127c <HAL_RCC_ClockConfig+0x1c4>)
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	091b      	lsrs	r3, r3, #4
 8001252:	f003 030f 	and.w	r3, r3, #15
 8001256:	490a      	ldr	r1, [pc, #40]	; (8001280 <HAL_RCC_ClockConfig+0x1c8>)
 8001258:	5ccb      	ldrb	r3, [r1, r3]
 800125a:	fa22 f303 	lsr.w	r3, r2, r3
 800125e:	4a09      	ldr	r2, [pc, #36]	; (8001284 <HAL_RCC_ClockConfig+0x1cc>)
 8001260:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <HAL_RCC_ClockConfig+0x1d0>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff f99a 	bl	80005a0 <HAL_InitTick>

  return HAL_OK;
 800126c:	2300      	movs	r3, #0
}
 800126e:	4618      	mov	r0, r3
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40022000 	.word	0x40022000
 800127c:	40021000 	.word	0x40021000
 8001280:	08003e18 	.word	0x08003e18
 8001284:	20000000 	.word	0x20000000
 8001288:	20000004 	.word	0x20000004

0800128c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800128c:	b480      	push	{r7}
 800128e:	b087      	sub	sp, #28
 8001290:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001292:	2300      	movs	r3, #0
 8001294:	60fb      	str	r3, [r7, #12]
 8001296:	2300      	movs	r3, #0
 8001298:	60bb      	str	r3, [r7, #8]
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	2300      	movs	r3, #0
 80012a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80012a2:	2300      	movs	r3, #0
 80012a4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80012a6:	4b1e      	ldr	r3, [pc, #120]	; (8001320 <HAL_RCC_GetSysClockFreq+0x94>)
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	f003 030c 	and.w	r3, r3, #12
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	d002      	beq.n	80012bc <HAL_RCC_GetSysClockFreq+0x30>
 80012b6:	2b08      	cmp	r3, #8
 80012b8:	d003      	beq.n	80012c2 <HAL_RCC_GetSysClockFreq+0x36>
 80012ba:	e027      	b.n	800130c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012bc:	4b19      	ldr	r3, [pc, #100]	; (8001324 <HAL_RCC_GetSysClockFreq+0x98>)
 80012be:	613b      	str	r3, [r7, #16]
      break;
 80012c0:	e027      	b.n	8001312 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	0c9b      	lsrs	r3, r3, #18
 80012c6:	f003 030f 	and.w	r3, r3, #15
 80012ca:	4a17      	ldr	r2, [pc, #92]	; (8001328 <HAL_RCC_GetSysClockFreq+0x9c>)
 80012cc:	5cd3      	ldrb	r3, [r2, r3]
 80012ce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d010      	beq.n	80012fc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012da:	4b11      	ldr	r3, [pc, #68]	; (8001320 <HAL_RCC_GetSysClockFreq+0x94>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	0c5b      	lsrs	r3, r3, #17
 80012e0:	f003 0301 	and.w	r3, r3, #1
 80012e4:	4a11      	ldr	r2, [pc, #68]	; (800132c <HAL_RCC_GetSysClockFreq+0xa0>)
 80012e6:	5cd3      	ldrb	r3, [r2, r3]
 80012e8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a0d      	ldr	r2, [pc, #52]	; (8001324 <HAL_RCC_GetSysClockFreq+0x98>)
 80012ee:	fb03 f202 	mul.w	r2, r3, r2
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012f8:	617b      	str	r3, [r7, #20]
 80012fa:	e004      	b.n	8001306 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4a0c      	ldr	r2, [pc, #48]	; (8001330 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001300:	fb02 f303 	mul.w	r3, r2, r3
 8001304:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	613b      	str	r3, [r7, #16]
      break;
 800130a:	e002      	b.n	8001312 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800130c:	4b05      	ldr	r3, [pc, #20]	; (8001324 <HAL_RCC_GetSysClockFreq+0x98>)
 800130e:	613b      	str	r3, [r7, #16]
      break;
 8001310:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001312:	693b      	ldr	r3, [r7, #16]
}
 8001314:	4618      	mov	r0, r3
 8001316:	371c      	adds	r7, #28
 8001318:	46bd      	mov	sp, r7
 800131a:	bc80      	pop	{r7}
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	40021000 	.word	0x40021000
 8001324:	007a1200 	.word	0x007a1200
 8001328:	08003e28 	.word	0x08003e28
 800132c:	08003e38 	.word	0x08003e38
 8001330:	003d0900 	.word	0x003d0900

08001334 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800133c:	4b0a      	ldr	r3, [pc, #40]	; (8001368 <RCC_Delay+0x34>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a0a      	ldr	r2, [pc, #40]	; (800136c <RCC_Delay+0x38>)
 8001342:	fba2 2303 	umull	r2, r3, r2, r3
 8001346:	0a5b      	lsrs	r3, r3, #9
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001350:	bf00      	nop
  }
  while (Delay --);
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	1e5a      	subs	r2, r3, #1
 8001356:	60fa      	str	r2, [r7, #12]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d1f9      	bne.n	8001350 <RCC_Delay+0x1c>
}
 800135c:	bf00      	nop
 800135e:	bf00      	nop
 8001360:	3714      	adds	r7, #20
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr
 8001368:	20000000 	.word	0x20000000
 800136c:	10624dd3 	.word	0x10624dd3

08001370 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001370:	b480      	push	{r7}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001376:	f3ef 8305 	mrs	r3, IPSR
 800137a:	60bb      	str	r3, [r7, #8]
  return(result);
 800137c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800137e:	2b00      	cmp	r3, #0
 8001380:	d10f      	bne.n	80013a2 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001382:	f3ef 8310 	mrs	r3, PRIMASK
 8001386:	607b      	str	r3, [r7, #4]
  return(result);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d109      	bne.n	80013a2 <osKernelInitialize+0x32>
 800138e:	4b10      	ldr	r3, [pc, #64]	; (80013d0 <osKernelInitialize+0x60>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2b02      	cmp	r3, #2
 8001394:	d109      	bne.n	80013aa <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001396:	f3ef 8311 	mrs	r3, BASEPRI
 800139a:	603b      	str	r3, [r7, #0]
  return(result);
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d003      	beq.n	80013aa <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80013a2:	f06f 0305 	mvn.w	r3, #5
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	e00c      	b.n	80013c4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80013aa:	4b09      	ldr	r3, [pc, #36]	; (80013d0 <osKernelInitialize+0x60>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d105      	bne.n	80013be <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80013b2:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <osKernelInitialize+0x60>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80013b8:	2300      	movs	r3, #0
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	e002      	b.n	80013c4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80013be:	f04f 33ff 	mov.w	r3, #4294967295
 80013c2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80013c4:	68fb      	ldr	r3, [r7, #12]
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3714      	adds	r7, #20
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr
 80013d0:	20000038 	.word	0x20000038

080013d4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80013da:	f3ef 8305 	mrs	r3, IPSR
 80013de:	60bb      	str	r3, [r7, #8]
  return(result);
 80013e0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d10f      	bne.n	8001406 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80013e6:	f3ef 8310 	mrs	r3, PRIMASK
 80013ea:	607b      	str	r3, [r7, #4]
  return(result);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d109      	bne.n	8001406 <osKernelStart+0x32>
 80013f2:	4b11      	ldr	r3, [pc, #68]	; (8001438 <osKernelStart+0x64>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d109      	bne.n	800140e <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80013fa:	f3ef 8311 	mrs	r3, BASEPRI
 80013fe:	603b      	str	r3, [r7, #0]
  return(result);
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d003      	beq.n	800140e <osKernelStart+0x3a>
    stat = osErrorISR;
 8001406:	f06f 0305 	mvn.w	r3, #5
 800140a:	60fb      	str	r3, [r7, #12]
 800140c:	e00e      	b.n	800142c <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800140e:	4b0a      	ldr	r3, [pc, #40]	; (8001438 <osKernelStart+0x64>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d107      	bne.n	8001426 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8001416:	4b08      	ldr	r3, [pc, #32]	; (8001438 <osKernelStart+0x64>)
 8001418:	2202      	movs	r2, #2
 800141a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800141c:	f001 f878 	bl	8002510 <vTaskStartScheduler>
      stat = osOK;
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	e002      	b.n	800142c <osKernelStart+0x58>
    } else {
      stat = osError;
 8001426:	f04f 33ff 	mov.w	r3, #4294967295
 800142a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800142c:	68fb      	ldr	r3, [r7, #12]
}
 800142e:	4618      	mov	r0, r3
 8001430:	3710      	adds	r7, #16
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000038 	.word	0x20000038

0800143c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800143c:	b580      	push	{r7, lr}
 800143e:	b092      	sub	sp, #72	; 0x48
 8001440:	af04      	add	r7, sp, #16
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800144c:	f3ef 8305 	mrs	r3, IPSR
 8001450:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8001452:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8001454:	2b00      	cmp	r3, #0
 8001456:	f040 8094 	bne.w	8001582 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800145a:	f3ef 8310 	mrs	r3, PRIMASK
 800145e:	623b      	str	r3, [r7, #32]
  return(result);
 8001460:	6a3b      	ldr	r3, [r7, #32]
 8001462:	2b00      	cmp	r3, #0
 8001464:	f040 808d 	bne.w	8001582 <osThreadNew+0x146>
 8001468:	4b48      	ldr	r3, [pc, #288]	; (800158c <osThreadNew+0x150>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2b02      	cmp	r3, #2
 800146e:	d106      	bne.n	800147e <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001470:	f3ef 8311 	mrs	r3, BASEPRI
 8001474:	61fb      	str	r3, [r7, #28]
  return(result);
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	2b00      	cmp	r3, #0
 800147a:	f040 8082 	bne.w	8001582 <osThreadNew+0x146>
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d07e      	beq.n	8001582 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8001484:	2380      	movs	r3, #128	; 0x80
 8001486:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8001488:	2318      	movs	r3, #24
 800148a:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 800148c:	2300      	movs	r3, #0
 800148e:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8001490:	f107 031b 	add.w	r3, r7, #27
 8001494:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8001496:	f04f 33ff 	mov.w	r3, #4294967295
 800149a:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d045      	beq.n	800152e <osThreadNew+0xf2>
      if (attr->name != NULL) {
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d002      	beq.n	80014b0 <osThreadNew+0x74>
        name = attr->name;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d002      	beq.n	80014be <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	699b      	ldr	r3, [r3, #24]
 80014bc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80014be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d008      	beq.n	80014d6 <osThreadNew+0x9a>
 80014c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014c6:	2b38      	cmp	r3, #56	; 0x38
 80014c8:	d805      	bhi.n	80014d6 <osThreadNew+0x9a>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <osThreadNew+0x9e>
        return (NULL);
 80014d6:	2300      	movs	r3, #0
 80014d8:	e054      	b.n	8001584 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	695b      	ldr	r3, [r3, #20]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d003      	beq.n	80014ea <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	695b      	ldr	r3, [r3, #20]
 80014e6:	089b      	lsrs	r3, r3, #2
 80014e8:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d00e      	beq.n	8001510 <osThreadNew+0xd4>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	68db      	ldr	r3, [r3, #12]
 80014f6:	2b5b      	cmp	r3, #91	; 0x5b
 80014f8:	d90a      	bls.n	8001510 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d006      	beq.n	8001510 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	695b      	ldr	r3, [r3, #20]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d002      	beq.n	8001510 <osThreadNew+0xd4>
        mem = 1;
 800150a:	2301      	movs	r3, #1
 800150c:	62bb      	str	r3, [r7, #40]	; 0x28
 800150e:	e010      	b.n	8001532 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d10c      	bne.n	8001532 <osThreadNew+0xf6>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d108      	bne.n	8001532 <osThreadNew+0xf6>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	691b      	ldr	r3, [r3, #16]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d104      	bne.n	8001532 <osThreadNew+0xf6>
          mem = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	62bb      	str	r3, [r7, #40]	; 0x28
 800152c:	e001      	b.n	8001532 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 800152e:	2300      	movs	r3, #0
 8001530:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8001532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001534:	2b01      	cmp	r3, #1
 8001536:	d110      	bne.n	800155a <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800153c:	687a      	ldr	r2, [r7, #4]
 800153e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001540:	9202      	str	r2, [sp, #8]
 8001542:	9301      	str	r3, [sp, #4]
 8001544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001546:	9300      	str	r3, [sp, #0]
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800154c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800154e:	68f8      	ldr	r0, [r7, #12]
 8001550:	f000 fe12 	bl	8002178 <xTaskCreateStatic>
 8001554:	4603      	mov	r3, r0
 8001556:	617b      	str	r3, [r7, #20]
 8001558:	e013      	b.n	8001582 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800155a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800155c:	2b00      	cmp	r3, #0
 800155e:	d110      	bne.n	8001582 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001562:	b29a      	uxth	r2, r3
 8001564:	f107 0314 	add.w	r3, r7, #20
 8001568:	9301      	str	r3, [sp, #4]
 800156a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800156c:	9300      	str	r3, [sp, #0]
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001572:	68f8      	ldr	r0, [r7, #12]
 8001574:	f000 fe5c 	bl	8002230 <xTaskCreate>
 8001578:	4603      	mov	r3, r0
 800157a:	2b01      	cmp	r3, #1
 800157c:	d001      	beq.n	8001582 <osThreadNew+0x146>
          hTask = NULL;
 800157e:	2300      	movs	r3, #0
 8001580:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001582:	697b      	ldr	r3, [r7, #20]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3738      	adds	r7, #56	; 0x38
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000038 	.word	0x20000038

08001590 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001598:	f3ef 8305 	mrs	r3, IPSR
 800159c:	613b      	str	r3, [r7, #16]
  return(result);
 800159e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d10f      	bne.n	80015c4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80015a4:	f3ef 8310 	mrs	r3, PRIMASK
 80015a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d109      	bne.n	80015c4 <osDelay+0x34>
 80015b0:	4b0d      	ldr	r3, [pc, #52]	; (80015e8 <osDelay+0x58>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d109      	bne.n	80015cc <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80015b8:	f3ef 8311 	mrs	r3, BASEPRI
 80015bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d003      	beq.n	80015cc <osDelay+0x3c>
    stat = osErrorISR;
 80015c4:	f06f 0305 	mvn.w	r3, #5
 80015c8:	617b      	str	r3, [r7, #20]
 80015ca:	e007      	b.n	80015dc <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d002      	beq.n	80015dc <osDelay+0x4c>
      vTaskDelay(ticks);
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f000 ff66 	bl	80024a8 <vTaskDelay>
    }
  }

  return (stat);
 80015dc:	697b      	ldr	r3, [r7, #20]
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3718      	adds	r7, #24
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	20000038 	.word	0x20000038

080015ec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	60f8      	str	r0, [r7, #12]
 80015f4:	60b9      	str	r1, [r7, #8]
 80015f6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	4a06      	ldr	r2, [pc, #24]	; (8001614 <vApplicationGetIdleTaskMemory+0x28>)
 80015fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80015fe:	68bb      	ldr	r3, [r7, #8]
 8001600:	4a05      	ldr	r2, [pc, #20]	; (8001618 <vApplicationGetIdleTaskMemory+0x2c>)
 8001602:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2280      	movs	r2, #128	; 0x80
 8001608:	601a      	str	r2, [r3, #0]
}
 800160a:	bf00      	nop
 800160c:	3714      	adds	r7, #20
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr
 8001614:	2000003c 	.word	0x2000003c
 8001618:	20000098 	.word	0x20000098

0800161c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800161c:	b480      	push	{r7}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	4a07      	ldr	r2, [pc, #28]	; (8001648 <vApplicationGetTimerTaskMemory+0x2c>)
 800162c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	4a06      	ldr	r2, [pc, #24]	; (800164c <vApplicationGetTimerTaskMemory+0x30>)
 8001632:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f44f 7280 	mov.w	r2, #256	; 0x100
 800163a:	601a      	str	r2, [r3, #0]
}
 800163c:	bf00      	nop
 800163e:	3714      	adds	r7, #20
 8001640:	46bd      	mov	sp, r7
 8001642:	bc80      	pop	{r7}
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	20000298 	.word	0x20000298
 800164c:	200002f4 	.word	0x200002f4

08001650 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f103 0208 	add.w	r2, r3, #8
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	f04f 32ff 	mov.w	r2, #4294967295
 8001668:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	f103 0208 	add.w	r2, r3, #8
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f103 0208 	add.w	r2, r3, #8
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001684:	bf00      	nop
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	bc80      	pop	{r7}
 800168c:	4770      	bx	lr

0800168e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800168e:	b480      	push	{r7}
 8001690:	b083      	sub	sp, #12
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2200      	movs	r2, #0
 800169a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bc80      	pop	{r7}
 80016a4:	4770      	bx	lr

080016a6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80016a6:	b480      	push	{r7}
 80016a8:	b085      	sub	sp, #20
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
 80016ae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	68fa      	ldr	r2, [r7, #12]
 80016ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	689a      	ldr	r2, [r3, #8]
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	683a      	ldr	r2, [r7, #0]
 80016ca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	683a      	ldr	r2, [r7, #0]
 80016d0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	1c5a      	adds	r2, r3, #1
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	601a      	str	r2, [r3, #0]
}
 80016e2:	bf00      	nop
 80016e4:	3714      	adds	r7, #20
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr

080016ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80016ec:	b480      	push	{r7}
 80016ee:	b085      	sub	sp, #20
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001702:	d103      	bne.n	800170c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	691b      	ldr	r3, [r3, #16]
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	e00c      	b.n	8001726 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3308      	adds	r3, #8
 8001710:	60fb      	str	r3, [r7, #12]
 8001712:	e002      	b.n	800171a <vListInsert+0x2e>
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	68ba      	ldr	r2, [r7, #8]
 8001722:	429a      	cmp	r2, r3
 8001724:	d2f6      	bcs.n	8001714 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	685a      	ldr	r2, [r3, #4]
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	683a      	ldr	r2, [r7, #0]
 8001734:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	68fa      	ldr	r2, [r7, #12]
 800173a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	683a      	ldr	r2, [r7, #0]
 8001740:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	1c5a      	adds	r2, r3, #1
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	601a      	str	r2, [r3, #0]
}
 8001752:	bf00      	nop
 8001754:	3714      	adds	r7, #20
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr

0800175c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	691b      	ldr	r3, [r3, #16]
 8001768:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	6892      	ldr	r2, [r2, #8]
 8001772:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	6852      	ldr	r2, [r2, #4]
 800177c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	687a      	ldr	r2, [r7, #4]
 8001784:	429a      	cmp	r2, r3
 8001786:	d103      	bne.n	8001790 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	689a      	ldr	r2, [r3, #8]
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	1e5a      	subs	r2, r3, #1
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	681b      	ldr	r3, [r3, #0]
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3714      	adds	r7, #20
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bc80      	pop	{r7}
 80017ac:	4770      	bx	lr
	...

080017b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d10a      	bne.n	80017da <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80017c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017c8:	f383 8811 	msr	BASEPRI, r3
 80017cc:	f3bf 8f6f 	isb	sy
 80017d0:	f3bf 8f4f 	dsb	sy
 80017d4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80017d6:	bf00      	nop
 80017d8:	e7fe      	b.n	80017d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80017da:	f001 ffc7 	bl	800376c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017e6:	68f9      	ldr	r1, [r7, #12]
 80017e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80017ea:	fb01 f303 	mul.w	r3, r1, r3
 80017ee:	441a      	add	r2, r3
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	2200      	movs	r2, #0
 80017f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800180a:	3b01      	subs	r3, #1
 800180c:	68f9      	ldr	r1, [r7, #12]
 800180e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001810:	fb01 f303 	mul.w	r3, r1, r3
 8001814:	441a      	add	r2, r3
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	22ff      	movs	r2, #255	; 0xff
 800181e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	22ff      	movs	r2, #255	; 0xff
 8001826:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d114      	bne.n	800185a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	691b      	ldr	r3, [r3, #16]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d01a      	beq.n	800186e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	3310      	adds	r3, #16
 800183c:	4618      	mov	r0, r3
 800183e:	f001 f8f1 	bl	8002a24 <xTaskRemoveFromEventList>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d012      	beq.n	800186e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001848:	4b0c      	ldr	r3, [pc, #48]	; (800187c <xQueueGenericReset+0xcc>)
 800184a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	f3bf 8f4f 	dsb	sy
 8001854:	f3bf 8f6f 	isb	sy
 8001858:	e009      	b.n	800186e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	3310      	adds	r3, #16
 800185e:	4618      	mov	r0, r3
 8001860:	f7ff fef6 	bl	8001650 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	3324      	adds	r3, #36	; 0x24
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff fef1 	bl	8001650 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800186e:	f001 ffad 	bl	80037cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001872:	2301      	movs	r3, #1
}
 8001874:	4618      	mov	r0, r3
 8001876:	3710      	adds	r7, #16
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	e000ed04 	.word	0xe000ed04

08001880 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08e      	sub	sp, #56	; 0x38
 8001884:	af02      	add	r7, sp, #8
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
 800188c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d10a      	bne.n	80018aa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8001894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001898:	f383 8811 	msr	BASEPRI, r3
 800189c:	f3bf 8f6f 	isb	sy
 80018a0:	f3bf 8f4f 	dsb	sy
 80018a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80018a6:	bf00      	nop
 80018a8:	e7fe      	b.n	80018a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d10a      	bne.n	80018c6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80018b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018b4:	f383 8811 	msr	BASEPRI, r3
 80018b8:	f3bf 8f6f 	isb	sy
 80018bc:	f3bf 8f4f 	dsb	sy
 80018c0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80018c2:	bf00      	nop
 80018c4:	e7fe      	b.n	80018c4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d002      	beq.n	80018d2 <xQueueGenericCreateStatic+0x52>
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <xQueueGenericCreateStatic+0x56>
 80018d2:	2301      	movs	r3, #1
 80018d4:	e000      	b.n	80018d8 <xQueueGenericCreateStatic+0x58>
 80018d6:	2300      	movs	r3, #0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d10a      	bne.n	80018f2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80018dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018e0:	f383 8811 	msr	BASEPRI, r3
 80018e4:	f3bf 8f6f 	isb	sy
 80018e8:	f3bf 8f4f 	dsb	sy
 80018ec:	623b      	str	r3, [r7, #32]
}
 80018ee:	bf00      	nop
 80018f0:	e7fe      	b.n	80018f0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d102      	bne.n	80018fe <xQueueGenericCreateStatic+0x7e>
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d101      	bne.n	8001902 <xQueueGenericCreateStatic+0x82>
 80018fe:	2301      	movs	r3, #1
 8001900:	e000      	b.n	8001904 <xQueueGenericCreateStatic+0x84>
 8001902:	2300      	movs	r3, #0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d10a      	bne.n	800191e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8001908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800190c:	f383 8811 	msr	BASEPRI, r3
 8001910:	f3bf 8f6f 	isb	sy
 8001914:	f3bf 8f4f 	dsb	sy
 8001918:	61fb      	str	r3, [r7, #28]
}
 800191a:	bf00      	nop
 800191c:	e7fe      	b.n	800191c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800191e:	2350      	movs	r3, #80	; 0x50
 8001920:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	2b50      	cmp	r3, #80	; 0x50
 8001926:	d00a      	beq.n	800193e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8001928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800192c:	f383 8811 	msr	BASEPRI, r3
 8001930:	f3bf 8f6f 	isb	sy
 8001934:	f3bf 8f4f 	dsb	sy
 8001938:	61bb      	str	r3, [r7, #24]
}
 800193a:	bf00      	nop
 800193c:	e7fe      	b.n	800193c <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8001942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001944:	2b00      	cmp	r3, #0
 8001946:	d00d      	beq.n	8001964 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800194a:	2201      	movs	r2, #1
 800194c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001950:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8001954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001956:	9300      	str	r3, [sp, #0]
 8001958:	4613      	mov	r3, r2
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	68b9      	ldr	r1, [r7, #8]
 800195e:	68f8      	ldr	r0, [r7, #12]
 8001960:	f000 f805 	bl	800196e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8001964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8001966:	4618      	mov	r0, r3
 8001968:	3730      	adds	r7, #48	; 0x30
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}

0800196e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b084      	sub	sp, #16
 8001972:	af00      	add	r7, sp, #0
 8001974:	60f8      	str	r0, [r7, #12]
 8001976:	60b9      	str	r1, [r7, #8]
 8001978:	607a      	str	r2, [r7, #4]
 800197a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d103      	bne.n	800198a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	69ba      	ldr	r2, [r7, #24]
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	e002      	b.n	8001990 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	68fa      	ldr	r2, [r7, #12]
 8001994:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001996:	69bb      	ldr	r3, [r7, #24]
 8001998:	68ba      	ldr	r2, [r7, #8]
 800199a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800199c:	2101      	movs	r1, #1
 800199e:	69b8      	ldr	r0, [r7, #24]
 80019a0:	f7ff ff06 	bl	80017b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	78fa      	ldrb	r2, [r7, #3]
 80019a8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80019ac:	bf00      	nop
 80019ae:	3710      	adds	r7, #16
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08e      	sub	sp, #56	; 0x38
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
 80019c0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80019c2:	2300      	movs	r3, #0
 80019c4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80019ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d10a      	bne.n	80019e6 <xQueueGenericSend+0x32>
	__asm volatile
 80019d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019d4:	f383 8811 	msr	BASEPRI, r3
 80019d8:	f3bf 8f6f 	isb	sy
 80019dc:	f3bf 8f4f 	dsb	sy
 80019e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80019e2:	bf00      	nop
 80019e4:	e7fe      	b.n	80019e4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d103      	bne.n	80019f4 <xQueueGenericSend+0x40>
 80019ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d101      	bne.n	80019f8 <xQueueGenericSend+0x44>
 80019f4:	2301      	movs	r3, #1
 80019f6:	e000      	b.n	80019fa <xQueueGenericSend+0x46>
 80019f8:	2300      	movs	r3, #0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d10a      	bne.n	8001a14 <xQueueGenericSend+0x60>
	__asm volatile
 80019fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a02:	f383 8811 	msr	BASEPRI, r3
 8001a06:	f3bf 8f6f 	isb	sy
 8001a0a:	f3bf 8f4f 	dsb	sy
 8001a0e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8001a10:	bf00      	nop
 8001a12:	e7fe      	b.n	8001a12 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d103      	bne.n	8001a22 <xQueueGenericSend+0x6e>
 8001a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d101      	bne.n	8001a26 <xQueueGenericSend+0x72>
 8001a22:	2301      	movs	r3, #1
 8001a24:	e000      	b.n	8001a28 <xQueueGenericSend+0x74>
 8001a26:	2300      	movs	r3, #0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d10a      	bne.n	8001a42 <xQueueGenericSend+0x8e>
	__asm volatile
 8001a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a30:	f383 8811 	msr	BASEPRI, r3
 8001a34:	f3bf 8f6f 	isb	sy
 8001a38:	f3bf 8f4f 	dsb	sy
 8001a3c:	623b      	str	r3, [r7, #32]
}
 8001a3e:	bf00      	nop
 8001a40:	e7fe      	b.n	8001a40 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001a42:	f001 f9b1 	bl	8002da8 <xTaskGetSchedulerState>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d102      	bne.n	8001a52 <xQueueGenericSend+0x9e>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <xQueueGenericSend+0xa2>
 8001a52:	2301      	movs	r3, #1
 8001a54:	e000      	b.n	8001a58 <xQueueGenericSend+0xa4>
 8001a56:	2300      	movs	r3, #0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d10a      	bne.n	8001a72 <xQueueGenericSend+0xbe>
	__asm volatile
 8001a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a60:	f383 8811 	msr	BASEPRI, r3
 8001a64:	f3bf 8f6f 	isb	sy
 8001a68:	f3bf 8f4f 	dsb	sy
 8001a6c:	61fb      	str	r3, [r7, #28]
}
 8001a6e:	bf00      	nop
 8001a70:	e7fe      	b.n	8001a70 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001a72:	f001 fe7b 	bl	800376c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d302      	bcc.n	8001a88 <xQueueGenericSend+0xd4>
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d129      	bne.n	8001adc <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001a88:	683a      	ldr	r2, [r7, #0]
 8001a8a:	68b9      	ldr	r1, [r7, #8]
 8001a8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a8e:	f000 fa07 	bl	8001ea0 <prvCopyDataToQueue>
 8001a92:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d010      	beq.n	8001abe <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001a9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a9e:	3324      	adds	r3, #36	; 0x24
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f000 ffbf 	bl	8002a24 <xTaskRemoveFromEventList>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d013      	beq.n	8001ad4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001aac:	4b3f      	ldr	r3, [pc, #252]	; (8001bac <xQueueGenericSend+0x1f8>)
 8001aae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	f3bf 8f4f 	dsb	sy
 8001ab8:	f3bf 8f6f 	isb	sy
 8001abc:	e00a      	b.n	8001ad4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d007      	beq.n	8001ad4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001ac4:	4b39      	ldr	r3, [pc, #228]	; (8001bac <xQueueGenericSend+0x1f8>)
 8001ac6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	f3bf 8f4f 	dsb	sy
 8001ad0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001ad4:	f001 fe7a 	bl	80037cc <vPortExitCritical>
				return pdPASS;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e063      	b.n	8001ba4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d103      	bne.n	8001aea <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001ae2:	f001 fe73 	bl	80037cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	e05c      	b.n	8001ba4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001aea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d106      	bne.n	8001afe <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001af0:	f107 0314 	add.w	r3, r7, #20
 8001af4:	4618      	mov	r0, r3
 8001af6:	f000 fff9 	bl	8002aec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001afa:	2301      	movs	r3, #1
 8001afc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001afe:	f001 fe65 	bl	80037cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001b02:	f000 fd6b 	bl	80025dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001b06:	f001 fe31 	bl	800376c <vPortEnterCritical>
 8001b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001b10:	b25b      	sxtb	r3, r3
 8001b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b16:	d103      	bne.n	8001b20 <xQueueGenericSend+0x16c>
 8001b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001b26:	b25b      	sxtb	r3, r3
 8001b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b2c:	d103      	bne.n	8001b36 <xQueueGenericSend+0x182>
 8001b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b30:	2200      	movs	r2, #0
 8001b32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001b36:	f001 fe49 	bl	80037cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001b3a:	1d3a      	adds	r2, r7, #4
 8001b3c:	f107 0314 	add.w	r3, r7, #20
 8001b40:	4611      	mov	r1, r2
 8001b42:	4618      	mov	r0, r3
 8001b44:	f000 ffe8 	bl	8002b18 <xTaskCheckForTimeOut>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d124      	bne.n	8001b98 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001b4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001b50:	f000 fa9e 	bl	8002090 <prvIsQueueFull>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d018      	beq.n	8001b8c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b5c:	3310      	adds	r3, #16
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	4611      	mov	r1, r2
 8001b62:	4618      	mov	r0, r3
 8001b64:	f000 ff0e 	bl	8002984 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001b68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001b6a:	f000 fa29 	bl	8001fc0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001b6e:	f000 fd43 	bl	80025f8 <xTaskResumeAll>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	f47f af7c 	bne.w	8001a72 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8001b7a:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <xQueueGenericSend+0x1f8>)
 8001b7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	f3bf 8f4f 	dsb	sy
 8001b86:	f3bf 8f6f 	isb	sy
 8001b8a:	e772      	b.n	8001a72 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001b8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001b8e:	f000 fa17 	bl	8001fc0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001b92:	f000 fd31 	bl	80025f8 <xTaskResumeAll>
 8001b96:	e76c      	b.n	8001a72 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001b98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001b9a:	f000 fa11 	bl	8001fc0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001b9e:	f000 fd2b 	bl	80025f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001ba2:	2300      	movs	r3, #0
		}
	}
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3738      	adds	r7, #56	; 0x38
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	e000ed04 	.word	0xe000ed04

08001bb0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08e      	sub	sp, #56	; 0x38
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
 8001bbc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d10a      	bne.n	8001bde <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8001bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bcc:	f383 8811 	msr	BASEPRI, r3
 8001bd0:	f3bf 8f6f 	isb	sy
 8001bd4:	f3bf 8f4f 	dsb	sy
 8001bd8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8001bda:	bf00      	nop
 8001bdc:	e7fe      	b.n	8001bdc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d103      	bne.n	8001bec <xQueueGenericSendFromISR+0x3c>
 8001be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d101      	bne.n	8001bf0 <xQueueGenericSendFromISR+0x40>
 8001bec:	2301      	movs	r3, #1
 8001bee:	e000      	b.n	8001bf2 <xQueueGenericSendFromISR+0x42>
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d10a      	bne.n	8001c0c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8001bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bfa:	f383 8811 	msr	BASEPRI, r3
 8001bfe:	f3bf 8f6f 	isb	sy
 8001c02:	f3bf 8f4f 	dsb	sy
 8001c06:	623b      	str	r3, [r7, #32]
}
 8001c08:	bf00      	nop
 8001c0a:	e7fe      	b.n	8001c0a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d103      	bne.n	8001c1a <xQueueGenericSendFromISR+0x6a>
 8001c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d101      	bne.n	8001c1e <xQueueGenericSendFromISR+0x6e>
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e000      	b.n	8001c20 <xQueueGenericSendFromISR+0x70>
 8001c1e:	2300      	movs	r3, #0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d10a      	bne.n	8001c3a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8001c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c28:	f383 8811 	msr	BASEPRI, r3
 8001c2c:	f3bf 8f6f 	isb	sy
 8001c30:	f3bf 8f4f 	dsb	sy
 8001c34:	61fb      	str	r3, [r7, #28]
}
 8001c36:	bf00      	nop
 8001c38:	e7fe      	b.n	8001c38 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001c3a:	f001 fe59 	bl	80038f0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001c3e:	f3ef 8211 	mrs	r2, BASEPRI
 8001c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c46:	f383 8811 	msr	BASEPRI, r3
 8001c4a:	f3bf 8f6f 	isb	sy
 8001c4e:	f3bf 8f4f 	dsb	sy
 8001c52:	61ba      	str	r2, [r7, #24]
 8001c54:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001c56:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001c58:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d302      	bcc.n	8001c6c <xQueueGenericSendFromISR+0xbc>
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d12c      	bne.n	8001cc6 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001c72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001c76:	683a      	ldr	r2, [r7, #0]
 8001c78:	68b9      	ldr	r1, [r7, #8]
 8001c7a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001c7c:	f000 f910 	bl	8001ea0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001c80:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8001c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c88:	d112      	bne.n	8001cb0 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d016      	beq.n	8001cc0 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c94:	3324      	adds	r3, #36	; 0x24
 8001c96:	4618      	mov	r0, r3
 8001c98:	f000 fec4 	bl	8002a24 <xTaskRemoveFromEventList>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d00e      	beq.n	8001cc0 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d00b      	beq.n	8001cc0 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2201      	movs	r2, #1
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	e007      	b.n	8001cc0 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001cb0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	b25a      	sxtb	r2, r3
 8001cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8001cc4:	e001      	b.n	8001cca <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	637b      	str	r3, [r7, #52]	; 0x34
 8001cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ccc:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8001cd4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001cd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3738      	adds	r7, #56	; 0x38
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08c      	sub	sp, #48	; 0x30
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	60f8      	str	r0, [r7, #12]
 8001ce8:	60b9      	str	r1, [r7, #8]
 8001cea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8001cec:	2300      	movs	r3, #0
 8001cee:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d10a      	bne.n	8001d10 <xQueueReceive+0x30>
	__asm volatile
 8001cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cfe:	f383 8811 	msr	BASEPRI, r3
 8001d02:	f3bf 8f6f 	isb	sy
 8001d06:	f3bf 8f4f 	dsb	sy
 8001d0a:	623b      	str	r3, [r7, #32]
}
 8001d0c:	bf00      	nop
 8001d0e:	e7fe      	b.n	8001d0e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d103      	bne.n	8001d1e <xQueueReceive+0x3e>
 8001d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d101      	bne.n	8001d22 <xQueueReceive+0x42>
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e000      	b.n	8001d24 <xQueueReceive+0x44>
 8001d22:	2300      	movs	r3, #0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d10a      	bne.n	8001d3e <xQueueReceive+0x5e>
	__asm volatile
 8001d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d2c:	f383 8811 	msr	BASEPRI, r3
 8001d30:	f3bf 8f6f 	isb	sy
 8001d34:	f3bf 8f4f 	dsb	sy
 8001d38:	61fb      	str	r3, [r7, #28]
}
 8001d3a:	bf00      	nop
 8001d3c:	e7fe      	b.n	8001d3c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001d3e:	f001 f833 	bl	8002da8 <xTaskGetSchedulerState>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d102      	bne.n	8001d4e <xQueueReceive+0x6e>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d101      	bne.n	8001d52 <xQueueReceive+0x72>
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e000      	b.n	8001d54 <xQueueReceive+0x74>
 8001d52:	2300      	movs	r3, #0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d10a      	bne.n	8001d6e <xQueueReceive+0x8e>
	__asm volatile
 8001d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d5c:	f383 8811 	msr	BASEPRI, r3
 8001d60:	f3bf 8f6f 	isb	sy
 8001d64:	f3bf 8f4f 	dsb	sy
 8001d68:	61bb      	str	r3, [r7, #24]
}
 8001d6a:	bf00      	nop
 8001d6c:	e7fe      	b.n	8001d6c <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8001d6e:	f001 fcfd 	bl	800376c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d76:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d01f      	beq.n	8001dbe <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001d7e:	68b9      	ldr	r1, [r7, #8]
 8001d80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d82:	f000 f8f7 	bl	8001f74 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d88:	1e5a      	subs	r2, r3, #1
 8001d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d8c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d90:	691b      	ldr	r3, [r3, #16]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d00f      	beq.n	8001db6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d98:	3310      	adds	r3, #16
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f000 fe42 	bl	8002a24 <xTaskRemoveFromEventList>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d007      	beq.n	8001db6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001da6:	4b3d      	ldr	r3, [pc, #244]	; (8001e9c <xQueueReceive+0x1bc>)
 8001da8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001dac:	601a      	str	r2, [r3, #0]
 8001dae:	f3bf 8f4f 	dsb	sy
 8001db2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001db6:	f001 fd09 	bl	80037cc <vPortExitCritical>
				return pdPASS;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e069      	b.n	8001e92 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d103      	bne.n	8001dcc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001dc4:	f001 fd02 	bl	80037cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	e062      	b.n	8001e92 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d106      	bne.n	8001de0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001dd2:	f107 0310 	add.w	r3, r7, #16
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f000 fe88 	bl	8002aec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001de0:	f001 fcf4 	bl	80037cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001de4:	f000 fbfa 	bl	80025dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001de8:	f001 fcc0 	bl	800376c <vPortEnterCritical>
 8001dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001df2:	b25b      	sxtb	r3, r3
 8001df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df8:	d103      	bne.n	8001e02 <xQueueReceive+0x122>
 8001dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e04:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001e08:	b25b      	sxtb	r3, r3
 8001e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e0e:	d103      	bne.n	8001e18 <xQueueReceive+0x138>
 8001e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e12:	2200      	movs	r2, #0
 8001e14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001e18:	f001 fcd8 	bl	80037cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001e1c:	1d3a      	adds	r2, r7, #4
 8001e1e:	f107 0310 	add.w	r3, r7, #16
 8001e22:	4611      	mov	r1, r2
 8001e24:	4618      	mov	r0, r3
 8001e26:	f000 fe77 	bl	8002b18 <xTaskCheckForTimeOut>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d123      	bne.n	8001e78 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001e30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e32:	f000 f917 	bl	8002064 <prvIsQueueEmpty>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d017      	beq.n	8001e6c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e3e:	3324      	adds	r3, #36	; 0x24
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	4611      	mov	r1, r2
 8001e44:	4618      	mov	r0, r3
 8001e46:	f000 fd9d 	bl	8002984 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001e4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e4c:	f000 f8b8 	bl	8001fc0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001e50:	f000 fbd2 	bl	80025f8 <xTaskResumeAll>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d189      	bne.n	8001d6e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8001e5a:	4b10      	ldr	r3, [pc, #64]	; (8001e9c <xQueueReceive+0x1bc>)
 8001e5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e60:	601a      	str	r2, [r3, #0]
 8001e62:	f3bf 8f4f 	dsb	sy
 8001e66:	f3bf 8f6f 	isb	sy
 8001e6a:	e780      	b.n	8001d6e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8001e6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e6e:	f000 f8a7 	bl	8001fc0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001e72:	f000 fbc1 	bl	80025f8 <xTaskResumeAll>
 8001e76:	e77a      	b.n	8001d6e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8001e78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e7a:	f000 f8a1 	bl	8001fc0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001e7e:	f000 fbbb 	bl	80025f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001e82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e84:	f000 f8ee 	bl	8002064 <prvIsQueueEmpty>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	f43f af6f 	beq.w	8001d6e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001e90:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3730      	adds	r7, #48	; 0x30
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	e000ed04 	.word	0xe000ed04

08001ea0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eb4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d10d      	bne.n	8001eda <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d14d      	bne.n	8001f62 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f000 ff8a 	bl	8002de4 <xTaskPriorityDisinherit>
 8001ed0:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	605a      	str	r2, [r3, #4]
 8001ed8:	e043      	b.n	8001f62 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d119      	bne.n	8001f14 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6898      	ldr	r0, [r3, #8]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee8:	461a      	mov	r2, r3
 8001eea:	68b9      	ldr	r1, [r7, #8]
 8001eec:	f001 ff42 	bl	8003d74 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	689a      	ldr	r2, [r3, #8]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef8:	441a      	add	r2, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	689a      	ldr	r2, [r3, #8]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d32b      	bcc.n	8001f62 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	e026      	b.n	8001f62 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	68d8      	ldr	r0, [r3, #12]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	68b9      	ldr	r1, [r7, #8]
 8001f20:	f001 ff28 	bl	8003d74 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	68da      	ldr	r2, [r3, #12]
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2c:	425b      	negs	r3, r3
 8001f2e:	441a      	add	r2, r3
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	68da      	ldr	r2, [r3, #12]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d207      	bcs.n	8001f50 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f48:	425b      	negs	r3, r3
 8001f4a:	441a      	add	r2, r3
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d105      	bne.n	8001f62 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d002      	beq.n	8001f62 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	1c5a      	adds	r2, r3, #1
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8001f6a:	697b      	ldr	r3, [r7, #20]
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3718      	adds	r7, #24
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d018      	beq.n	8001fb8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	68da      	ldr	r2, [r3, #12]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8e:	441a      	add	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	68da      	ldr	r2, [r3, #12]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d303      	bcc.n	8001fa8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	68d9      	ldr	r1, [r3, #12]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	6838      	ldr	r0, [r7, #0]
 8001fb4:	f001 fede 	bl	8003d74 <memcpy>
	}
}
 8001fb8:	bf00      	nop
 8001fba:	3708      	adds	r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001fc8:	f001 fbd0 	bl	800376c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001fd2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001fd4:	e011      	b.n	8001ffa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d012      	beq.n	8002004 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	3324      	adds	r3, #36	; 0x24
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f000 fd1e 	bl	8002a24 <xTaskRemoveFromEventList>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8001fee:	f000 fdf5 	bl	8002bdc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
 8001ff4:	3b01      	subs	r3, #1
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	dce9      	bgt.n	8001fd6 <prvUnlockQueue+0x16>
 8002002:	e000      	b.n	8002006 <prvUnlockQueue+0x46>
					break;
 8002004:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	22ff      	movs	r2, #255	; 0xff
 800200a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800200e:	f001 fbdd 	bl	80037cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002012:	f001 fbab 	bl	800376c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800201c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800201e:	e011      	b.n	8002044 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	691b      	ldr	r3, [r3, #16]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d012      	beq.n	800204e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3310      	adds	r3, #16
 800202c:	4618      	mov	r0, r3
 800202e:	f000 fcf9 	bl	8002a24 <xTaskRemoveFromEventList>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002038:	f000 fdd0 	bl	8002bdc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800203c:	7bbb      	ldrb	r3, [r7, #14]
 800203e:	3b01      	subs	r3, #1
 8002040:	b2db      	uxtb	r3, r3
 8002042:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002044:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002048:	2b00      	cmp	r3, #0
 800204a:	dce9      	bgt.n	8002020 <prvUnlockQueue+0x60>
 800204c:	e000      	b.n	8002050 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800204e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	22ff      	movs	r2, #255	; 0xff
 8002054:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002058:	f001 fbb8 	bl	80037cc <vPortExitCritical>
}
 800205c:	bf00      	nop
 800205e:	3710      	adds	r7, #16
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}

08002064 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800206c:	f001 fb7e 	bl	800376c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002074:	2b00      	cmp	r3, #0
 8002076:	d102      	bne.n	800207e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002078:	2301      	movs	r3, #1
 800207a:	60fb      	str	r3, [r7, #12]
 800207c:	e001      	b.n	8002082 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800207e:	2300      	movs	r3, #0
 8002080:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002082:	f001 fba3 	bl	80037cc <vPortExitCritical>

	return xReturn;
 8002086:	68fb      	ldr	r3, [r7, #12]
}
 8002088:	4618      	mov	r0, r3
 800208a:	3710      	adds	r7, #16
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002098:	f001 fb68 	bl	800376c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d102      	bne.n	80020ae <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80020a8:	2301      	movs	r3, #1
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	e001      	b.n	80020b2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80020ae:	2300      	movs	r3, #0
 80020b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80020b2:	f001 fb8b 	bl	80037cc <vPortExitCritical>

	return xReturn;
 80020b6:	68fb      	ldr	r3, [r7, #12]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3710      	adds	r7, #16
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80020c0:	b480      	push	{r7}
 80020c2:	b085      	sub	sp, #20
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80020ca:	2300      	movs	r3, #0
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	e014      	b.n	80020fa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80020d0:	4a0e      	ldr	r2, [pc, #56]	; (800210c <vQueueAddToRegistry+0x4c>)
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d10b      	bne.n	80020f4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80020dc:	490b      	ldr	r1, [pc, #44]	; (800210c <vQueueAddToRegistry+0x4c>)
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80020e6:	4a09      	ldr	r2, [pc, #36]	; (800210c <vQueueAddToRegistry+0x4c>)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	00db      	lsls	r3, r3, #3
 80020ec:	4413      	add	r3, r2
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80020f2:	e006      	b.n	8002102 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	3301      	adds	r3, #1
 80020f8:	60fb      	str	r3, [r7, #12]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2b07      	cmp	r3, #7
 80020fe:	d9e7      	bls.n	80020d0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002100:	bf00      	nop
 8002102:	bf00      	nop
 8002104:	3714      	adds	r7, #20
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr
 800210c:	200006f4 	.word	0x200006f4

08002110 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002120:	f001 fb24 	bl	800376c <vPortEnterCritical>
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800212a:	b25b      	sxtb	r3, r3
 800212c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002130:	d103      	bne.n	800213a <vQueueWaitForMessageRestricted+0x2a>
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	2200      	movs	r2, #0
 8002136:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002140:	b25b      	sxtb	r3, r3
 8002142:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002146:	d103      	bne.n	8002150 <vQueueWaitForMessageRestricted+0x40>
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002150:	f001 fb3c 	bl	80037cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002158:	2b00      	cmp	r3, #0
 800215a:	d106      	bne.n	800216a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	3324      	adds	r3, #36	; 0x24
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	68b9      	ldr	r1, [r7, #8]
 8002164:	4618      	mov	r0, r3
 8002166:	f000 fc31 	bl	80029cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800216a:	6978      	ldr	r0, [r7, #20]
 800216c:	f7ff ff28 	bl	8001fc0 <prvUnlockQueue>
	}
 8002170:	bf00      	nop
 8002172:	3718      	adds	r7, #24
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002178:	b580      	push	{r7, lr}
 800217a:	b08e      	sub	sp, #56	; 0x38
 800217c:	af04      	add	r7, sp, #16
 800217e:	60f8      	str	r0, [r7, #12]
 8002180:	60b9      	str	r1, [r7, #8]
 8002182:	607a      	str	r2, [r7, #4]
 8002184:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002186:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002188:	2b00      	cmp	r3, #0
 800218a:	d10a      	bne.n	80021a2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800218c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002190:	f383 8811 	msr	BASEPRI, r3
 8002194:	f3bf 8f6f 	isb	sy
 8002198:	f3bf 8f4f 	dsb	sy
 800219c:	623b      	str	r3, [r7, #32]
}
 800219e:	bf00      	nop
 80021a0:	e7fe      	b.n	80021a0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80021a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d10a      	bne.n	80021be <xTaskCreateStatic+0x46>
	__asm volatile
 80021a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021ac:	f383 8811 	msr	BASEPRI, r3
 80021b0:	f3bf 8f6f 	isb	sy
 80021b4:	f3bf 8f4f 	dsb	sy
 80021b8:	61fb      	str	r3, [r7, #28]
}
 80021ba:	bf00      	nop
 80021bc:	e7fe      	b.n	80021bc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80021be:	235c      	movs	r3, #92	; 0x5c
 80021c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	2b5c      	cmp	r3, #92	; 0x5c
 80021c6:	d00a      	beq.n	80021de <xTaskCreateStatic+0x66>
	__asm volatile
 80021c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021cc:	f383 8811 	msr	BASEPRI, r3
 80021d0:	f3bf 8f6f 	isb	sy
 80021d4:	f3bf 8f4f 	dsb	sy
 80021d8:	61bb      	str	r3, [r7, #24]
}
 80021da:	bf00      	nop
 80021dc:	e7fe      	b.n	80021dc <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80021de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d01e      	beq.n	8002222 <xTaskCreateStatic+0xaa>
 80021e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d01b      	beq.n	8002222 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80021ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021ec:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80021ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80021f2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80021f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f6:	2202      	movs	r2, #2
 80021f8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80021fc:	2300      	movs	r3, #0
 80021fe:	9303      	str	r3, [sp, #12]
 8002200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002202:	9302      	str	r3, [sp, #8]
 8002204:	f107 0314 	add.w	r3, r7, #20
 8002208:	9301      	str	r3, [sp, #4]
 800220a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800220c:	9300      	str	r3, [sp, #0]
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	68b9      	ldr	r1, [r7, #8]
 8002214:	68f8      	ldr	r0, [r7, #12]
 8002216:	f000 f850 	bl	80022ba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800221a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800221c:	f000 f8d4 	bl	80023c8 <prvAddNewTaskToReadyList>
 8002220:	e001      	b.n	8002226 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8002222:	2300      	movs	r3, #0
 8002224:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002226:	697b      	ldr	r3, [r7, #20]
	}
 8002228:	4618      	mov	r0, r3
 800222a:	3728      	adds	r7, #40	; 0x28
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}

08002230 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002230:	b580      	push	{r7, lr}
 8002232:	b08c      	sub	sp, #48	; 0x30
 8002234:	af04      	add	r7, sp, #16
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	60b9      	str	r1, [r7, #8]
 800223a:	603b      	str	r3, [r7, #0]
 800223c:	4613      	mov	r3, r2
 800223e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002240:	88fb      	ldrh	r3, [r7, #6]
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	4618      	mov	r0, r3
 8002246:	f001 fb91 	bl	800396c <pvPortMalloc>
 800224a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d00e      	beq.n	8002270 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002252:	205c      	movs	r0, #92	; 0x5c
 8002254:	f001 fb8a 	bl	800396c <pvPortMalloc>
 8002258:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d003      	beq.n	8002268 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	697a      	ldr	r2, [r7, #20]
 8002264:	631a      	str	r2, [r3, #48]	; 0x30
 8002266:	e005      	b.n	8002274 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002268:	6978      	ldr	r0, [r7, #20]
 800226a:	f001 fc43 	bl	8003af4 <vPortFree>
 800226e:	e001      	b.n	8002274 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002270:	2300      	movs	r3, #0
 8002272:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d017      	beq.n	80022aa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002282:	88fa      	ldrh	r2, [r7, #6]
 8002284:	2300      	movs	r3, #0
 8002286:	9303      	str	r3, [sp, #12]
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	9302      	str	r3, [sp, #8]
 800228c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800228e:	9301      	str	r3, [sp, #4]
 8002290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002292:	9300      	str	r3, [sp, #0]
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	68b9      	ldr	r1, [r7, #8]
 8002298:	68f8      	ldr	r0, [r7, #12]
 800229a:	f000 f80e 	bl	80022ba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800229e:	69f8      	ldr	r0, [r7, #28]
 80022a0:	f000 f892 	bl	80023c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80022a4:	2301      	movs	r3, #1
 80022a6:	61bb      	str	r3, [r7, #24]
 80022a8:	e002      	b.n	80022b0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80022aa:	f04f 33ff 	mov.w	r3, #4294967295
 80022ae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80022b0:	69bb      	ldr	r3, [r7, #24]
	}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3720      	adds	r7, #32
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b088      	sub	sp, #32
 80022be:	af00      	add	r7, sp, #0
 80022c0:	60f8      	str	r0, [r7, #12]
 80022c2:	60b9      	str	r1, [r7, #8]
 80022c4:	607a      	str	r2, [r7, #4]
 80022c6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80022c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ca:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	461a      	mov	r2, r3
 80022d2:	21a5      	movs	r1, #165	; 0xa5
 80022d4:	f001 fd22 	bl	8003d1c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80022d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80022e2:	3b01      	subs	r3, #1
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	4413      	add	r3, r2
 80022e8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	f023 0307 	bic.w	r3, r3, #7
 80022f0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	f003 0307 	and.w	r3, r3, #7
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d00a      	beq.n	8002312 <prvInitialiseNewTask+0x58>
	__asm volatile
 80022fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002300:	f383 8811 	msr	BASEPRI, r3
 8002304:	f3bf 8f6f 	isb	sy
 8002308:	f3bf 8f4f 	dsb	sy
 800230c:	617b      	str	r3, [r7, #20]
}
 800230e:	bf00      	nop
 8002310:	e7fe      	b.n	8002310 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002312:	2300      	movs	r3, #0
 8002314:	61fb      	str	r3, [r7, #28]
 8002316:	e012      	b.n	800233e <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002318:	68ba      	ldr	r2, [r7, #8]
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	4413      	add	r3, r2
 800231e:	7819      	ldrb	r1, [r3, #0]
 8002320:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	4413      	add	r3, r2
 8002326:	3334      	adds	r3, #52	; 0x34
 8002328:	460a      	mov	r2, r1
 800232a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800232c:	68ba      	ldr	r2, [r7, #8]
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	4413      	add	r3, r2
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d006      	beq.n	8002346 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	3301      	adds	r3, #1
 800233c:	61fb      	str	r3, [r7, #28]
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	2b0f      	cmp	r3, #15
 8002342:	d9e9      	bls.n	8002318 <prvInitialiseNewTask+0x5e>
 8002344:	e000      	b.n	8002348 <prvInitialiseNewTask+0x8e>
		{
			break;
 8002346:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800234a:	2200      	movs	r2, #0
 800234c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002352:	2b37      	cmp	r3, #55	; 0x37
 8002354:	d901      	bls.n	800235a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002356:	2337      	movs	r3, #55	; 0x37
 8002358:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800235a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800235c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800235e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002362:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002364:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002368:	2200      	movs	r2, #0
 800236a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800236c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800236e:	3304      	adds	r3, #4
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff f98c 	bl	800168e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002378:	3318      	adds	r3, #24
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff f987 	bl	800168e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002382:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002384:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002388:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800238c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800238e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002392:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002394:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002398:	2200      	movs	r2, #0
 800239a:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800239c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800239e:	2200      	movs	r2, #0
 80023a0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80023a4:	683a      	ldr	r2, [r7, #0]
 80023a6:	68f9      	ldr	r1, [r7, #12]
 80023a8:	69b8      	ldr	r0, [r7, #24]
 80023aa:	f001 f8ef 	bl	800358c <pxPortInitialiseStack>
 80023ae:	4602      	mov	r2, r0
 80023b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023b2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80023b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d002      	beq.n	80023c0 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80023ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80023be:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80023c0:	bf00      	nop
 80023c2:	3720      	adds	r7, #32
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80023d0:	f001 f9cc 	bl	800376c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80023d4:	4b2d      	ldr	r3, [pc, #180]	; (800248c <prvAddNewTaskToReadyList+0xc4>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	3301      	adds	r3, #1
 80023da:	4a2c      	ldr	r2, [pc, #176]	; (800248c <prvAddNewTaskToReadyList+0xc4>)
 80023dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80023de:	4b2c      	ldr	r3, [pc, #176]	; (8002490 <prvAddNewTaskToReadyList+0xc8>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d109      	bne.n	80023fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80023e6:	4a2a      	ldr	r2, [pc, #168]	; (8002490 <prvAddNewTaskToReadyList+0xc8>)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80023ec:	4b27      	ldr	r3, [pc, #156]	; (800248c <prvAddNewTaskToReadyList+0xc4>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d110      	bne.n	8002416 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80023f4:	f000 fc16 	bl	8002c24 <prvInitialiseTaskLists>
 80023f8:	e00d      	b.n	8002416 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80023fa:	4b26      	ldr	r3, [pc, #152]	; (8002494 <prvAddNewTaskToReadyList+0xcc>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d109      	bne.n	8002416 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002402:	4b23      	ldr	r3, [pc, #140]	; (8002490 <prvAddNewTaskToReadyList+0xc8>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800240c:	429a      	cmp	r2, r3
 800240e:	d802      	bhi.n	8002416 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002410:	4a1f      	ldr	r2, [pc, #124]	; (8002490 <prvAddNewTaskToReadyList+0xc8>)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002416:	4b20      	ldr	r3, [pc, #128]	; (8002498 <prvAddNewTaskToReadyList+0xd0>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	3301      	adds	r3, #1
 800241c:	4a1e      	ldr	r2, [pc, #120]	; (8002498 <prvAddNewTaskToReadyList+0xd0>)
 800241e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002420:	4b1d      	ldr	r3, [pc, #116]	; (8002498 <prvAddNewTaskToReadyList+0xd0>)
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800242c:	4b1b      	ldr	r3, [pc, #108]	; (800249c <prvAddNewTaskToReadyList+0xd4>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	429a      	cmp	r2, r3
 8002432:	d903      	bls.n	800243c <prvAddNewTaskToReadyList+0x74>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002438:	4a18      	ldr	r2, [pc, #96]	; (800249c <prvAddNewTaskToReadyList+0xd4>)
 800243a:	6013      	str	r3, [r2, #0]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002440:	4613      	mov	r3, r2
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	4413      	add	r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	4a15      	ldr	r2, [pc, #84]	; (80024a0 <prvAddNewTaskToReadyList+0xd8>)
 800244a:	441a      	add	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	3304      	adds	r3, #4
 8002450:	4619      	mov	r1, r3
 8002452:	4610      	mov	r0, r2
 8002454:	f7ff f927 	bl	80016a6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002458:	f001 f9b8 	bl	80037cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800245c:	4b0d      	ldr	r3, [pc, #52]	; (8002494 <prvAddNewTaskToReadyList+0xcc>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d00e      	beq.n	8002482 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002464:	4b0a      	ldr	r3, [pc, #40]	; (8002490 <prvAddNewTaskToReadyList+0xc8>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800246e:	429a      	cmp	r2, r3
 8002470:	d207      	bcs.n	8002482 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002472:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <prvAddNewTaskToReadyList+0xdc>)
 8002474:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002478:	601a      	str	r2, [r3, #0]
 800247a:	f3bf 8f4f 	dsb	sy
 800247e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002482:	bf00      	nop
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	20000c08 	.word	0x20000c08
 8002490:	20000734 	.word	0x20000734
 8002494:	20000c14 	.word	0x20000c14
 8002498:	20000c24 	.word	0x20000c24
 800249c:	20000c10 	.word	0x20000c10
 80024a0:	20000738 	.word	0x20000738
 80024a4:	e000ed04 	.word	0xe000ed04

080024a8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80024b0:	2300      	movs	r3, #0
 80024b2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d017      	beq.n	80024ea <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80024ba:	4b13      	ldr	r3, [pc, #76]	; (8002508 <vTaskDelay+0x60>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d00a      	beq.n	80024d8 <vTaskDelay+0x30>
	__asm volatile
 80024c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024c6:	f383 8811 	msr	BASEPRI, r3
 80024ca:	f3bf 8f6f 	isb	sy
 80024ce:	f3bf 8f4f 	dsb	sy
 80024d2:	60bb      	str	r3, [r7, #8]
}
 80024d4:	bf00      	nop
 80024d6:	e7fe      	b.n	80024d6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80024d8:	f000 f880 	bl	80025dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80024dc:	2100      	movs	r1, #0
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f000 fcee 	bl	8002ec0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80024e4:	f000 f888 	bl	80025f8 <xTaskResumeAll>
 80024e8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d107      	bne.n	8002500 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80024f0:	4b06      	ldr	r3, [pc, #24]	; (800250c <vTaskDelay+0x64>)
 80024f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024f6:	601a      	str	r2, [r3, #0]
 80024f8:	f3bf 8f4f 	dsb	sy
 80024fc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002500:	bf00      	nop
 8002502:	3710      	adds	r7, #16
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	20000c30 	.word	0x20000c30
 800250c:	e000ed04 	.word	0xe000ed04

08002510 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b08a      	sub	sp, #40	; 0x28
 8002514:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002516:	2300      	movs	r3, #0
 8002518:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800251a:	2300      	movs	r3, #0
 800251c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800251e:	463a      	mov	r2, r7
 8002520:	1d39      	adds	r1, r7, #4
 8002522:	f107 0308 	add.w	r3, r7, #8
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff f860 	bl	80015ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800252c:	6839      	ldr	r1, [r7, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68ba      	ldr	r2, [r7, #8]
 8002532:	9202      	str	r2, [sp, #8]
 8002534:	9301      	str	r3, [sp, #4]
 8002536:	2300      	movs	r3, #0
 8002538:	9300      	str	r3, [sp, #0]
 800253a:	2300      	movs	r3, #0
 800253c:	460a      	mov	r2, r1
 800253e:	4921      	ldr	r1, [pc, #132]	; (80025c4 <vTaskStartScheduler+0xb4>)
 8002540:	4821      	ldr	r0, [pc, #132]	; (80025c8 <vTaskStartScheduler+0xb8>)
 8002542:	f7ff fe19 	bl	8002178 <xTaskCreateStatic>
 8002546:	4603      	mov	r3, r0
 8002548:	4a20      	ldr	r2, [pc, #128]	; (80025cc <vTaskStartScheduler+0xbc>)
 800254a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800254c:	4b1f      	ldr	r3, [pc, #124]	; (80025cc <vTaskStartScheduler+0xbc>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d002      	beq.n	800255a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002554:	2301      	movs	r3, #1
 8002556:	617b      	str	r3, [r7, #20]
 8002558:	e001      	b.n	800255e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800255a:	2300      	movs	r3, #0
 800255c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d102      	bne.n	800256a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002564:	f000 fd00 	bl	8002f68 <xTimerCreateTimerTask>
 8002568:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d116      	bne.n	800259e <vTaskStartScheduler+0x8e>
	__asm volatile
 8002570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002574:	f383 8811 	msr	BASEPRI, r3
 8002578:	f3bf 8f6f 	isb	sy
 800257c:	f3bf 8f4f 	dsb	sy
 8002580:	613b      	str	r3, [r7, #16]
}
 8002582:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002584:	4b12      	ldr	r3, [pc, #72]	; (80025d0 <vTaskStartScheduler+0xc0>)
 8002586:	f04f 32ff 	mov.w	r2, #4294967295
 800258a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800258c:	4b11      	ldr	r3, [pc, #68]	; (80025d4 <vTaskStartScheduler+0xc4>)
 800258e:	2201      	movs	r2, #1
 8002590:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002592:	4b11      	ldr	r3, [pc, #68]	; (80025d8 <vTaskStartScheduler+0xc8>)
 8002594:	2200      	movs	r2, #0
 8002596:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002598:	f001 f876 	bl	8003688 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800259c:	e00e      	b.n	80025bc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a4:	d10a      	bne.n	80025bc <vTaskStartScheduler+0xac>
	__asm volatile
 80025a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025aa:	f383 8811 	msr	BASEPRI, r3
 80025ae:	f3bf 8f6f 	isb	sy
 80025b2:	f3bf 8f4f 	dsb	sy
 80025b6:	60fb      	str	r3, [r7, #12]
}
 80025b8:	bf00      	nop
 80025ba:	e7fe      	b.n	80025ba <vTaskStartScheduler+0xaa>
}
 80025bc:	bf00      	nop
 80025be:	3718      	adds	r7, #24
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	08003db8 	.word	0x08003db8
 80025c8:	08002bf5 	.word	0x08002bf5
 80025cc:	20000c2c 	.word	0x20000c2c
 80025d0:	20000c28 	.word	0x20000c28
 80025d4:	20000c14 	.word	0x20000c14
 80025d8:	20000c0c 	.word	0x20000c0c

080025dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80025e0:	4b04      	ldr	r3, [pc, #16]	; (80025f4 <vTaskSuspendAll+0x18>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	3301      	adds	r3, #1
 80025e6:	4a03      	ldr	r2, [pc, #12]	; (80025f4 <vTaskSuspendAll+0x18>)
 80025e8:	6013      	str	r3, [r2, #0]
}
 80025ea:	bf00      	nop
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bc80      	pop	{r7}
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	20000c30 	.word	0x20000c30

080025f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80025fe:	2300      	movs	r3, #0
 8002600:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002602:	2300      	movs	r3, #0
 8002604:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002606:	4b42      	ldr	r3, [pc, #264]	; (8002710 <xTaskResumeAll+0x118>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d10a      	bne.n	8002624 <xTaskResumeAll+0x2c>
	__asm volatile
 800260e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002612:	f383 8811 	msr	BASEPRI, r3
 8002616:	f3bf 8f6f 	isb	sy
 800261a:	f3bf 8f4f 	dsb	sy
 800261e:	603b      	str	r3, [r7, #0]
}
 8002620:	bf00      	nop
 8002622:	e7fe      	b.n	8002622 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002624:	f001 f8a2 	bl	800376c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002628:	4b39      	ldr	r3, [pc, #228]	; (8002710 <xTaskResumeAll+0x118>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	3b01      	subs	r3, #1
 800262e:	4a38      	ldr	r2, [pc, #224]	; (8002710 <xTaskResumeAll+0x118>)
 8002630:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002632:	4b37      	ldr	r3, [pc, #220]	; (8002710 <xTaskResumeAll+0x118>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d162      	bne.n	8002700 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800263a:	4b36      	ldr	r3, [pc, #216]	; (8002714 <xTaskResumeAll+0x11c>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d05e      	beq.n	8002700 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002642:	e02f      	b.n	80026a4 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002644:	4b34      	ldr	r3, [pc, #208]	; (8002718 <xTaskResumeAll+0x120>)
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	3318      	adds	r3, #24
 8002650:	4618      	mov	r0, r3
 8002652:	f7ff f883 	bl	800175c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	3304      	adds	r3, #4
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff f87e 	bl	800175c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002664:	4b2d      	ldr	r3, [pc, #180]	; (800271c <xTaskResumeAll+0x124>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	429a      	cmp	r2, r3
 800266a:	d903      	bls.n	8002674 <xTaskResumeAll+0x7c>
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002670:	4a2a      	ldr	r2, [pc, #168]	; (800271c <xTaskResumeAll+0x124>)
 8002672:	6013      	str	r3, [r2, #0]
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002678:	4613      	mov	r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	4413      	add	r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	4a27      	ldr	r2, [pc, #156]	; (8002720 <xTaskResumeAll+0x128>)
 8002682:	441a      	add	r2, r3
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	3304      	adds	r3, #4
 8002688:	4619      	mov	r1, r3
 800268a:	4610      	mov	r0, r2
 800268c:	f7ff f80b 	bl	80016a6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002694:	4b23      	ldr	r3, [pc, #140]	; (8002724 <xTaskResumeAll+0x12c>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269a:	429a      	cmp	r2, r3
 800269c:	d302      	bcc.n	80026a4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800269e:	4b22      	ldr	r3, [pc, #136]	; (8002728 <xTaskResumeAll+0x130>)
 80026a0:	2201      	movs	r2, #1
 80026a2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80026a4:	4b1c      	ldr	r3, [pc, #112]	; (8002718 <xTaskResumeAll+0x120>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d1cb      	bne.n	8002644 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80026b2:	f000 fb55 	bl	8002d60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80026b6:	4b1d      	ldr	r3, [pc, #116]	; (800272c <xTaskResumeAll+0x134>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d010      	beq.n	80026e4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80026c2:	f000 f845 	bl	8002750 <xTaskIncrementTick>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d002      	beq.n	80026d2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80026cc:	4b16      	ldr	r3, [pc, #88]	; (8002728 <xTaskResumeAll+0x130>)
 80026ce:	2201      	movs	r2, #1
 80026d0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	3b01      	subs	r3, #1
 80026d6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d1f1      	bne.n	80026c2 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 80026de:	4b13      	ldr	r3, [pc, #76]	; (800272c <xTaskResumeAll+0x134>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80026e4:	4b10      	ldr	r3, [pc, #64]	; (8002728 <xTaskResumeAll+0x130>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d009      	beq.n	8002700 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80026ec:	2301      	movs	r3, #1
 80026ee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80026f0:	4b0f      	ldr	r3, [pc, #60]	; (8002730 <xTaskResumeAll+0x138>)
 80026f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026f6:	601a      	str	r2, [r3, #0]
 80026f8:	f3bf 8f4f 	dsb	sy
 80026fc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002700:	f001 f864 	bl	80037cc <vPortExitCritical>

	return xAlreadyYielded;
 8002704:	68bb      	ldr	r3, [r7, #8]
}
 8002706:	4618      	mov	r0, r3
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	20000c30 	.word	0x20000c30
 8002714:	20000c08 	.word	0x20000c08
 8002718:	20000bc8 	.word	0x20000bc8
 800271c:	20000c10 	.word	0x20000c10
 8002720:	20000738 	.word	0x20000738
 8002724:	20000734 	.word	0x20000734
 8002728:	20000c1c 	.word	0x20000c1c
 800272c:	20000c18 	.word	0x20000c18
 8002730:	e000ed04 	.word	0xe000ed04

08002734 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800273a:	4b04      	ldr	r3, [pc, #16]	; (800274c <xTaskGetTickCount+0x18>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002740:	687b      	ldr	r3, [r7, #4]
}
 8002742:	4618      	mov	r0, r3
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr
 800274c:	20000c0c 	.word	0x20000c0c

08002750 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002756:	2300      	movs	r3, #0
 8002758:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800275a:	4b51      	ldr	r3, [pc, #324]	; (80028a0 <xTaskIncrementTick+0x150>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2b00      	cmp	r3, #0
 8002760:	f040 808e 	bne.w	8002880 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002764:	4b4f      	ldr	r3, [pc, #316]	; (80028a4 <xTaskIncrementTick+0x154>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	3301      	adds	r3, #1
 800276a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800276c:	4a4d      	ldr	r2, [pc, #308]	; (80028a4 <xTaskIncrementTick+0x154>)
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d120      	bne.n	80027ba <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002778:	4b4b      	ldr	r3, [pc, #300]	; (80028a8 <xTaskIncrementTick+0x158>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00a      	beq.n	8002798 <xTaskIncrementTick+0x48>
	__asm volatile
 8002782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002786:	f383 8811 	msr	BASEPRI, r3
 800278a:	f3bf 8f6f 	isb	sy
 800278e:	f3bf 8f4f 	dsb	sy
 8002792:	603b      	str	r3, [r7, #0]
}
 8002794:	bf00      	nop
 8002796:	e7fe      	b.n	8002796 <xTaskIncrementTick+0x46>
 8002798:	4b43      	ldr	r3, [pc, #268]	; (80028a8 <xTaskIncrementTick+0x158>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	60fb      	str	r3, [r7, #12]
 800279e:	4b43      	ldr	r3, [pc, #268]	; (80028ac <xTaskIncrementTick+0x15c>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a41      	ldr	r2, [pc, #260]	; (80028a8 <xTaskIncrementTick+0x158>)
 80027a4:	6013      	str	r3, [r2, #0]
 80027a6:	4a41      	ldr	r2, [pc, #260]	; (80028ac <xTaskIncrementTick+0x15c>)
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6013      	str	r3, [r2, #0]
 80027ac:	4b40      	ldr	r3, [pc, #256]	; (80028b0 <xTaskIncrementTick+0x160>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	3301      	adds	r3, #1
 80027b2:	4a3f      	ldr	r2, [pc, #252]	; (80028b0 <xTaskIncrementTick+0x160>)
 80027b4:	6013      	str	r3, [r2, #0]
 80027b6:	f000 fad3 	bl	8002d60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80027ba:	4b3e      	ldr	r3, [pc, #248]	; (80028b4 <xTaskIncrementTick+0x164>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d34e      	bcc.n	8002862 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80027c4:	4b38      	ldr	r3, [pc, #224]	; (80028a8 <xTaskIncrementTick+0x158>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d101      	bne.n	80027d2 <xTaskIncrementTick+0x82>
 80027ce:	2301      	movs	r3, #1
 80027d0:	e000      	b.n	80027d4 <xTaskIncrementTick+0x84>
 80027d2:	2300      	movs	r3, #0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d004      	beq.n	80027e2 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027d8:	4b36      	ldr	r3, [pc, #216]	; (80028b4 <xTaskIncrementTick+0x164>)
 80027da:	f04f 32ff 	mov.w	r2, #4294967295
 80027de:	601a      	str	r2, [r3, #0]
					break;
 80027e0:	e03f      	b.n	8002862 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80027e2:	4b31      	ldr	r3, [pc, #196]	; (80028a8 <xTaskIncrementTick+0x158>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80027f2:	693a      	ldr	r2, [r7, #16]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d203      	bcs.n	8002802 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80027fa:	4a2e      	ldr	r2, [pc, #184]	; (80028b4 <xTaskIncrementTick+0x164>)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6013      	str	r3, [r2, #0]
						break;
 8002800:	e02f      	b.n	8002862 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	3304      	adds	r3, #4
 8002806:	4618      	mov	r0, r3
 8002808:	f7fe ffa8 	bl	800175c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002810:	2b00      	cmp	r3, #0
 8002812:	d004      	beq.n	800281e <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	3318      	adds	r3, #24
 8002818:	4618      	mov	r0, r3
 800281a:	f7fe ff9f 	bl	800175c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002822:	4b25      	ldr	r3, [pc, #148]	; (80028b8 <xTaskIncrementTick+0x168>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	429a      	cmp	r2, r3
 8002828:	d903      	bls.n	8002832 <xTaskIncrementTick+0xe2>
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800282e:	4a22      	ldr	r2, [pc, #136]	; (80028b8 <xTaskIncrementTick+0x168>)
 8002830:	6013      	str	r3, [r2, #0]
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002836:	4613      	mov	r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	4413      	add	r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	4a1f      	ldr	r2, [pc, #124]	; (80028bc <xTaskIncrementTick+0x16c>)
 8002840:	441a      	add	r2, r3
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	3304      	adds	r3, #4
 8002846:	4619      	mov	r1, r3
 8002848:	4610      	mov	r0, r2
 800284a:	f7fe ff2c 	bl	80016a6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002852:	4b1b      	ldr	r3, [pc, #108]	; (80028c0 <xTaskIncrementTick+0x170>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002858:	429a      	cmp	r2, r3
 800285a:	d3b3      	bcc.n	80027c4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800285c:	2301      	movs	r3, #1
 800285e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002860:	e7b0      	b.n	80027c4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002862:	4b17      	ldr	r3, [pc, #92]	; (80028c0 <xTaskIncrementTick+0x170>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002868:	4914      	ldr	r1, [pc, #80]	; (80028bc <xTaskIncrementTick+0x16c>)
 800286a:	4613      	mov	r3, r2
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	4413      	add	r3, r2
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	440b      	add	r3, r1
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d907      	bls.n	800288a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800287a:	2301      	movs	r3, #1
 800287c:	617b      	str	r3, [r7, #20]
 800287e:	e004      	b.n	800288a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002880:	4b10      	ldr	r3, [pc, #64]	; (80028c4 <xTaskIncrementTick+0x174>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	3301      	adds	r3, #1
 8002886:	4a0f      	ldr	r2, [pc, #60]	; (80028c4 <xTaskIncrementTick+0x174>)
 8002888:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800288a:	4b0f      	ldr	r3, [pc, #60]	; (80028c8 <xTaskIncrementTick+0x178>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8002892:	2301      	movs	r3, #1
 8002894:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002896:	697b      	ldr	r3, [r7, #20]
}
 8002898:	4618      	mov	r0, r3
 800289a:	3718      	adds	r7, #24
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	20000c30 	.word	0x20000c30
 80028a4:	20000c0c 	.word	0x20000c0c
 80028a8:	20000bc0 	.word	0x20000bc0
 80028ac:	20000bc4 	.word	0x20000bc4
 80028b0:	20000c20 	.word	0x20000c20
 80028b4:	20000c28 	.word	0x20000c28
 80028b8:	20000c10 	.word	0x20000c10
 80028bc:	20000738 	.word	0x20000738
 80028c0:	20000734 	.word	0x20000734
 80028c4:	20000c18 	.word	0x20000c18
 80028c8:	20000c1c 	.word	0x20000c1c

080028cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80028d2:	4b27      	ldr	r3, [pc, #156]	; (8002970 <vTaskSwitchContext+0xa4>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80028da:	4b26      	ldr	r3, [pc, #152]	; (8002974 <vTaskSwitchContext+0xa8>)
 80028dc:	2201      	movs	r2, #1
 80028de:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80028e0:	e041      	b.n	8002966 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80028e2:	4b24      	ldr	r3, [pc, #144]	; (8002974 <vTaskSwitchContext+0xa8>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80028e8:	4b23      	ldr	r3, [pc, #140]	; (8002978 <vTaskSwitchContext+0xac>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	e010      	b.n	8002912 <vTaskSwitchContext+0x46>
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d10a      	bne.n	800290c <vTaskSwitchContext+0x40>
	__asm volatile
 80028f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028fa:	f383 8811 	msr	BASEPRI, r3
 80028fe:	f3bf 8f6f 	isb	sy
 8002902:	f3bf 8f4f 	dsb	sy
 8002906:	607b      	str	r3, [r7, #4]
}
 8002908:	bf00      	nop
 800290a:	e7fe      	b.n	800290a <vTaskSwitchContext+0x3e>
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	3b01      	subs	r3, #1
 8002910:	60fb      	str	r3, [r7, #12]
 8002912:	491a      	ldr	r1, [pc, #104]	; (800297c <vTaskSwitchContext+0xb0>)
 8002914:	68fa      	ldr	r2, [r7, #12]
 8002916:	4613      	mov	r3, r2
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	4413      	add	r3, r2
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	440b      	add	r3, r1
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d0e4      	beq.n	80028f0 <vTaskSwitchContext+0x24>
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	4613      	mov	r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	4413      	add	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	4a12      	ldr	r2, [pc, #72]	; (800297c <vTaskSwitchContext+0xb0>)
 8002932:	4413      	add	r3, r2
 8002934:	60bb      	str	r3, [r7, #8]
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	605a      	str	r2, [r3, #4]
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	685a      	ldr	r2, [r3, #4]
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	3308      	adds	r3, #8
 8002948:	429a      	cmp	r2, r3
 800294a:	d104      	bne.n	8002956 <vTaskSwitchContext+0x8a>
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	685a      	ldr	r2, [r3, #4]
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	605a      	str	r2, [r3, #4]
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	4a08      	ldr	r2, [pc, #32]	; (8002980 <vTaskSwitchContext+0xb4>)
 800295e:	6013      	str	r3, [r2, #0]
 8002960:	4a05      	ldr	r2, [pc, #20]	; (8002978 <vTaskSwitchContext+0xac>)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6013      	str	r3, [r2, #0]
}
 8002966:	bf00      	nop
 8002968:	3714      	adds	r7, #20
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr
 8002970:	20000c30 	.word	0x20000c30
 8002974:	20000c1c 	.word	0x20000c1c
 8002978:	20000c10 	.word	0x20000c10
 800297c:	20000738 	.word	0x20000738
 8002980:	20000734 	.word	0x20000734

08002984 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d10a      	bne.n	80029aa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8002994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002998:	f383 8811 	msr	BASEPRI, r3
 800299c:	f3bf 8f6f 	isb	sy
 80029a0:	f3bf 8f4f 	dsb	sy
 80029a4:	60fb      	str	r3, [r7, #12]
}
 80029a6:	bf00      	nop
 80029a8:	e7fe      	b.n	80029a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80029aa:	4b07      	ldr	r3, [pc, #28]	; (80029c8 <vTaskPlaceOnEventList+0x44>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	3318      	adds	r3, #24
 80029b0:	4619      	mov	r1, r3
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f7fe fe9a 	bl	80016ec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80029b8:	2101      	movs	r1, #1
 80029ba:	6838      	ldr	r0, [r7, #0]
 80029bc:	f000 fa80 	bl	8002ec0 <prvAddCurrentTaskToDelayedList>
}
 80029c0:	bf00      	nop
 80029c2:	3710      	adds	r7, #16
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	20000734 	.word	0x20000734

080029cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d10a      	bne.n	80029f4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80029de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029e2:	f383 8811 	msr	BASEPRI, r3
 80029e6:	f3bf 8f6f 	isb	sy
 80029ea:	f3bf 8f4f 	dsb	sy
 80029ee:	617b      	str	r3, [r7, #20]
}
 80029f0:	bf00      	nop
 80029f2:	e7fe      	b.n	80029f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80029f4:	4b0a      	ldr	r3, [pc, #40]	; (8002a20 <vTaskPlaceOnEventListRestricted+0x54>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	3318      	adds	r3, #24
 80029fa:	4619      	mov	r1, r3
 80029fc:	68f8      	ldr	r0, [r7, #12]
 80029fe:	f7fe fe52 	bl	80016a6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d002      	beq.n	8002a0e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8002a08:	f04f 33ff 	mov.w	r3, #4294967295
 8002a0c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002a0e:	6879      	ldr	r1, [r7, #4]
 8002a10:	68b8      	ldr	r0, [r7, #8]
 8002a12:	f000 fa55 	bl	8002ec0 <prvAddCurrentTaskToDelayedList>
	}
 8002a16:	bf00      	nop
 8002a18:	3718      	adds	r7, #24
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	20000734 	.word	0x20000734

08002a24 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d10a      	bne.n	8002a50 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8002a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a3e:	f383 8811 	msr	BASEPRI, r3
 8002a42:	f3bf 8f6f 	isb	sy
 8002a46:	f3bf 8f4f 	dsb	sy
 8002a4a:	60fb      	str	r3, [r7, #12]
}
 8002a4c:	bf00      	nop
 8002a4e:	e7fe      	b.n	8002a4e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	3318      	adds	r3, #24
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7fe fe81 	bl	800175c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a5a:	4b1e      	ldr	r3, [pc, #120]	; (8002ad4 <xTaskRemoveFromEventList+0xb0>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d11d      	bne.n	8002a9e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	3304      	adds	r3, #4
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7fe fe78 	bl	800175c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a70:	4b19      	ldr	r3, [pc, #100]	; (8002ad8 <xTaskRemoveFromEventList+0xb4>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d903      	bls.n	8002a80 <xTaskRemoveFromEventList+0x5c>
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a7c:	4a16      	ldr	r2, [pc, #88]	; (8002ad8 <xTaskRemoveFromEventList+0xb4>)
 8002a7e:	6013      	str	r3, [r2, #0]
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a84:	4613      	mov	r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	4413      	add	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	4a13      	ldr	r2, [pc, #76]	; (8002adc <xTaskRemoveFromEventList+0xb8>)
 8002a8e:	441a      	add	r2, r3
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	3304      	adds	r3, #4
 8002a94:	4619      	mov	r1, r3
 8002a96:	4610      	mov	r0, r2
 8002a98:	f7fe fe05 	bl	80016a6 <vListInsertEnd>
 8002a9c:	e005      	b.n	8002aaa <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	3318      	adds	r3, #24
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	480e      	ldr	r0, [pc, #56]	; (8002ae0 <xTaskRemoveFromEventList+0xbc>)
 8002aa6:	f7fe fdfe 	bl	80016a6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002aae:	4b0d      	ldr	r3, [pc, #52]	; (8002ae4 <xTaskRemoveFromEventList+0xc0>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d905      	bls.n	8002ac4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002abc:	4b0a      	ldr	r3, [pc, #40]	; (8002ae8 <xTaskRemoveFromEventList+0xc4>)
 8002abe:	2201      	movs	r2, #1
 8002ac0:	601a      	str	r2, [r3, #0]
 8002ac2:	e001      	b.n	8002ac8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8002ac8:	697b      	ldr	r3, [r7, #20]
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3718      	adds	r7, #24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	20000c30 	.word	0x20000c30
 8002ad8:	20000c10 	.word	0x20000c10
 8002adc:	20000738 	.word	0x20000738
 8002ae0:	20000bc8 	.word	0x20000bc8
 8002ae4:	20000734 	.word	0x20000734
 8002ae8:	20000c1c 	.word	0x20000c1c

08002aec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002af4:	4b06      	ldr	r3, [pc, #24]	; (8002b10 <vTaskInternalSetTimeOutState+0x24>)
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002afc:	4b05      	ldr	r3, [pc, #20]	; (8002b14 <vTaskInternalSetTimeOutState+0x28>)
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	605a      	str	r2, [r3, #4]
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bc80      	pop	{r7}
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	20000c20 	.word	0x20000c20
 8002b14:	20000c0c 	.word	0x20000c0c

08002b18 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b088      	sub	sp, #32
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d10a      	bne.n	8002b3e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8002b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b2c:	f383 8811 	msr	BASEPRI, r3
 8002b30:	f3bf 8f6f 	isb	sy
 8002b34:	f3bf 8f4f 	dsb	sy
 8002b38:	613b      	str	r3, [r7, #16]
}
 8002b3a:	bf00      	nop
 8002b3c:	e7fe      	b.n	8002b3c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d10a      	bne.n	8002b5a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8002b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b48:	f383 8811 	msr	BASEPRI, r3
 8002b4c:	f3bf 8f6f 	isb	sy
 8002b50:	f3bf 8f4f 	dsb	sy
 8002b54:	60fb      	str	r3, [r7, #12]
}
 8002b56:	bf00      	nop
 8002b58:	e7fe      	b.n	8002b58 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8002b5a:	f000 fe07 	bl	800376c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002b5e:	4b1d      	ldr	r3, [pc, #116]	; (8002bd4 <xTaskCheckForTimeOut+0xbc>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b76:	d102      	bne.n	8002b7e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	61fb      	str	r3, [r7, #28]
 8002b7c:	e023      	b.n	8002bc6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	4b15      	ldr	r3, [pc, #84]	; (8002bd8 <xTaskCheckForTimeOut+0xc0>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d007      	beq.n	8002b9a <xTaskCheckForTimeOut+0x82>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d302      	bcc.n	8002b9a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002b94:	2301      	movs	r3, #1
 8002b96:	61fb      	str	r3, [r7, #28]
 8002b98:	e015      	b.n	8002bc6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	697a      	ldr	r2, [r7, #20]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d20b      	bcs.n	8002bbc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	1ad2      	subs	r2, r2, r3
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f7ff ff9b 	bl	8002aec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	61fb      	str	r3, [r7, #28]
 8002bba:	e004      	b.n	8002bc6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002bc6:	f000 fe01 	bl	80037cc <vPortExitCritical>

	return xReturn;
 8002bca:	69fb      	ldr	r3, [r7, #28]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3720      	adds	r7, #32
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	20000c0c 	.word	0x20000c0c
 8002bd8:	20000c20 	.word	0x20000c20

08002bdc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002be0:	4b03      	ldr	r3, [pc, #12]	; (8002bf0 <vTaskMissedYield+0x14>)
 8002be2:	2201      	movs	r2, #1
 8002be4:	601a      	str	r2, [r3, #0]
}
 8002be6:	bf00      	nop
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bc80      	pop	{r7}
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	20000c1c 	.word	0x20000c1c

08002bf4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002bfc:	f000 f852 	bl	8002ca4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002c00:	4b06      	ldr	r3, [pc, #24]	; (8002c1c <prvIdleTask+0x28>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d9f9      	bls.n	8002bfc <prvIdleTask+0x8>
			{
				taskYIELD();
 8002c08:	4b05      	ldr	r3, [pc, #20]	; (8002c20 <prvIdleTask+0x2c>)
 8002c0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	f3bf 8f4f 	dsb	sy
 8002c14:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002c18:	e7f0      	b.n	8002bfc <prvIdleTask+0x8>
 8002c1a:	bf00      	nop
 8002c1c:	20000738 	.word	0x20000738
 8002c20:	e000ed04 	.word	0xe000ed04

08002c24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	607b      	str	r3, [r7, #4]
 8002c2e:	e00c      	b.n	8002c4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	4613      	mov	r3, r2
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	4413      	add	r3, r2
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	4a12      	ldr	r2, [pc, #72]	; (8002c84 <prvInitialiseTaskLists+0x60>)
 8002c3c:	4413      	add	r3, r2
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7fe fd06 	bl	8001650 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	3301      	adds	r3, #1
 8002c48:	607b      	str	r3, [r7, #4]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2b37      	cmp	r3, #55	; 0x37
 8002c4e:	d9ef      	bls.n	8002c30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002c50:	480d      	ldr	r0, [pc, #52]	; (8002c88 <prvInitialiseTaskLists+0x64>)
 8002c52:	f7fe fcfd 	bl	8001650 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002c56:	480d      	ldr	r0, [pc, #52]	; (8002c8c <prvInitialiseTaskLists+0x68>)
 8002c58:	f7fe fcfa 	bl	8001650 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002c5c:	480c      	ldr	r0, [pc, #48]	; (8002c90 <prvInitialiseTaskLists+0x6c>)
 8002c5e:	f7fe fcf7 	bl	8001650 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002c62:	480c      	ldr	r0, [pc, #48]	; (8002c94 <prvInitialiseTaskLists+0x70>)
 8002c64:	f7fe fcf4 	bl	8001650 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002c68:	480b      	ldr	r0, [pc, #44]	; (8002c98 <prvInitialiseTaskLists+0x74>)
 8002c6a:	f7fe fcf1 	bl	8001650 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002c6e:	4b0b      	ldr	r3, [pc, #44]	; (8002c9c <prvInitialiseTaskLists+0x78>)
 8002c70:	4a05      	ldr	r2, [pc, #20]	; (8002c88 <prvInitialiseTaskLists+0x64>)
 8002c72:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002c74:	4b0a      	ldr	r3, [pc, #40]	; (8002ca0 <prvInitialiseTaskLists+0x7c>)
 8002c76:	4a05      	ldr	r2, [pc, #20]	; (8002c8c <prvInitialiseTaskLists+0x68>)
 8002c78:	601a      	str	r2, [r3, #0]
}
 8002c7a:	bf00      	nop
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	20000738 	.word	0x20000738
 8002c88:	20000b98 	.word	0x20000b98
 8002c8c:	20000bac 	.word	0x20000bac
 8002c90:	20000bc8 	.word	0x20000bc8
 8002c94:	20000bdc 	.word	0x20000bdc
 8002c98:	20000bf4 	.word	0x20000bf4
 8002c9c:	20000bc0 	.word	0x20000bc0
 8002ca0:	20000bc4 	.word	0x20000bc4

08002ca4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002caa:	e019      	b.n	8002ce0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002cac:	f000 fd5e 	bl	800376c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002cb0:	4b10      	ldr	r3, [pc, #64]	; (8002cf4 <prvCheckTasksWaitingTermination+0x50>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	3304      	adds	r3, #4
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7fe fd4d 	bl	800175c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002cc2:	4b0d      	ldr	r3, [pc, #52]	; (8002cf8 <prvCheckTasksWaitingTermination+0x54>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	3b01      	subs	r3, #1
 8002cc8:	4a0b      	ldr	r2, [pc, #44]	; (8002cf8 <prvCheckTasksWaitingTermination+0x54>)
 8002cca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002ccc:	4b0b      	ldr	r3, [pc, #44]	; (8002cfc <prvCheckTasksWaitingTermination+0x58>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	4a0a      	ldr	r2, [pc, #40]	; (8002cfc <prvCheckTasksWaitingTermination+0x58>)
 8002cd4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002cd6:	f000 fd79 	bl	80037cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f000 f810 	bl	8002d00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002ce0:	4b06      	ldr	r3, [pc, #24]	; (8002cfc <prvCheckTasksWaitingTermination+0x58>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d1e1      	bne.n	8002cac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002ce8:	bf00      	nop
 8002cea:	bf00      	nop
 8002cec:	3708      	adds	r7, #8
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	20000bdc 	.word	0x20000bdc
 8002cf8:	20000c08 	.word	0x20000c08
 8002cfc:	20000bf0 	.word	0x20000bf0

08002d00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d108      	bne.n	8002d24 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d16:	4618      	mov	r0, r3
 8002d18:	f000 feec 	bl	8003af4 <vPortFree>
				vPortFree( pxTCB );
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f000 fee9 	bl	8003af4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002d22:	e018      	b.n	8002d56 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d103      	bne.n	8002d36 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 fee0 	bl	8003af4 <vPortFree>
	}
 8002d34:	e00f      	b.n	8002d56 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d00a      	beq.n	8002d56 <prvDeleteTCB+0x56>
	__asm volatile
 8002d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d44:	f383 8811 	msr	BASEPRI, r3
 8002d48:	f3bf 8f6f 	isb	sy
 8002d4c:	f3bf 8f4f 	dsb	sy
 8002d50:	60fb      	str	r3, [r7, #12]
}
 8002d52:	bf00      	nop
 8002d54:	e7fe      	b.n	8002d54 <prvDeleteTCB+0x54>
	}
 8002d56:	bf00      	nop
 8002d58:	3710      	adds	r7, #16
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
	...

08002d60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d66:	4b0e      	ldr	r3, [pc, #56]	; (8002da0 <prvResetNextTaskUnblockTime+0x40>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d101      	bne.n	8002d74 <prvResetNextTaskUnblockTime+0x14>
 8002d70:	2301      	movs	r3, #1
 8002d72:	e000      	b.n	8002d76 <prvResetNextTaskUnblockTime+0x16>
 8002d74:	2300      	movs	r3, #0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d004      	beq.n	8002d84 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002d7a:	4b0a      	ldr	r3, [pc, #40]	; (8002da4 <prvResetNextTaskUnblockTime+0x44>)
 8002d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d80:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002d82:	e008      	b.n	8002d96 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002d84:	4b06      	ldr	r3, [pc, #24]	; (8002da0 <prvResetNextTaskUnblockTime+0x40>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	4a04      	ldr	r2, [pc, #16]	; (8002da4 <prvResetNextTaskUnblockTime+0x44>)
 8002d94:	6013      	str	r3, [r2, #0]
}
 8002d96:	bf00      	nop
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bc80      	pop	{r7}
 8002d9e:	4770      	bx	lr
 8002da0:	20000bc0 	.word	0x20000bc0
 8002da4:	20000c28 	.word	0x20000c28

08002da8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002dae:	4b0b      	ldr	r3, [pc, #44]	; (8002ddc <xTaskGetSchedulerState+0x34>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d102      	bne.n	8002dbc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002db6:	2301      	movs	r3, #1
 8002db8:	607b      	str	r3, [r7, #4]
 8002dba:	e008      	b.n	8002dce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002dbc:	4b08      	ldr	r3, [pc, #32]	; (8002de0 <xTaskGetSchedulerState+0x38>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d102      	bne.n	8002dca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002dc4:	2302      	movs	r3, #2
 8002dc6:	607b      	str	r3, [r7, #4]
 8002dc8:	e001      	b.n	8002dce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002dce:	687b      	ldr	r3, [r7, #4]
	}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	370c      	adds	r7, #12
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bc80      	pop	{r7}
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	20000c14 	.word	0x20000c14
 8002de0:	20000c30 	.word	0x20000c30

08002de4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b086      	sub	sp, #24
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002df0:	2300      	movs	r3, #0
 8002df2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d056      	beq.n	8002ea8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8002dfa:	4b2e      	ldr	r3, [pc, #184]	; (8002eb4 <xTaskPriorityDisinherit+0xd0>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d00a      	beq.n	8002e1a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8002e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e08:	f383 8811 	msr	BASEPRI, r3
 8002e0c:	f3bf 8f6f 	isb	sy
 8002e10:	f3bf 8f4f 	dsb	sy
 8002e14:	60fb      	str	r3, [r7, #12]
}
 8002e16:	bf00      	nop
 8002e18:	e7fe      	b.n	8002e18 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10a      	bne.n	8002e38 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8002e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e26:	f383 8811 	msr	BASEPRI, r3
 8002e2a:	f3bf 8f6f 	isb	sy
 8002e2e:	f3bf 8f4f 	dsb	sy
 8002e32:	60bb      	str	r3, [r7, #8]
}
 8002e34:	bf00      	nop
 8002e36:	e7fe      	b.n	8002e36 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e3c:	1e5a      	subs	r2, r3, #1
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d02c      	beq.n	8002ea8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d128      	bne.n	8002ea8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	3304      	adds	r3, #4
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7fe fc7e 	bl	800175c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e6c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e78:	4b0f      	ldr	r3, [pc, #60]	; (8002eb8 <xTaskPriorityDisinherit+0xd4>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d903      	bls.n	8002e88 <xTaskPriorityDisinherit+0xa4>
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e84:	4a0c      	ldr	r2, [pc, #48]	; (8002eb8 <xTaskPriorityDisinherit+0xd4>)
 8002e86:	6013      	str	r3, [r2, #0]
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4413      	add	r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	4a09      	ldr	r2, [pc, #36]	; (8002ebc <xTaskPriorityDisinherit+0xd8>)
 8002e96:	441a      	add	r2, r3
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	3304      	adds	r3, #4
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4610      	mov	r0, r2
 8002ea0:	f7fe fc01 	bl	80016a6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002ea8:	697b      	ldr	r3, [r7, #20]
	}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3718      	adds	r7, #24
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	20000734 	.word	0x20000734
 8002eb8:	20000c10 	.word	0x20000c10
 8002ebc:	20000738 	.word	0x20000738

08002ec0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002eca:	4b21      	ldr	r3, [pc, #132]	; (8002f50 <prvAddCurrentTaskToDelayedList+0x90>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002ed0:	4b20      	ldr	r3, [pc, #128]	; (8002f54 <prvAddCurrentTaskToDelayedList+0x94>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	3304      	adds	r3, #4
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7fe fc40 	bl	800175c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee2:	d10a      	bne.n	8002efa <prvAddCurrentTaskToDelayedList+0x3a>
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d007      	beq.n	8002efa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002eea:	4b1a      	ldr	r3, [pc, #104]	; (8002f54 <prvAddCurrentTaskToDelayedList+0x94>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	3304      	adds	r3, #4
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	4819      	ldr	r0, [pc, #100]	; (8002f58 <prvAddCurrentTaskToDelayedList+0x98>)
 8002ef4:	f7fe fbd7 	bl	80016a6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002ef8:	e026      	b.n	8002f48 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4413      	add	r3, r2
 8002f00:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002f02:	4b14      	ldr	r3, [pc, #80]	; (8002f54 <prvAddCurrentTaskToDelayedList+0x94>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	68ba      	ldr	r2, [r7, #8]
 8002f08:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002f0a:	68ba      	ldr	r2, [r7, #8]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d209      	bcs.n	8002f26 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002f12:	4b12      	ldr	r3, [pc, #72]	; (8002f5c <prvAddCurrentTaskToDelayedList+0x9c>)
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	4b0f      	ldr	r3, [pc, #60]	; (8002f54 <prvAddCurrentTaskToDelayedList+0x94>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	3304      	adds	r3, #4
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	4610      	mov	r0, r2
 8002f20:	f7fe fbe4 	bl	80016ec <vListInsert>
}
 8002f24:	e010      	b.n	8002f48 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002f26:	4b0e      	ldr	r3, [pc, #56]	; (8002f60 <prvAddCurrentTaskToDelayedList+0xa0>)
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	4b0a      	ldr	r3, [pc, #40]	; (8002f54 <prvAddCurrentTaskToDelayedList+0x94>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	3304      	adds	r3, #4
 8002f30:	4619      	mov	r1, r3
 8002f32:	4610      	mov	r0, r2
 8002f34:	f7fe fbda 	bl	80016ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002f38:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <prvAddCurrentTaskToDelayedList+0xa4>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	68ba      	ldr	r2, [r7, #8]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d202      	bcs.n	8002f48 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8002f42:	4a08      	ldr	r2, [pc, #32]	; (8002f64 <prvAddCurrentTaskToDelayedList+0xa4>)
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	6013      	str	r3, [r2, #0]
}
 8002f48:	bf00      	nop
 8002f4a:	3710      	adds	r7, #16
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	20000c0c 	.word	0x20000c0c
 8002f54:	20000734 	.word	0x20000734
 8002f58:	20000bf4 	.word	0x20000bf4
 8002f5c:	20000bc4 	.word	0x20000bc4
 8002f60:	20000bc0 	.word	0x20000bc0
 8002f64:	20000c28 	.word	0x20000c28

08002f68 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b08a      	sub	sp, #40	; 0x28
 8002f6c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8002f72:	f000 facb 	bl	800350c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8002f76:	4b1c      	ldr	r3, [pc, #112]	; (8002fe8 <xTimerCreateTimerTask+0x80>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d021      	beq.n	8002fc2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8002f82:	2300      	movs	r3, #0
 8002f84:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8002f86:	1d3a      	adds	r2, r7, #4
 8002f88:	f107 0108 	add.w	r1, r7, #8
 8002f8c:	f107 030c 	add.w	r3, r7, #12
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7fe fb43 	bl	800161c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8002f96:	6879      	ldr	r1, [r7, #4]
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	9202      	str	r2, [sp, #8]
 8002f9e:	9301      	str	r3, [sp, #4]
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	9300      	str	r3, [sp, #0]
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	460a      	mov	r2, r1
 8002fa8:	4910      	ldr	r1, [pc, #64]	; (8002fec <xTimerCreateTimerTask+0x84>)
 8002faa:	4811      	ldr	r0, [pc, #68]	; (8002ff0 <xTimerCreateTimerTask+0x88>)
 8002fac:	f7ff f8e4 	bl	8002178 <xTaskCreateStatic>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	4a10      	ldr	r2, [pc, #64]	; (8002ff4 <xTimerCreateTimerTask+0x8c>)
 8002fb4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8002fb6:	4b0f      	ldr	r3, [pc, #60]	; (8002ff4 <xTimerCreateTimerTask+0x8c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d10a      	bne.n	8002fde <xTimerCreateTimerTask+0x76>
	__asm volatile
 8002fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fcc:	f383 8811 	msr	BASEPRI, r3
 8002fd0:	f3bf 8f6f 	isb	sy
 8002fd4:	f3bf 8f4f 	dsb	sy
 8002fd8:	613b      	str	r3, [r7, #16]
}
 8002fda:	bf00      	nop
 8002fdc:	e7fe      	b.n	8002fdc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8002fde:	697b      	ldr	r3, [r7, #20]
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3718      	adds	r7, #24
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	20000c64 	.word	0x20000c64
 8002fec:	08003dc0 	.word	0x08003dc0
 8002ff0:	08003115 	.word	0x08003115
 8002ff4:	20000c68 	.word	0x20000c68

08002ff8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b08a      	sub	sp, #40	; 0x28
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	60b9      	str	r1, [r7, #8]
 8003002:	607a      	str	r2, [r7, #4]
 8003004:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003006:	2300      	movs	r3, #0
 8003008:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d10a      	bne.n	8003026 <xTimerGenericCommand+0x2e>
	__asm volatile
 8003010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003014:	f383 8811 	msr	BASEPRI, r3
 8003018:	f3bf 8f6f 	isb	sy
 800301c:	f3bf 8f4f 	dsb	sy
 8003020:	623b      	str	r3, [r7, #32]
}
 8003022:	bf00      	nop
 8003024:	e7fe      	b.n	8003024 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003026:	4b1a      	ldr	r3, [pc, #104]	; (8003090 <xTimerGenericCommand+0x98>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d02a      	beq.n	8003084 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	2b05      	cmp	r3, #5
 800303e:	dc18      	bgt.n	8003072 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003040:	f7ff feb2 	bl	8002da8 <xTaskGetSchedulerState>
 8003044:	4603      	mov	r3, r0
 8003046:	2b02      	cmp	r3, #2
 8003048:	d109      	bne.n	800305e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800304a:	4b11      	ldr	r3, [pc, #68]	; (8003090 <xTimerGenericCommand+0x98>)
 800304c:	6818      	ldr	r0, [r3, #0]
 800304e:	f107 0110 	add.w	r1, r7, #16
 8003052:	2300      	movs	r3, #0
 8003054:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003056:	f7fe fcad 	bl	80019b4 <xQueueGenericSend>
 800305a:	6278      	str	r0, [r7, #36]	; 0x24
 800305c:	e012      	b.n	8003084 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800305e:	4b0c      	ldr	r3, [pc, #48]	; (8003090 <xTimerGenericCommand+0x98>)
 8003060:	6818      	ldr	r0, [r3, #0]
 8003062:	f107 0110 	add.w	r1, r7, #16
 8003066:	2300      	movs	r3, #0
 8003068:	2200      	movs	r2, #0
 800306a:	f7fe fca3 	bl	80019b4 <xQueueGenericSend>
 800306e:	6278      	str	r0, [r7, #36]	; 0x24
 8003070:	e008      	b.n	8003084 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003072:	4b07      	ldr	r3, [pc, #28]	; (8003090 <xTimerGenericCommand+0x98>)
 8003074:	6818      	ldr	r0, [r3, #0]
 8003076:	f107 0110 	add.w	r1, r7, #16
 800307a:	2300      	movs	r3, #0
 800307c:	683a      	ldr	r2, [r7, #0]
 800307e:	f7fe fd97 	bl	8001bb0 <xQueueGenericSendFromISR>
 8003082:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003086:	4618      	mov	r0, r3
 8003088:	3728      	adds	r7, #40	; 0x28
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	20000c64 	.word	0x20000c64

08003094 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b088      	sub	sp, #32
 8003098:	af02      	add	r7, sp, #8
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800309e:	4b1c      	ldr	r3, [pc, #112]	; (8003110 <prvProcessExpiredTimer+0x7c>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	3304      	adds	r3, #4
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7fe fb55 	bl	800175c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	69db      	ldr	r3, [r3, #28]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d122      	bne.n	8003100 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	699a      	ldr	r2, [r3, #24]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	18d1      	adds	r1, r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	683a      	ldr	r2, [r7, #0]
 80030c6:	6978      	ldr	r0, [r7, #20]
 80030c8:	f000 f8c8 	bl	800325c <prvInsertTimerInActiveList>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d016      	beq.n	8003100 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80030d2:	2300      	movs	r3, #0
 80030d4:	9300      	str	r3, [sp, #0]
 80030d6:	2300      	movs	r3, #0
 80030d8:	687a      	ldr	r2, [r7, #4]
 80030da:	2100      	movs	r1, #0
 80030dc:	6978      	ldr	r0, [r7, #20]
 80030de:	f7ff ff8b 	bl	8002ff8 <xTimerGenericCommand>
 80030e2:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d10a      	bne.n	8003100 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 80030ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ee:	f383 8811 	msr	BASEPRI, r3
 80030f2:	f3bf 8f6f 	isb	sy
 80030f6:	f3bf 8f4f 	dsb	sy
 80030fa:	60fb      	str	r3, [r7, #12]
}
 80030fc:	bf00      	nop
 80030fe:	e7fe      	b.n	80030fe <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003104:	6978      	ldr	r0, [r7, #20]
 8003106:	4798      	blx	r3
}
 8003108:	bf00      	nop
 800310a:	3718      	adds	r7, #24
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	20000c5c 	.word	0x20000c5c

08003114 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800311c:	f107 0308 	add.w	r3, r7, #8
 8003120:	4618      	mov	r0, r3
 8003122:	f000 f857 	bl	80031d4 <prvGetNextExpireTime>
 8003126:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	4619      	mov	r1, r3
 800312c:	68f8      	ldr	r0, [r7, #12]
 800312e:	f000 f803 	bl	8003138 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003132:	f000 f8d5 	bl	80032e0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003136:	e7f1      	b.n	800311c <prvTimerTask+0x8>

08003138 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003142:	f7ff fa4b 	bl	80025dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003146:	f107 0308 	add.w	r3, r7, #8
 800314a:	4618      	mov	r0, r3
 800314c:	f000 f866 	bl	800321c <prvSampleTimeNow>
 8003150:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d130      	bne.n	80031ba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d10a      	bne.n	8003174 <prvProcessTimerOrBlockTask+0x3c>
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	429a      	cmp	r2, r3
 8003164:	d806      	bhi.n	8003174 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003166:	f7ff fa47 	bl	80025f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800316a:	68f9      	ldr	r1, [r7, #12]
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f7ff ff91 	bl	8003094 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003172:	e024      	b.n	80031be <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d008      	beq.n	800318c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800317a:	4b13      	ldr	r3, [pc, #76]	; (80031c8 <prvProcessTimerOrBlockTask+0x90>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2b00      	cmp	r3, #0
 8003182:	bf0c      	ite	eq
 8003184:	2301      	moveq	r3, #1
 8003186:	2300      	movne	r3, #0
 8003188:	b2db      	uxtb	r3, r3
 800318a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800318c:	4b0f      	ldr	r3, [pc, #60]	; (80031cc <prvProcessTimerOrBlockTask+0x94>)
 800318e:	6818      	ldr	r0, [r3, #0]
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	4619      	mov	r1, r3
 800319a:	f7fe ffb9 	bl	8002110 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800319e:	f7ff fa2b 	bl	80025f8 <xTaskResumeAll>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d10a      	bne.n	80031be <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80031a8:	4b09      	ldr	r3, [pc, #36]	; (80031d0 <prvProcessTimerOrBlockTask+0x98>)
 80031aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031ae:	601a      	str	r2, [r3, #0]
 80031b0:	f3bf 8f4f 	dsb	sy
 80031b4:	f3bf 8f6f 	isb	sy
}
 80031b8:	e001      	b.n	80031be <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80031ba:	f7ff fa1d 	bl	80025f8 <xTaskResumeAll>
}
 80031be:	bf00      	nop
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	20000c60 	.word	0x20000c60
 80031cc:	20000c64 	.word	0x20000c64
 80031d0:	e000ed04 	.word	0xe000ed04

080031d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80031d4:	b480      	push	{r7}
 80031d6:	b085      	sub	sp, #20
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80031dc:	4b0e      	ldr	r3, [pc, #56]	; (8003218 <prvGetNextExpireTime+0x44>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	bf0c      	ite	eq
 80031e6:	2301      	moveq	r3, #1
 80031e8:	2300      	movne	r3, #0
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	461a      	mov	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d105      	bne.n	8003206 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80031fa:	4b07      	ldr	r3, [pc, #28]	; (8003218 <prvGetNextExpireTime+0x44>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	60fb      	str	r3, [r7, #12]
 8003204:	e001      	b.n	800320a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003206:	2300      	movs	r3, #0
 8003208:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800320a:	68fb      	ldr	r3, [r7, #12]
}
 800320c:	4618      	mov	r0, r3
 800320e:	3714      	adds	r7, #20
 8003210:	46bd      	mov	sp, r7
 8003212:	bc80      	pop	{r7}
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop
 8003218:	20000c5c 	.word	0x20000c5c

0800321c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003224:	f7ff fa86 	bl	8002734 <xTaskGetTickCount>
 8003228:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800322a:	4b0b      	ldr	r3, [pc, #44]	; (8003258 <prvSampleTimeNow+0x3c>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	429a      	cmp	r2, r3
 8003232:	d205      	bcs.n	8003240 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003234:	f000 f908 	bl	8003448 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	e002      	b.n	8003246 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003246:	4a04      	ldr	r2, [pc, #16]	; (8003258 <prvSampleTimeNow+0x3c>)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800324c:	68fb      	ldr	r3, [r7, #12]
}
 800324e:	4618      	mov	r0, r3
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	20000c6c 	.word	0x20000c6c

0800325c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b086      	sub	sp, #24
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
 8003268:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800326a:	2300      	movs	r3, #0
 800326c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	68ba      	ldr	r2, [r7, #8]
 8003272:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800327a:	68ba      	ldr	r2, [r7, #8]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	429a      	cmp	r2, r3
 8003280:	d812      	bhi.n	80032a8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	1ad2      	subs	r2, r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	699b      	ldr	r3, [r3, #24]
 800328c:	429a      	cmp	r2, r3
 800328e:	d302      	bcc.n	8003296 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003290:	2301      	movs	r3, #1
 8003292:	617b      	str	r3, [r7, #20]
 8003294:	e01b      	b.n	80032ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003296:	4b10      	ldr	r3, [pc, #64]	; (80032d8 <prvInsertTimerInActiveList+0x7c>)
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	3304      	adds	r3, #4
 800329e:	4619      	mov	r1, r3
 80032a0:	4610      	mov	r0, r2
 80032a2:	f7fe fa23 	bl	80016ec <vListInsert>
 80032a6:	e012      	b.n	80032ce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d206      	bcs.n	80032be <prvInsertTimerInActiveList+0x62>
 80032b0:	68ba      	ldr	r2, [r7, #8]
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d302      	bcc.n	80032be <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80032b8:	2301      	movs	r3, #1
 80032ba:	617b      	str	r3, [r7, #20]
 80032bc:	e007      	b.n	80032ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80032be:	4b07      	ldr	r3, [pc, #28]	; (80032dc <prvInsertTimerInActiveList+0x80>)
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	3304      	adds	r3, #4
 80032c6:	4619      	mov	r1, r3
 80032c8:	4610      	mov	r0, r2
 80032ca:	f7fe fa0f 	bl	80016ec <vListInsert>
		}
	}

	return xProcessTimerNow;
 80032ce:	697b      	ldr	r3, [r7, #20]
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3718      	adds	r7, #24
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	20000c60 	.word	0x20000c60
 80032dc:	20000c5c 	.word	0x20000c5c

080032e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b08e      	sub	sp, #56	; 0x38
 80032e4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80032e6:	e09d      	b.n	8003424 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	da18      	bge.n	8003320 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80032ee:	1d3b      	adds	r3, r7, #4
 80032f0:	3304      	adds	r3, #4
 80032f2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80032f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d10a      	bne.n	8003310 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80032fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032fe:	f383 8811 	msr	BASEPRI, r3
 8003302:	f3bf 8f6f 	isb	sy
 8003306:	f3bf 8f4f 	dsb	sy
 800330a:	61fb      	str	r3, [r7, #28]
}
 800330c:	bf00      	nop
 800330e:	e7fe      	b.n	800330e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003316:	6850      	ldr	r0, [r2, #4]
 8003318:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800331a:	6892      	ldr	r2, [r2, #8]
 800331c:	4611      	mov	r1, r2
 800331e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2b00      	cmp	r3, #0
 8003324:	db7e      	blt.n	8003424 <prvProcessReceivedCommands+0x144>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800332a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800332c:	695b      	ldr	r3, [r3, #20]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d004      	beq.n	800333c <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003334:	3304      	adds	r3, #4
 8003336:	4618      	mov	r0, r3
 8003338:	f7fe fa10 	bl	800175c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800333c:	463b      	mov	r3, r7
 800333e:	4618      	mov	r0, r3
 8003340:	f7ff ff6c 	bl	800321c <prvSampleTimeNow>
 8003344:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2b09      	cmp	r3, #9
 800334a:	d86a      	bhi.n	8003422 <prvProcessReceivedCommands+0x142>
 800334c:	a201      	add	r2, pc, #4	; (adr r2, 8003354 <prvProcessReceivedCommands+0x74>)
 800334e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003352:	bf00      	nop
 8003354:	0800337d 	.word	0x0800337d
 8003358:	0800337d 	.word	0x0800337d
 800335c:	0800337d 	.word	0x0800337d
 8003360:	08003425 	.word	0x08003425
 8003364:	080033d9 	.word	0x080033d9
 8003368:	08003411 	.word	0x08003411
 800336c:	0800337d 	.word	0x0800337d
 8003370:	0800337d 	.word	0x0800337d
 8003374:	08003425 	.word	0x08003425
 8003378:	080033d9 	.word	0x080033d9
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800337c:	68ba      	ldr	r2, [r7, #8]
 800337e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003380:	699b      	ldr	r3, [r3, #24]
 8003382:	18d1      	adds	r1, r2, r3
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003388:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800338a:	f7ff ff67 	bl	800325c <prvInsertTimerInActiveList>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d047      	beq.n	8003424 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003398:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800339a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800339c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800339e:	69db      	ldr	r3, [r3, #28]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d13f      	bne.n	8003424 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80033a4:	68ba      	ldr	r2, [r7, #8]
 80033a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033a8:	699b      	ldr	r3, [r3, #24]
 80033aa:	441a      	add	r2, r3
 80033ac:	2300      	movs	r3, #0
 80033ae:	9300      	str	r3, [sp, #0]
 80033b0:	2300      	movs	r3, #0
 80033b2:	2100      	movs	r1, #0
 80033b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033b6:	f7ff fe1f 	bl	8002ff8 <xTimerGenericCommand>
 80033ba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80033bc:	6a3b      	ldr	r3, [r7, #32]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d130      	bne.n	8003424 <prvProcessReceivedCommands+0x144>
	__asm volatile
 80033c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033c6:	f383 8811 	msr	BASEPRI, r3
 80033ca:	f3bf 8f6f 	isb	sy
 80033ce:	f3bf 8f4f 	dsb	sy
 80033d2:	61bb      	str	r3, [r7, #24]
}
 80033d4:	bf00      	nop
 80033d6:	e7fe      	b.n	80033d6 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80033d8:	68ba      	ldr	r2, [r7, #8]
 80033da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033dc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80033de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033e0:	699b      	ldr	r3, [r3, #24]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d10a      	bne.n	80033fc <prvProcessReceivedCommands+0x11c>
	__asm volatile
 80033e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ea:	f383 8811 	msr	BASEPRI, r3
 80033ee:	f3bf 8f6f 	isb	sy
 80033f2:	f3bf 8f4f 	dsb	sy
 80033f6:	617b      	str	r3, [r7, #20]
}
 80033f8:	bf00      	nop
 80033fa:	e7fe      	b.n	80033fa <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80033fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033fe:	699a      	ldr	r2, [r3, #24]
 8003400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003402:	18d1      	adds	r1, r2, r3
 8003404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003406:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003408:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800340a:	f7ff ff27 	bl	800325c <prvInsertTimerInActiveList>
					break;
 800340e:	e009      	b.n	8003424 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8003410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003412:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003416:	2b00      	cmp	r3, #0
 8003418:	d104      	bne.n	8003424 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 800341a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800341c:	f000 fb6a 	bl	8003af4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003420:	e000      	b.n	8003424 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
 8003422:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003424:	4b07      	ldr	r3, [pc, #28]	; (8003444 <prvProcessReceivedCommands+0x164>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	1d39      	adds	r1, r7, #4
 800342a:	2200      	movs	r2, #0
 800342c:	4618      	mov	r0, r3
 800342e:	f7fe fc57 	bl	8001ce0 <xQueueReceive>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	f47f af57 	bne.w	80032e8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800343a:	bf00      	nop
 800343c:	bf00      	nop
 800343e:	3730      	adds	r7, #48	; 0x30
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	20000c64 	.word	0x20000c64

08003448 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b088      	sub	sp, #32
 800344c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800344e:	e045      	b.n	80034dc <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003450:	4b2c      	ldr	r3, [pc, #176]	; (8003504 <prvSwitchTimerLists+0xbc>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800345a:	4b2a      	ldr	r3, [pc, #168]	; (8003504 <prvSwitchTimerLists+0xbc>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	3304      	adds	r3, #4
 8003468:	4618      	mov	r0, r3
 800346a:	f7fe f977 	bl	800175c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003472:	68f8      	ldr	r0, [r7, #12]
 8003474:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	69db      	ldr	r3, [r3, #28]
 800347a:	2b01      	cmp	r3, #1
 800347c:	d12e      	bne.n	80034dc <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	693a      	ldr	r2, [r7, #16]
 8003484:	4413      	add	r3, r2
 8003486:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003488:	68ba      	ldr	r2, [r7, #8]
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	429a      	cmp	r2, r3
 800348e:	d90e      	bls.n	80034ae <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	68ba      	ldr	r2, [r7, #8]
 8003494:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800349c:	4b19      	ldr	r3, [pc, #100]	; (8003504 <prvSwitchTimerLists+0xbc>)
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	3304      	adds	r3, #4
 80034a4:	4619      	mov	r1, r3
 80034a6:	4610      	mov	r0, r2
 80034a8:	f7fe f920 	bl	80016ec <vListInsert>
 80034ac:	e016      	b.n	80034dc <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80034ae:	2300      	movs	r3, #0
 80034b0:	9300      	str	r3, [sp, #0]
 80034b2:	2300      	movs	r3, #0
 80034b4:	693a      	ldr	r2, [r7, #16]
 80034b6:	2100      	movs	r1, #0
 80034b8:	68f8      	ldr	r0, [r7, #12]
 80034ba:	f7ff fd9d 	bl	8002ff8 <xTimerGenericCommand>
 80034be:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d10a      	bne.n	80034dc <prvSwitchTimerLists+0x94>
	__asm volatile
 80034c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ca:	f383 8811 	msr	BASEPRI, r3
 80034ce:	f3bf 8f6f 	isb	sy
 80034d2:	f3bf 8f4f 	dsb	sy
 80034d6:	603b      	str	r3, [r7, #0]
}
 80034d8:	bf00      	nop
 80034da:	e7fe      	b.n	80034da <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80034dc:	4b09      	ldr	r3, [pc, #36]	; (8003504 <prvSwitchTimerLists+0xbc>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d1b4      	bne.n	8003450 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80034e6:	4b07      	ldr	r3, [pc, #28]	; (8003504 <prvSwitchTimerLists+0xbc>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80034ec:	4b06      	ldr	r3, [pc, #24]	; (8003508 <prvSwitchTimerLists+0xc0>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a04      	ldr	r2, [pc, #16]	; (8003504 <prvSwitchTimerLists+0xbc>)
 80034f2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80034f4:	4a04      	ldr	r2, [pc, #16]	; (8003508 <prvSwitchTimerLists+0xc0>)
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	6013      	str	r3, [r2, #0]
}
 80034fa:	bf00      	nop
 80034fc:	3718      	adds	r7, #24
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	20000c5c 	.word	0x20000c5c
 8003508:	20000c60 	.word	0x20000c60

0800350c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003512:	f000 f92b 	bl	800376c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003516:	4b15      	ldr	r3, [pc, #84]	; (800356c <prvCheckForValidListAndQueue+0x60>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d120      	bne.n	8003560 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800351e:	4814      	ldr	r0, [pc, #80]	; (8003570 <prvCheckForValidListAndQueue+0x64>)
 8003520:	f7fe f896 	bl	8001650 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003524:	4813      	ldr	r0, [pc, #76]	; (8003574 <prvCheckForValidListAndQueue+0x68>)
 8003526:	f7fe f893 	bl	8001650 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800352a:	4b13      	ldr	r3, [pc, #76]	; (8003578 <prvCheckForValidListAndQueue+0x6c>)
 800352c:	4a10      	ldr	r2, [pc, #64]	; (8003570 <prvCheckForValidListAndQueue+0x64>)
 800352e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003530:	4b12      	ldr	r3, [pc, #72]	; (800357c <prvCheckForValidListAndQueue+0x70>)
 8003532:	4a10      	ldr	r2, [pc, #64]	; (8003574 <prvCheckForValidListAndQueue+0x68>)
 8003534:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003536:	2300      	movs	r3, #0
 8003538:	9300      	str	r3, [sp, #0]
 800353a:	4b11      	ldr	r3, [pc, #68]	; (8003580 <prvCheckForValidListAndQueue+0x74>)
 800353c:	4a11      	ldr	r2, [pc, #68]	; (8003584 <prvCheckForValidListAndQueue+0x78>)
 800353e:	2110      	movs	r1, #16
 8003540:	200a      	movs	r0, #10
 8003542:	f7fe f99d 	bl	8001880 <xQueueGenericCreateStatic>
 8003546:	4603      	mov	r3, r0
 8003548:	4a08      	ldr	r2, [pc, #32]	; (800356c <prvCheckForValidListAndQueue+0x60>)
 800354a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800354c:	4b07      	ldr	r3, [pc, #28]	; (800356c <prvCheckForValidListAndQueue+0x60>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d005      	beq.n	8003560 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003554:	4b05      	ldr	r3, [pc, #20]	; (800356c <prvCheckForValidListAndQueue+0x60>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	490b      	ldr	r1, [pc, #44]	; (8003588 <prvCheckForValidListAndQueue+0x7c>)
 800355a:	4618      	mov	r0, r3
 800355c:	f7fe fdb0 	bl	80020c0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003560:	f000 f934 	bl	80037cc <vPortExitCritical>
}
 8003564:	bf00      	nop
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	20000c64 	.word	0x20000c64
 8003570:	20000c34 	.word	0x20000c34
 8003574:	20000c48 	.word	0x20000c48
 8003578:	20000c5c 	.word	0x20000c5c
 800357c:	20000c60 	.word	0x20000c60
 8003580:	20000d10 	.word	0x20000d10
 8003584:	20000c70 	.word	0x20000c70
 8003588:	08003dc8 	.word	0x08003dc8

0800358c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	60b9      	str	r1, [r7, #8]
 8003596:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	3b04      	subs	r3, #4
 800359c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80035a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	3b04      	subs	r3, #4
 80035aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	f023 0201 	bic.w	r2, r3, #1
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	3b04      	subs	r3, #4
 80035ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80035bc:	4a08      	ldr	r2, [pc, #32]	; (80035e0 <pxPortInitialiseStack+0x54>)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	3b14      	subs	r3, #20
 80035c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	3b20      	subs	r3, #32
 80035d2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80035d4:	68fb      	ldr	r3, [r7, #12]
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3714      	adds	r7, #20
 80035da:	46bd      	mov	sp, r7
 80035dc:	bc80      	pop	{r7}
 80035de:	4770      	bx	lr
 80035e0:	080035e5 	.word	0x080035e5

080035e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80035e4:	b480      	push	{r7}
 80035e6:	b085      	sub	sp, #20
 80035e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80035ea:	2300      	movs	r3, #0
 80035ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80035ee:	4b12      	ldr	r3, [pc, #72]	; (8003638 <prvTaskExitError+0x54>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f6:	d00a      	beq.n	800360e <prvTaskExitError+0x2a>
	__asm volatile
 80035f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035fc:	f383 8811 	msr	BASEPRI, r3
 8003600:	f3bf 8f6f 	isb	sy
 8003604:	f3bf 8f4f 	dsb	sy
 8003608:	60fb      	str	r3, [r7, #12]
}
 800360a:	bf00      	nop
 800360c:	e7fe      	b.n	800360c <prvTaskExitError+0x28>
	__asm volatile
 800360e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003612:	f383 8811 	msr	BASEPRI, r3
 8003616:	f3bf 8f6f 	isb	sy
 800361a:	f3bf 8f4f 	dsb	sy
 800361e:	60bb      	str	r3, [r7, #8]
}
 8003620:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003622:	bf00      	nop
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d0fc      	beq.n	8003624 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800362a:	bf00      	nop
 800362c:	bf00      	nop
 800362e:	3714      	adds	r7, #20
 8003630:	46bd      	mov	sp, r7
 8003632:	bc80      	pop	{r7}
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	2000000c 	.word	0x2000000c
 800363c:	00000000 	.word	0x00000000

08003640 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003640:	4b07      	ldr	r3, [pc, #28]	; (8003660 <pxCurrentTCBConst2>)
 8003642:	6819      	ldr	r1, [r3, #0]
 8003644:	6808      	ldr	r0, [r1, #0]
 8003646:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800364a:	f380 8809 	msr	PSP, r0
 800364e:	f3bf 8f6f 	isb	sy
 8003652:	f04f 0000 	mov.w	r0, #0
 8003656:	f380 8811 	msr	BASEPRI, r0
 800365a:	f04e 0e0d 	orr.w	lr, lr, #13
 800365e:	4770      	bx	lr

08003660 <pxCurrentTCBConst2>:
 8003660:	20000734 	.word	0x20000734
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003664:	bf00      	nop
 8003666:	bf00      	nop

08003668 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003668:	4806      	ldr	r0, [pc, #24]	; (8003684 <prvPortStartFirstTask+0x1c>)
 800366a:	6800      	ldr	r0, [r0, #0]
 800366c:	6800      	ldr	r0, [r0, #0]
 800366e:	f380 8808 	msr	MSP, r0
 8003672:	b662      	cpsie	i
 8003674:	b661      	cpsie	f
 8003676:	f3bf 8f4f 	dsb	sy
 800367a:	f3bf 8f6f 	isb	sy
 800367e:	df00      	svc	0
 8003680:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003682:	bf00      	nop
 8003684:	e000ed08 	.word	0xe000ed08

08003688 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800368e:	4b32      	ldr	r3, [pc, #200]	; (8003758 <xPortStartScheduler+0xd0>)
 8003690:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	b2db      	uxtb	r3, r3
 8003698:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	22ff      	movs	r2, #255	; 0xff
 800369e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80036a8:	78fb      	ldrb	r3, [r7, #3]
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80036b0:	b2da      	uxtb	r2, r3
 80036b2:	4b2a      	ldr	r3, [pc, #168]	; (800375c <xPortStartScheduler+0xd4>)
 80036b4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80036b6:	4b2a      	ldr	r3, [pc, #168]	; (8003760 <xPortStartScheduler+0xd8>)
 80036b8:	2207      	movs	r2, #7
 80036ba:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80036bc:	e009      	b.n	80036d2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80036be:	4b28      	ldr	r3, [pc, #160]	; (8003760 <xPortStartScheduler+0xd8>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	3b01      	subs	r3, #1
 80036c4:	4a26      	ldr	r2, [pc, #152]	; (8003760 <xPortStartScheduler+0xd8>)
 80036c6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80036c8:	78fb      	ldrb	r3, [r7, #3]
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	005b      	lsls	r3, r3, #1
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80036d2:	78fb      	ldrb	r3, [r7, #3]
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036da:	2b80      	cmp	r3, #128	; 0x80
 80036dc:	d0ef      	beq.n	80036be <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80036de:	4b20      	ldr	r3, [pc, #128]	; (8003760 <xPortStartScheduler+0xd8>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f1c3 0307 	rsb	r3, r3, #7
 80036e6:	2b04      	cmp	r3, #4
 80036e8:	d00a      	beq.n	8003700 <xPortStartScheduler+0x78>
	__asm volatile
 80036ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ee:	f383 8811 	msr	BASEPRI, r3
 80036f2:	f3bf 8f6f 	isb	sy
 80036f6:	f3bf 8f4f 	dsb	sy
 80036fa:	60bb      	str	r3, [r7, #8]
}
 80036fc:	bf00      	nop
 80036fe:	e7fe      	b.n	80036fe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003700:	4b17      	ldr	r3, [pc, #92]	; (8003760 <xPortStartScheduler+0xd8>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	021b      	lsls	r3, r3, #8
 8003706:	4a16      	ldr	r2, [pc, #88]	; (8003760 <xPortStartScheduler+0xd8>)
 8003708:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800370a:	4b15      	ldr	r3, [pc, #84]	; (8003760 <xPortStartScheduler+0xd8>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003712:	4a13      	ldr	r2, [pc, #76]	; (8003760 <xPortStartScheduler+0xd8>)
 8003714:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	b2da      	uxtb	r2, r3
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800371e:	4b11      	ldr	r3, [pc, #68]	; (8003764 <xPortStartScheduler+0xdc>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a10      	ldr	r2, [pc, #64]	; (8003764 <xPortStartScheduler+0xdc>)
 8003724:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003728:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800372a:	4b0e      	ldr	r3, [pc, #56]	; (8003764 <xPortStartScheduler+0xdc>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a0d      	ldr	r2, [pc, #52]	; (8003764 <xPortStartScheduler+0xdc>)
 8003730:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003734:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003736:	f000 f8b9 	bl	80038ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800373a:	4b0b      	ldr	r3, [pc, #44]	; (8003768 <xPortStartScheduler+0xe0>)
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003740:	f7ff ff92 	bl	8003668 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003744:	f7ff f8c2 	bl	80028cc <vTaskSwitchContext>
	prvTaskExitError();
 8003748:	f7ff ff4c 	bl	80035e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	e000e400 	.word	0xe000e400
 800375c:	20000d60 	.word	0x20000d60
 8003760:	20000d64 	.word	0x20000d64
 8003764:	e000ed20 	.word	0xe000ed20
 8003768:	2000000c 	.word	0x2000000c

0800376c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
	__asm volatile
 8003772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003776:	f383 8811 	msr	BASEPRI, r3
 800377a:	f3bf 8f6f 	isb	sy
 800377e:	f3bf 8f4f 	dsb	sy
 8003782:	607b      	str	r3, [r7, #4]
}
 8003784:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003786:	4b0f      	ldr	r3, [pc, #60]	; (80037c4 <vPortEnterCritical+0x58>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	3301      	adds	r3, #1
 800378c:	4a0d      	ldr	r2, [pc, #52]	; (80037c4 <vPortEnterCritical+0x58>)
 800378e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003790:	4b0c      	ldr	r3, [pc, #48]	; (80037c4 <vPortEnterCritical+0x58>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d10f      	bne.n	80037b8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003798:	4b0b      	ldr	r3, [pc, #44]	; (80037c8 <vPortEnterCritical+0x5c>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	b2db      	uxtb	r3, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00a      	beq.n	80037b8 <vPortEnterCritical+0x4c>
	__asm volatile
 80037a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037a6:	f383 8811 	msr	BASEPRI, r3
 80037aa:	f3bf 8f6f 	isb	sy
 80037ae:	f3bf 8f4f 	dsb	sy
 80037b2:	603b      	str	r3, [r7, #0]
}
 80037b4:	bf00      	nop
 80037b6:	e7fe      	b.n	80037b6 <vPortEnterCritical+0x4a>
	}
}
 80037b8:	bf00      	nop
 80037ba:	370c      	adds	r7, #12
 80037bc:	46bd      	mov	sp, r7
 80037be:	bc80      	pop	{r7}
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	2000000c 	.word	0x2000000c
 80037c8:	e000ed04 	.word	0xe000ed04

080037cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80037d2:	4b11      	ldr	r3, [pc, #68]	; (8003818 <vPortExitCritical+0x4c>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d10a      	bne.n	80037f0 <vPortExitCritical+0x24>
	__asm volatile
 80037da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037de:	f383 8811 	msr	BASEPRI, r3
 80037e2:	f3bf 8f6f 	isb	sy
 80037e6:	f3bf 8f4f 	dsb	sy
 80037ea:	607b      	str	r3, [r7, #4]
}
 80037ec:	bf00      	nop
 80037ee:	e7fe      	b.n	80037ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80037f0:	4b09      	ldr	r3, [pc, #36]	; (8003818 <vPortExitCritical+0x4c>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	3b01      	subs	r3, #1
 80037f6:	4a08      	ldr	r2, [pc, #32]	; (8003818 <vPortExitCritical+0x4c>)
 80037f8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80037fa:	4b07      	ldr	r3, [pc, #28]	; (8003818 <vPortExitCritical+0x4c>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d105      	bne.n	800380e <vPortExitCritical+0x42>
 8003802:	2300      	movs	r3, #0
 8003804:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	f383 8811 	msr	BASEPRI, r3
}
 800380c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800380e:	bf00      	nop
 8003810:	370c      	adds	r7, #12
 8003812:	46bd      	mov	sp, r7
 8003814:	bc80      	pop	{r7}
 8003816:	4770      	bx	lr
 8003818:	2000000c 	.word	0x2000000c
 800381c:	00000000 	.word	0x00000000

08003820 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003820:	f3ef 8009 	mrs	r0, PSP
 8003824:	f3bf 8f6f 	isb	sy
 8003828:	4b0d      	ldr	r3, [pc, #52]	; (8003860 <pxCurrentTCBConst>)
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003830:	6010      	str	r0, [r2, #0]
 8003832:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003836:	f04f 0050 	mov.w	r0, #80	; 0x50
 800383a:	f380 8811 	msr	BASEPRI, r0
 800383e:	f7ff f845 	bl	80028cc <vTaskSwitchContext>
 8003842:	f04f 0000 	mov.w	r0, #0
 8003846:	f380 8811 	msr	BASEPRI, r0
 800384a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800384e:	6819      	ldr	r1, [r3, #0]
 8003850:	6808      	ldr	r0, [r1, #0]
 8003852:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003856:	f380 8809 	msr	PSP, r0
 800385a:	f3bf 8f6f 	isb	sy
 800385e:	4770      	bx	lr

08003860 <pxCurrentTCBConst>:
 8003860:	20000734 	.word	0x20000734
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003864:	bf00      	nop
 8003866:	bf00      	nop

08003868 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
	__asm volatile
 800386e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003872:	f383 8811 	msr	BASEPRI, r3
 8003876:	f3bf 8f6f 	isb	sy
 800387a:	f3bf 8f4f 	dsb	sy
 800387e:	607b      	str	r3, [r7, #4]
}
 8003880:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003882:	f7fe ff65 	bl	8002750 <xTaskIncrementTick>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d003      	beq.n	8003894 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800388c:	4b06      	ldr	r3, [pc, #24]	; (80038a8 <xPortSysTickHandler+0x40>)
 800388e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003892:	601a      	str	r2, [r3, #0]
 8003894:	2300      	movs	r3, #0
 8003896:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	f383 8811 	msr	BASEPRI, r3
}
 800389e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80038a0:	bf00      	nop
 80038a2:	3708      	adds	r7, #8
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	e000ed04 	.word	0xe000ed04

080038ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80038b0:	4b0a      	ldr	r3, [pc, #40]	; (80038dc <vPortSetupTimerInterrupt+0x30>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80038b6:	4b0a      	ldr	r3, [pc, #40]	; (80038e0 <vPortSetupTimerInterrupt+0x34>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80038bc:	4b09      	ldr	r3, [pc, #36]	; (80038e4 <vPortSetupTimerInterrupt+0x38>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a09      	ldr	r2, [pc, #36]	; (80038e8 <vPortSetupTimerInterrupt+0x3c>)
 80038c2:	fba2 2303 	umull	r2, r3, r2, r3
 80038c6:	099b      	lsrs	r3, r3, #6
 80038c8:	4a08      	ldr	r2, [pc, #32]	; (80038ec <vPortSetupTimerInterrupt+0x40>)
 80038ca:	3b01      	subs	r3, #1
 80038cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80038ce:	4b03      	ldr	r3, [pc, #12]	; (80038dc <vPortSetupTimerInterrupt+0x30>)
 80038d0:	2207      	movs	r2, #7
 80038d2:	601a      	str	r2, [r3, #0]
}
 80038d4:	bf00      	nop
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc80      	pop	{r7}
 80038da:	4770      	bx	lr
 80038dc:	e000e010 	.word	0xe000e010
 80038e0:	e000e018 	.word	0xe000e018
 80038e4:	20000000 	.word	0x20000000
 80038e8:	10624dd3 	.word	0x10624dd3
 80038ec:	e000e014 	.word	0xe000e014

080038f0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80038f0:	b480      	push	{r7}
 80038f2:	b085      	sub	sp, #20
 80038f4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80038f6:	f3ef 8305 	mrs	r3, IPSR
 80038fa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2b0f      	cmp	r3, #15
 8003900:	d914      	bls.n	800392c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003902:	4a16      	ldr	r2, [pc, #88]	; (800395c <vPortValidateInterruptPriority+0x6c>)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	4413      	add	r3, r2
 8003908:	781b      	ldrb	r3, [r3, #0]
 800390a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800390c:	4b14      	ldr	r3, [pc, #80]	; (8003960 <vPortValidateInterruptPriority+0x70>)
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	7afa      	ldrb	r2, [r7, #11]
 8003912:	429a      	cmp	r2, r3
 8003914:	d20a      	bcs.n	800392c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8003916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800391a:	f383 8811 	msr	BASEPRI, r3
 800391e:	f3bf 8f6f 	isb	sy
 8003922:	f3bf 8f4f 	dsb	sy
 8003926:	607b      	str	r3, [r7, #4]
}
 8003928:	bf00      	nop
 800392a:	e7fe      	b.n	800392a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800392c:	4b0d      	ldr	r3, [pc, #52]	; (8003964 <vPortValidateInterruptPriority+0x74>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003934:	4b0c      	ldr	r3, [pc, #48]	; (8003968 <vPortValidateInterruptPriority+0x78>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	429a      	cmp	r2, r3
 800393a:	d90a      	bls.n	8003952 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800393c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003940:	f383 8811 	msr	BASEPRI, r3
 8003944:	f3bf 8f6f 	isb	sy
 8003948:	f3bf 8f4f 	dsb	sy
 800394c:	603b      	str	r3, [r7, #0]
}
 800394e:	bf00      	nop
 8003950:	e7fe      	b.n	8003950 <vPortValidateInterruptPriority+0x60>
	}
 8003952:	bf00      	nop
 8003954:	3714      	adds	r7, #20
 8003956:	46bd      	mov	sp, r7
 8003958:	bc80      	pop	{r7}
 800395a:	4770      	bx	lr
 800395c:	e000e3f0 	.word	0xe000e3f0
 8003960:	20000d60 	.word	0x20000d60
 8003964:	e000ed0c 	.word	0xe000ed0c
 8003968:	20000d64 	.word	0x20000d64

0800396c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b08a      	sub	sp, #40	; 0x28
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003974:	2300      	movs	r3, #0
 8003976:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003978:	f7fe fe30 	bl	80025dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800397c:	4b58      	ldr	r3, [pc, #352]	; (8003ae0 <pvPortMalloc+0x174>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d101      	bne.n	8003988 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003984:	f000 f910 	bl	8003ba8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003988:	4b56      	ldr	r3, [pc, #344]	; (8003ae4 <pvPortMalloc+0x178>)
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	4013      	ands	r3, r2
 8003990:	2b00      	cmp	r3, #0
 8003992:	f040 808e 	bne.w	8003ab2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d01d      	beq.n	80039d8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800399c:	2208      	movs	r2, #8
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4413      	add	r3, r2
 80039a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f003 0307 	and.w	r3, r3, #7
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d014      	beq.n	80039d8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f023 0307 	bic.w	r3, r3, #7
 80039b4:	3308      	adds	r3, #8
 80039b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f003 0307 	and.w	r3, r3, #7
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d00a      	beq.n	80039d8 <pvPortMalloc+0x6c>
	__asm volatile
 80039c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039c6:	f383 8811 	msr	BASEPRI, r3
 80039ca:	f3bf 8f6f 	isb	sy
 80039ce:	f3bf 8f4f 	dsb	sy
 80039d2:	617b      	str	r3, [r7, #20]
}
 80039d4:	bf00      	nop
 80039d6:	e7fe      	b.n	80039d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d069      	beq.n	8003ab2 <pvPortMalloc+0x146>
 80039de:	4b42      	ldr	r3, [pc, #264]	; (8003ae8 <pvPortMalloc+0x17c>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d864      	bhi.n	8003ab2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80039e8:	4b40      	ldr	r3, [pc, #256]	; (8003aec <pvPortMalloc+0x180>)
 80039ea:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80039ec:	4b3f      	ldr	r3, [pc, #252]	; (8003aec <pvPortMalloc+0x180>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80039f2:	e004      	b.n	80039fe <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80039f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80039f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80039fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d903      	bls.n	8003a10 <pvPortMalloc+0xa4>
 8003a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d1f1      	bne.n	80039f4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003a10:	4b33      	ldr	r3, [pc, #204]	; (8003ae0 <pvPortMalloc+0x174>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d04b      	beq.n	8003ab2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003a1a:	6a3b      	ldr	r3, [r7, #32]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	2208      	movs	r2, #8
 8003a20:	4413      	add	r3, r2
 8003a22:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	6a3b      	ldr	r3, [r7, #32]
 8003a2a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2e:	685a      	ldr	r2, [r3, #4]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	1ad2      	subs	r2, r2, r3
 8003a34:	2308      	movs	r3, #8
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d91f      	bls.n	8003a7c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003a3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4413      	add	r3, r2
 8003a42:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	f003 0307 	and.w	r3, r3, #7
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d00a      	beq.n	8003a64 <pvPortMalloc+0xf8>
	__asm volatile
 8003a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a52:	f383 8811 	msr	BASEPRI, r3
 8003a56:	f3bf 8f6f 	isb	sy
 8003a5a:	f3bf 8f4f 	dsb	sy
 8003a5e:	613b      	str	r3, [r7, #16]
}
 8003a60:	bf00      	nop
 8003a62:	e7fe      	b.n	8003a62 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	1ad2      	subs	r2, r2, r3
 8003a6c:	69bb      	ldr	r3, [r7, #24]
 8003a6e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003a76:	69b8      	ldr	r0, [r7, #24]
 8003a78:	f000 f8f8 	bl	8003c6c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003a7c:	4b1a      	ldr	r3, [pc, #104]	; (8003ae8 <pvPortMalloc+0x17c>)
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	4a18      	ldr	r2, [pc, #96]	; (8003ae8 <pvPortMalloc+0x17c>)
 8003a88:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003a8a:	4b17      	ldr	r3, [pc, #92]	; (8003ae8 <pvPortMalloc+0x17c>)
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	4b18      	ldr	r3, [pc, #96]	; (8003af0 <pvPortMalloc+0x184>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d203      	bcs.n	8003a9e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003a96:	4b14      	ldr	r3, [pc, #80]	; (8003ae8 <pvPortMalloc+0x17c>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a15      	ldr	r2, [pc, #84]	; (8003af0 <pvPortMalloc+0x184>)
 8003a9c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa0:	685a      	ldr	r2, [r3, #4]
 8003aa2:	4b10      	ldr	r3, [pc, #64]	; (8003ae4 <pvPortMalloc+0x178>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	431a      	orrs	r2, r3
 8003aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aaa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aae:	2200      	movs	r2, #0
 8003ab0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003ab2:	f7fe fda1 	bl	80025f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	f003 0307 	and.w	r3, r3, #7
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00a      	beq.n	8003ad6 <pvPortMalloc+0x16a>
	__asm volatile
 8003ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ac4:	f383 8811 	msr	BASEPRI, r3
 8003ac8:	f3bf 8f6f 	isb	sy
 8003acc:	f3bf 8f4f 	dsb	sy
 8003ad0:	60fb      	str	r3, [r7, #12]
}
 8003ad2:	bf00      	nop
 8003ad4:	e7fe      	b.n	8003ad4 <pvPortMalloc+0x168>
	return pvReturn;
 8003ad6:	69fb      	ldr	r3, [r7, #28]
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3728      	adds	r7, #40	; 0x28
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	20001970 	.word	0x20001970
 8003ae4:	2000197c 	.word	0x2000197c
 8003ae8:	20001974 	.word	0x20001974
 8003aec:	20001968 	.word	0x20001968
 8003af0:	20001978 	.word	0x20001978

08003af4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d048      	beq.n	8003b98 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003b06:	2308      	movs	r3, #8
 8003b08:	425b      	negs	r3, r3
 8003b0a:	697a      	ldr	r2, [r7, #20]
 8003b0c:	4413      	add	r3, r2
 8003b0e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	685a      	ldr	r2, [r3, #4]
 8003b18:	4b21      	ldr	r3, [pc, #132]	; (8003ba0 <vPortFree+0xac>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d10a      	bne.n	8003b38 <vPortFree+0x44>
	__asm volatile
 8003b22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b26:	f383 8811 	msr	BASEPRI, r3
 8003b2a:	f3bf 8f6f 	isb	sy
 8003b2e:	f3bf 8f4f 	dsb	sy
 8003b32:	60fb      	str	r3, [r7, #12]
}
 8003b34:	bf00      	nop
 8003b36:	e7fe      	b.n	8003b36 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d00a      	beq.n	8003b56 <vPortFree+0x62>
	__asm volatile
 8003b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b44:	f383 8811 	msr	BASEPRI, r3
 8003b48:	f3bf 8f6f 	isb	sy
 8003b4c:	f3bf 8f4f 	dsb	sy
 8003b50:	60bb      	str	r3, [r7, #8]
}
 8003b52:	bf00      	nop
 8003b54:	e7fe      	b.n	8003b54 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	4b11      	ldr	r3, [pc, #68]	; (8003ba0 <vPortFree+0xac>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4013      	ands	r3, r2
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d019      	beq.n	8003b98 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d115      	bne.n	8003b98 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	685a      	ldr	r2, [r3, #4]
 8003b70:	4b0b      	ldr	r3, [pc, #44]	; (8003ba0 <vPortFree+0xac>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	43db      	mvns	r3, r3
 8003b76:	401a      	ands	r2, r3
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003b7c:	f7fe fd2e 	bl	80025dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	685a      	ldr	r2, [r3, #4]
 8003b84:	4b07      	ldr	r3, [pc, #28]	; (8003ba4 <vPortFree+0xb0>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4413      	add	r3, r2
 8003b8a:	4a06      	ldr	r2, [pc, #24]	; (8003ba4 <vPortFree+0xb0>)
 8003b8c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003b8e:	6938      	ldr	r0, [r7, #16]
 8003b90:	f000 f86c 	bl	8003c6c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003b94:	f7fe fd30 	bl	80025f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003b98:	bf00      	nop
 8003b9a:	3718      	adds	r7, #24
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	2000197c 	.word	0x2000197c
 8003ba4:	20001974 	.word	0x20001974

08003ba8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003bae:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003bb2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003bb4:	4b27      	ldr	r3, [pc, #156]	; (8003c54 <prvHeapInit+0xac>)
 8003bb6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f003 0307 	and.w	r3, r3, #7
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00c      	beq.n	8003bdc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	3307      	adds	r3, #7
 8003bc6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f023 0307 	bic.w	r3, r3, #7
 8003bce:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003bd0:	68ba      	ldr	r2, [r7, #8]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	4a1f      	ldr	r2, [pc, #124]	; (8003c54 <prvHeapInit+0xac>)
 8003bd8:	4413      	add	r3, r2
 8003bda:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003be0:	4a1d      	ldr	r2, [pc, #116]	; (8003c58 <prvHeapInit+0xb0>)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003be6:	4b1c      	ldr	r3, [pc, #112]	; (8003c58 <prvHeapInit+0xb0>)
 8003be8:	2200      	movs	r2, #0
 8003bea:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	68ba      	ldr	r2, [r7, #8]
 8003bf0:	4413      	add	r3, r2
 8003bf2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003bf4:	2208      	movs	r2, #8
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	1a9b      	subs	r3, r3, r2
 8003bfa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f023 0307 	bic.w	r3, r3, #7
 8003c02:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	4a15      	ldr	r2, [pc, #84]	; (8003c5c <prvHeapInit+0xb4>)
 8003c08:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003c0a:	4b14      	ldr	r3, [pc, #80]	; (8003c5c <prvHeapInit+0xb4>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003c12:	4b12      	ldr	r3, [pc, #72]	; (8003c5c <prvHeapInit+0xb4>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	2200      	movs	r2, #0
 8003c18:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	1ad2      	subs	r2, r2, r3
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003c28:	4b0c      	ldr	r3, [pc, #48]	; (8003c5c <prvHeapInit+0xb4>)
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	4a0a      	ldr	r2, [pc, #40]	; (8003c60 <prvHeapInit+0xb8>)
 8003c36:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	4a09      	ldr	r2, [pc, #36]	; (8003c64 <prvHeapInit+0xbc>)
 8003c3e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003c40:	4b09      	ldr	r3, [pc, #36]	; (8003c68 <prvHeapInit+0xc0>)
 8003c42:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003c46:	601a      	str	r2, [r3, #0]
}
 8003c48:	bf00      	nop
 8003c4a:	3714      	adds	r7, #20
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bc80      	pop	{r7}
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	20000d68 	.word	0x20000d68
 8003c58:	20001968 	.word	0x20001968
 8003c5c:	20001970 	.word	0x20001970
 8003c60:	20001978 	.word	0x20001978
 8003c64:	20001974 	.word	0x20001974
 8003c68:	2000197c 	.word	0x2000197c

08003c6c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b085      	sub	sp, #20
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003c74:	4b27      	ldr	r3, [pc, #156]	; (8003d14 <prvInsertBlockIntoFreeList+0xa8>)
 8003c76:	60fb      	str	r3, [r7, #12]
 8003c78:	e002      	b.n	8003c80 <prvInsertBlockIntoFreeList+0x14>
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	60fb      	str	r3, [r7, #12]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d8f7      	bhi.n	8003c7a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	68ba      	ldr	r2, [r7, #8]
 8003c94:	4413      	add	r3, r2
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d108      	bne.n	8003cae <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	685a      	ldr	r2, [r3, #4]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	441a      	add	r2, r3
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	68ba      	ldr	r2, [r7, #8]
 8003cb8:	441a      	add	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d118      	bne.n	8003cf4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	4b14      	ldr	r3, [pc, #80]	; (8003d18 <prvInsertBlockIntoFreeList+0xac>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d00d      	beq.n	8003cea <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685a      	ldr	r2, [r3, #4]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	441a      	add	r2, r3
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	601a      	str	r2, [r3, #0]
 8003ce8:	e008      	b.n	8003cfc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003cea:	4b0b      	ldr	r3, [pc, #44]	; (8003d18 <prvInsertBlockIntoFreeList+0xac>)
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	601a      	str	r2, [r3, #0]
 8003cf2:	e003      	b.n	8003cfc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d002      	beq.n	8003d0a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003d0a:	bf00      	nop
 8003d0c:	3714      	adds	r7, #20
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bc80      	pop	{r7}
 8003d12:	4770      	bx	lr
 8003d14:	20001968 	.word	0x20001968
 8003d18:	20001970 	.word	0x20001970

08003d1c <memset>:
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	4402      	add	r2, r0
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d100      	bne.n	8003d26 <memset+0xa>
 8003d24:	4770      	bx	lr
 8003d26:	f803 1b01 	strb.w	r1, [r3], #1
 8003d2a:	e7f9      	b.n	8003d20 <memset+0x4>

08003d2c <__libc_init_array>:
 8003d2c:	b570      	push	{r4, r5, r6, lr}
 8003d2e:	2600      	movs	r6, #0
 8003d30:	4d0c      	ldr	r5, [pc, #48]	; (8003d64 <__libc_init_array+0x38>)
 8003d32:	4c0d      	ldr	r4, [pc, #52]	; (8003d68 <__libc_init_array+0x3c>)
 8003d34:	1b64      	subs	r4, r4, r5
 8003d36:	10a4      	asrs	r4, r4, #2
 8003d38:	42a6      	cmp	r6, r4
 8003d3a:	d109      	bne.n	8003d50 <__libc_init_array+0x24>
 8003d3c:	f000 f828 	bl	8003d90 <_init>
 8003d40:	2600      	movs	r6, #0
 8003d42:	4d0a      	ldr	r5, [pc, #40]	; (8003d6c <__libc_init_array+0x40>)
 8003d44:	4c0a      	ldr	r4, [pc, #40]	; (8003d70 <__libc_init_array+0x44>)
 8003d46:	1b64      	subs	r4, r4, r5
 8003d48:	10a4      	asrs	r4, r4, #2
 8003d4a:	42a6      	cmp	r6, r4
 8003d4c:	d105      	bne.n	8003d5a <__libc_init_array+0x2e>
 8003d4e:	bd70      	pop	{r4, r5, r6, pc}
 8003d50:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d54:	4798      	blx	r3
 8003d56:	3601      	adds	r6, #1
 8003d58:	e7ee      	b.n	8003d38 <__libc_init_array+0xc>
 8003d5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d5e:	4798      	blx	r3
 8003d60:	3601      	adds	r6, #1
 8003d62:	e7f2      	b.n	8003d4a <__libc_init_array+0x1e>
 8003d64:	08003e3c 	.word	0x08003e3c
 8003d68:	08003e3c 	.word	0x08003e3c
 8003d6c:	08003e3c 	.word	0x08003e3c
 8003d70:	08003e40 	.word	0x08003e40

08003d74 <memcpy>:
 8003d74:	440a      	add	r2, r1
 8003d76:	4291      	cmp	r1, r2
 8003d78:	f100 33ff 	add.w	r3, r0, #4294967295
 8003d7c:	d100      	bne.n	8003d80 <memcpy+0xc>
 8003d7e:	4770      	bx	lr
 8003d80:	b510      	push	{r4, lr}
 8003d82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d86:	4291      	cmp	r1, r2
 8003d88:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003d8c:	d1f9      	bne.n	8003d82 <memcpy+0xe>
 8003d8e:	bd10      	pop	{r4, pc}

08003d90 <_init>:
 8003d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d92:	bf00      	nop
 8003d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d96:	bc08      	pop	{r3}
 8003d98:	469e      	mov	lr, r3
 8003d9a:	4770      	bx	lr

08003d9c <_fini>:
 8003d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d9e:	bf00      	nop
 8003da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003da2:	bc08      	pop	{r3}
 8003da4:	469e      	mov	lr, r3
 8003da6:	4770      	bx	lr
