# //  ModelSim DE 2024.2 May 20 2024 Linux 4.18.0-553.37.1.el8_10.x86_64
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:38:22 on Feb 27,2025
# vlog -reportprogress 300 "+acc" -incr ../../rtl/Dual_Buf/Dual_Buf.v 
# -- Skipping module Dual_Buf
# 
# Top level modules:
# 	Dual_Buf
# End time: 22:38:22 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:38:22 on Feb 27,2025
# vlog -reportprogress 300 "+acc" -incr ../../rtl/fsm_sync/fsm_sync.v 
# -- Skipping module fsm_sync
# 
# Top level modules:
# 	fsm_sync
# End time: 22:38:23 on Feb 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:38:23 on Feb 27,2025
# vlog -reportprogress 300 "+acc" -incr ../../rtl/Shift_Buffer/Shift_Buffer.v 
# -- Skipping module Shift_Buffer
# 
# Top level modules:
# 	Shift_Buffer
# End time: 22:38:23 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 22:38:23 on Feb 27,2025
# vlog -reportprogress 300 "+acc" -incr Dual_Buf_tb.v 
# -- Compiling module Dual_Buf_tb
# 
# Top level modules:
# 	Dual_Buf_tb
# End time: 22:38:23 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work Dual_Buf_tb 
# Start time: 22:38:23 on Feb 27,2025
# Loading work.Dual_Buf_tb
# Loading work.Dual_Buf
# Loading work.Shift_Buffer
# Loading work.fsm_sync
# ** Note: $stop    : Dual_Buf_tb.v(154)
#    Time: 73001200 ns  Iteration: 0  Instance: /Dual_Buf_tb
# Break in Module Dual_Buf_tb at Dual_Buf_tb.v line 154
# End time: 22:40:21 on Feb 27,2025, Elapsed time: 0:01:58
# Errors: 0, Warnings: 1
