// Seed: 2636025869
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_10(
      1'b0
  );
  wire id_11;
  assign module_1.type_1 = 0;
  assign id_6 = -1;
  always id_6 <= 1'b0;
endmodule
program module_1 (
    output logic id_0,
    input  wand  id_1,
    id_3
);
  wire id_4;
  always id_0 <= 1 - 1'b0;
  bit id_5, id_6;
  id_7 :
  assert property (@(posedge id_3) id_6)
  else if ("") id_0 <= id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4
  );
endmodule
