Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: tesla_osc.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tesla_osc.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tesla_osc"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : tesla_osc
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\arya\Documents\GitHub\tesla-osc\pulse_generator.vhd" into library work
Parsing entity <pulse_generator>.
Parsing architecture <Behavioral> of entity <pulse_generator>.
Parsing VHDL file "C:\Users\arya\Documents\GitHub\tesla-osc\uart_receiver.vhd" into library work
Parsing entity <uart_receiver>.
Parsing architecture <behavioral> of entity <uart_receiver>.
Parsing VHDL file "C:\Users\arya\Documents\GitHub\tesla-osc\pulse_aggregator.vhd" into library work
Parsing entity <pulse_aggregator>.
Parsing architecture <Behavioral> of entity <pulse_aggregator>.
Parsing VHDL file "C:\Users\arya\Documents\GitHub\tesla-osc\tesla_osc.vhd" into library work
Parsing entity <tesla_osc>.
Parsing architecture <Behavioral> of entity <tesla_osc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <tesla_osc> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\arya\Documents\GitHub\tesla-osc\tesla_osc.vhd" Line 69: Using initial value "0000000000000000" for midi_notes_on since it is never assigned

Elaborating entity <uart_receiver> (architecture <behavioral>) from library <work>.

Elaborating entity <pulse_aggregator> (architecture <Behavioral>) from library <work>.

Elaborating entity <pulse_generator> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <tesla_osc>.
    Related source file is "C:\Users\arya\Documents\GitHub\tesla-osc\tesla_osc.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\arya\Documents\GitHub\tesla-osc\tesla_osc.vhd" line 74: Output port <data_ready> of the instance <uart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arya\Documents\GitHub\tesla-osc\tesla_osc.vhd" line 84: Output port <counter> of the instance <pulses> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <tesla_osc> synthesized.

Synthesizing Unit <uart_receiver>.
    Related source file is "C:\Users\arya\Documents\GitHub\tesla-osc\uart_receiver.vhd".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <pulse_count>.
    Found 12-bit register for signal <clock_count>.
    Found 2-bit register for signal <current_state>.
    Found 8-bit register for signal <receive_count>.
    Found 10-bit register for signal <shift_register>.
    Found 1-bit register for signal <data_ready>.
    Found 8-bit register for signal <byte_out>.
    Found 1-bit register for signal <sample_pulse>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clock (rising_edge)                            |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <pulse_count[2]_GND_6_o_add_2_OUT> created at line 77.
    Found 12-bit adder for signal <clock_count[11]_GND_6_o_add_3_OUT> created at line 82.
    Found 8-bit adder for signal <receive_count[7]_GND_6_o_add_14_OUT> created at line 131.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_receiver> synthesized.

Synthesizing Unit <pulse_aggregator>.
    Related source file is "C:\Users\arya\Documents\GitHub\tesla-osc\pulse_aggregator.vhd".
WARNING:Xst:647 - Input <notes_on<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\arya\Documents\GitHub\tesla-osc\pulse_aggregator.vhd" line 64: Output port <counter_out> of the instance <A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arya\Documents\GitHub\tesla-osc\pulse_aggregator.vhd" line 73: Output port <counter_out> of the instance <B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arya\Documents\GitHub\tesla-osc\pulse_aggregator.vhd" line 82: Output port <counter_out> of the instance <C> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <hold_on>.
    Found 28-bit register for signal <counter_int>.
    Found 28-bit adder for signal <counter_int[27]_GND_8_o_add_2_OUT> created at line 99.
    Found 28-bit comparator greater for signal <n0005> created at line 102
    Found 28-bit comparator lessequal for signal <n0008> created at line 104
    Found 16-bit comparator greater for signal <GND_8_o_pulses[15]_LessThan_9_o> created at line 105
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <pulse_aggregator> synthesized.

Synthesizing Unit <pulse_generator>.
    Related source file is "C:\Users\arya\Documents\GitHub\tesla-osc\pulse_generator.vhd".
    Found 28-bit register for signal <counter_int>.
    Found 28-bit adder for signal <counter_int[27]_GND_9_o_add_0_OUT> created at line 52.
    Found 28-bit comparator equal for signal <counter_int[27]_pulse_width[27]_equal_3_o> created at line 57
    Found 28-bit comparator greater for signal <counter_int[27]_duty[27]_LessThan_4_o> created at line 64
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <pulse_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 12-bit adder                                          : 1
 28-bit adder                                          : 4
 3-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 12
 1-bit register                                        : 3
 10-bit register                                       : 1
 12-bit register                                       : 1
 28-bit register                                       : 4
 3-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 9
 16-bit comparator greater                             : 1
 28-bit comparator equal                               : 3
 28-bit comparator greater                             : 4
 28-bit comparator lessequal                           : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 3
 12-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <hold_on> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_0> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <shift_register_0> of sequential type is unconnected in block <uart>.
WARNING:Xst:1293 - FF/Latch <counter_int_27> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_26> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_25> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_24> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_23> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_22> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_21> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_20> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_19> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_18> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_17> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_16> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_15> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_14> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_13> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_12> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_11> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_10> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_9> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_8> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_7> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_6> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_5> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_4> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_3> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_2> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_int_1> has a constant value of 0 in block <pulses>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <pulse_aggregator>.
The following registers are absorbed into counter <counter_int>: 1 register on signal <counter_int>.
Unit <pulse_aggregator> synthesized (advanced).

Synthesizing (advanced) Unit <pulse_generator>.
The following registers are absorbed into counter <counter_int>: 1 register on signal <counter_int>.
Unit <pulse_generator> synthesized (advanced).

Synthesizing (advanced) Unit <uart_receiver>.
The following registers are absorbed into counter <clock_count>: 1 register on signal <clock_count>.
The following registers are absorbed into counter <pulse_count>: 1 register on signal <pulse_count>.
Unit <uart_receiver> synthesized (advanced).
WARNING:Xst:2677 - Node <shift_register_0> of sequential type is unconnected in block <uart_receiver>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 6
 12-bit up counter                                     : 1
 28-bit up counter                                     : 4
 3-bit up counter                                      : 1
# Registers                                            : 28
 Flip-Flops                                            : 28
# Comparators                                          : 9
 16-bit comparator greater                             : 1
 28-bit comparator equal                               : 3
 28-bit comparator greater                             : 4
 28-bit comparator lessequal                           : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <hold_on> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart/FSM_0> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 recv  | 01
 done  | 10
-------------------
WARNING:Xst:1293 - FF/Latch <counter_int_27> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_26> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_25> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_24> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_23> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_22> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_21> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_20> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_19> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_18> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_17> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_16> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_15> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_14> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_13> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_12> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_11> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_10> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_9> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_8> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_7> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_6> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_5> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_4> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_3> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_2> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_1> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_int_0> has a constant value of 0 in block <pulse_aggregator>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <tesla_osc> ...

Optimizing unit <uart_receiver> ...
WARNING:Xst:2677 - Node <uart/data_ready> of sequential type is unconnected in block <tesla_osc>.
WARNING:Xst:1293 - FF/Latch <uart/clock_count_11> has a constant value of 0 in block <tesla_osc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart/clock_count_10> has a constant value of 0 in block <tesla_osc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart/clock_count_9> has a constant value of 0 in block <tesla_osc>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tesla_osc, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : tesla_osc.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 65
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 8
#      LUT2                        : 5
#      LUT3                        : 3
#      LUT4                        : 4
#      LUT5                        : 3
#      LUT6                        : 21
#      MUXCY                       : 8
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 40
#      FD                          : 11
#      FDC                         : 9
#      FDCE                        : 3
#      FDE                         : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 1
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              40  out of  54576     0%  
 Number of Slice LUTs:                   46  out of  27288     0%  
    Number used as Logic:                46  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     62
   Number with an unused Flip Flop:      22  out of     62    35%  
   Number with an unused LUT:            16  out of     62    25%  
   Number of fully used LUT-FF pairs:    24  out of     62    38%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  11  out of    218     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 40    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.982ns (Maximum Frequency: 335.351MHz)
   Minimum input arrival time before clock: 2.508ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 2.982ns (frequency: 335.351MHz)
  Total number of paths / destination ports: 363 / 71
-------------------------------------------------------------------------
Delay:               2.982ns (Levels of Logic = 11)
  Source:            uart/clock_count_0 (FF)
  Destination:       uart/clock_count_8 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: uart/clock_count_0 to uart/clock_count_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.447   0.957  uart/clock_count_0 (uart/clock_count_0)
     INV:I->O              1   0.206   0.000  uart/Mcount_clock_count_lut<0>_INV_0 (uart/Mcount_clock_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  uart/Mcount_clock_count_cy<0> (uart/Mcount_clock_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  uart/Mcount_clock_count_cy<1> (uart/Mcount_clock_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  uart/Mcount_clock_count_cy<2> (uart/Mcount_clock_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  uart/Mcount_clock_count_cy<3> (uart/Mcount_clock_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  uart/Mcount_clock_count_cy<4> (uart/Mcount_clock_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  uart/Mcount_clock_count_cy<5> (uart/Mcount_clock_count_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  uart/Mcount_clock_count_cy<6> (uart/Mcount_clock_count_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  uart/Mcount_clock_count_cy<7> (uart/Mcount_clock_count_cy<7>)
     XORCY:CI->O           1   0.180   0.580  uart/Mcount_clock_count_xor<8> (uart/Result<8>)
     LUT6:I5->O            1   0.205   0.000  uart/Mcount_clock_count_eqn_81 (uart/Mcount_clock_count_eqn_8)
     FDC:D                     0.102          uart/clock_count_8
    ----------------------------------------
    Total                      2.982ns (1.445ns logic, 1.537ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.508ns (Levels of Logic = 2)
  Source:            midi_rxd (PAD)
  Destination:       uart/current_state_FSM_FFd2 (FF)
  Destination Clock: clock rising

  Data Path: midi_rxd to uart/current_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.981  midi_rxd_IBUF (midi_rxd_IBUF)
     LUT6:I0->O            1   0.203   0.000  uart/current_state_FSM_FFd2-In1 (uart/current_state_FSM_FFd2-In)
     FD:D                      0.102          uart/current_state_FSM_FFd2
    ----------------------------------------
    Total                      2.508ns (1.527ns logic, 0.981ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            uart/byte_out_7 (FF)
  Destination:       leds<7> (PAD)
  Source Clock:      clock rising

  Data Path: uart/byte_out_7 to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  uart/byte_out_7 (uart/byte_out_7)
     OBUF:I->O                 2.571          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.982|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.67 secs
 
--> 

Total memory usage is 258832 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   68 (   0 filtered)
Number of infos    :    5 (   0 filtered)

