#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5a0e2e436240 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5a0e2e40d4a0 .scope package, "arm7tdmi_pkg" "arm7tdmi_pkg" 3 1;
 .timescale 0 0;
P_0x5a0e2e445ee0 .param/l "CPSR_C_BIT" 0 3 109, +C4<00000000000000000000000000011101>;
P_0x5a0e2e445f20 .param/l "CPSR_F_BIT" 0 3 112, +C4<00000000000000000000000000000110>;
P_0x5a0e2e445f60 .param/l "CPSR_I_BIT" 0 3 111, +C4<00000000000000000000000000000111>;
P_0x5a0e2e445fa0 .param/l "CPSR_N_BIT" 0 3 107, +C4<00000000000000000000000000011111>;
P_0x5a0e2e445fe0 .param/l "CPSR_T_BIT" 0 3 113, +C4<00000000000000000000000000000101>;
P_0x5a0e2e446020 .param/l "CPSR_V_BIT" 0 3 110, +C4<00000000000000000000000000011100>;
P_0x5a0e2e446060 .param/l "CPSR_Z_BIT" 0 3 108, +C4<00000000000000000000000000011110>;
P_0x5a0e2e4460a0 .param/l "R0" 0 3 89, C4<0000>;
P_0x5a0e2e4460e0 .param/l "R1" 0 3 90, C4<0001>;
P_0x5a0e2e446120 .param/l "R10" 0 3 99, C4<1010>;
P_0x5a0e2e446160 .param/l "R11" 0 3 100, C4<1011>;
P_0x5a0e2e4461a0 .param/l "R12" 0 3 101, C4<1100>;
P_0x5a0e2e4461e0 .param/l "R13" 0 3 102, C4<1101>;
P_0x5a0e2e446220 .param/l "R14" 0 3 103, C4<1110>;
P_0x5a0e2e446260 .param/l "R15" 0 3 104, C4<1111>;
P_0x5a0e2e4462a0 .param/l "R2" 0 3 91, C4<0010>;
P_0x5a0e2e4462e0 .param/l "R3" 0 3 92, C4<0011>;
P_0x5a0e2e446320 .param/l "R4" 0 3 93, C4<0100>;
P_0x5a0e2e446360 .param/l "R5" 0 3 94, C4<0101>;
P_0x5a0e2e4463a0 .param/l "R6" 0 3 95, C4<0110>;
P_0x5a0e2e4463e0 .param/l "R7" 0 3 96, C4<0111>;
P_0x5a0e2e446420 .param/l "R8" 0 3 97, C4<1000>;
P_0x5a0e2e446460 .param/l "R9" 0 3 98, C4<1001>;
enum0x5a0e2e348b80 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY" 3'b011,
   "WRITEBACK" 3'b100
 ;
enum0x5a0e2e3494e0 .enum4 (5)
   "MODE_USER" 5'b10000,
   "MODE_FIQ" 5'b10001,
   "MODE_IRQ" 5'b10010,
   "MODE_SUPERVISOR" 5'b10011,
   "MODE_ABORT" 5'b10111,
   "MODE_UNDEFINED" 5'b11011,
   "MODE_SYSTEM" 5'b11111
 ;
enum0x5a0e2e37f110 .enum4 (4)
   "INSTR_DATA_PROC" 4'b0000,
   "INSTR_MUL" 4'b0001,
   "INSTR_MUL_LONG" 4'b0010,
   "INSTR_SINGLE_SWAP" 4'b0011,
   "INSTR_BRANCH_EX" 4'b0100,
   "INSTR_HALFWORD_DT" 4'b0101,
   "INSTR_SINGLE_DT" 4'b0110,
   "INSTR_UNDEFINED" 4'b0111,
   "INSTR_BLOCK_DT" 4'b1000,
   "INSTR_BRANCH" 4'b1001,
   "INSTR_COPROCESSOR" 4'b1010,
   "INSTR_SWI" 4'b1011,
   "INSTR_PSR_TRANSFER" 4'b1100
 ;
enum0x5a0e2e3eaf00 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_EOR" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_RSB" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_ADC" 4'b0101,
   "ALU_SBC" 4'b0110,
   "ALU_RSC" 4'b0111,
   "ALU_TST" 4'b1000,
   "ALU_TEQ" 4'b1001,
   "ALU_CMP" 4'b1010,
   "ALU_CMN" 4'b1011,
   "ALU_ORR" 4'b1100,
   "ALU_MOV" 4'b1101,
   "ALU_BIC" 4'b1110,
   "ALU_MVN" 4'b1111
 ;
enum0x5a0e2e3ecab0 .enum4 (4)
   "COND_EQ" 4'b0000,
   "COND_NE" 4'b0001,
   "COND_CS" 4'b0010,
   "COND_CC" 4'b0011,
   "COND_MI" 4'b0100,
   "COND_PL" 4'b0101,
   "COND_VS" 4'b0110,
   "COND_VC" 4'b0111,
   "COND_HI" 4'b1000,
   "COND_LS" 4'b1001,
   "COND_GE" 4'b1010,
   "COND_LT" 4'b1011,
   "COND_GT" 4'b1100,
   "COND_LE" 4'b1101,
   "COND_AL" 4'b1110,
   "COND_NV" 4'b1111
 ;
enum0x5a0e2e3ee660 .enum4 (2)
   "SHIFT_LSL" 2'b00,
   "SHIFT_LSR" 2'b01,
   "SHIFT_ASR" 2'b10,
   "SHIFT_ROR" 2'b11
 ;
enum0x5a0e2e3eeef0 .enum4 (3)
   "CP_CDP" 3'b000,
   "CP_LDC" 3'b001,
   "CP_STC" 3'b010,
   "CP_MCR" 3'b011,
   "CP_MRC" 3'b100
 ;
enum0x5a0e2e3ef930 .enum4 (5)
   "THUMB_ALU_IMM" 5'b00000,
   "THUMB_ALU_REG" 5'b00001,
   "THUMB_SHIFT" 5'b00010,
   "THUMB_CMP_MOV_IMM" 5'b00011,
   "THUMB_ALU_HI" 5'b00100,
   "THUMB_PC_REL_LOAD" 5'b00101,
   "THUMB_LOAD_STORE" 5'b00110,
   "THUMB_LOAD_STORE_IMM" 5'b00111,
   "THUMB_LOAD_STORE_HW" 5'b01000,
   "THUMB_SP_REL_LOAD" 5'b01001,
   "THUMB_GET_REL_ADDR" 5'b01010,
   "THUMB_ADD_SUB_SP" 5'b01011,
   "THUMB_PUSH_POP" 5'b01100,
   "THUMB_LOAD_STORE_MULT" 5'b01101,
   "THUMB_BRANCH_COND" 5'b01110,
   "THUMB_BRANCH_UNCOND" 5'b01111,
   "THUMB_BL_HIGH" 5'b10000,
   "THUMB_BL_LOW" 5'b10001
 ;
S_0x5a0e2e417970 .scope module, "completeness_test_tb" "completeness_test_tb" 4 6;
 .timescale -9 -12;
v0x5a0e2e4647e0_0 .var/2s "arm_instructions_tested", 31 0;
v0x5a0e2e4648e0_0 .var "clk", 0 0;
v0x5a0e2e4649a0_0 .net "decode_alu_op", 3 0, L_0x5a0e2e468680;  1 drivers
v0x5a0e2e464a40_0 .net "decode_branch_link", 0 0, L_0x5a0e2e469fc0;  1 drivers
v0x5a0e2e464b10_0 .net "decode_branch_offset", 23 0, L_0x5a0e2e469eb0;  1 drivers
v0x5a0e2e464bb0_0 .net "decode_condition", 3 0, L_0x5a0e2e467d70;  1 drivers
v0x5a0e2e464c80_0 .net "decode_cp_load", 0 0, v0x5a0e2e460ee0_0;  1 drivers
v0x5a0e2e464d50_0 .net "decode_cp_num", 3 0, v0x5a0e2e460fa0_0;  1 drivers
v0x5a0e2e464e20_0 .net "decode_cp_op", 2 0, v0x5a0e2e461080_0;  1 drivers
v0x5a0e2e464ef0_0 .net "decode_cp_opcode1", 2 0, v0x5a0e2e461160_0;  1 drivers
v0x5a0e2e464fc0_0 .net "decode_cp_opcode2", 2 0, v0x5a0e2e461240_0;  1 drivers
v0x5a0e2e465090_0 .net "decode_cp_rd", 3 0, v0x5a0e2e461320_0;  1 drivers
v0x5a0e2e465160_0 .net "decode_cp_rn", 3 0, v0x5a0e2e461400_0;  1 drivers
v0x5a0e2e465230_0 .net "decode_imm_en", 0 0, L_0x5a0e2e430700;  1 drivers
v0x5a0e2e465300_0 .net "decode_immediate", 11 0, L_0x5a0e2e403850;  1 drivers
v0x5a0e2e4653d0_0 .net "decode_instr_type", 3 0, v0x5a0e2e4619a0_0;  1 drivers
v0x5a0e2e4654a0_0 .net "decode_is_branch", 0 0, L_0x5a0e2e469c80;  1 drivers
v0x5a0e2e465570_0 .net "decode_is_memory", 0 0, L_0x5a0e2e469860;  1 drivers
v0x5a0e2e465640_0 .net "decode_mem_byte", 0 0, L_0x5a0e2e46a6c0;  1 drivers
v0x5a0e2e465710_0 .net "decode_mem_load", 0 0, L_0x5a0e2e46a520;  1 drivers
v0x5a0e2e4657e0_0 .net "decode_mem_pre", 0 0, L_0x5a0e2e46a7d0;  1 drivers
v0x5a0e2e4658b0_0 .net "decode_mem_up", 0 0, L_0x5a0e2e46a980;  1 drivers
v0x5a0e2e465980_0 .net "decode_mem_writeback", 0 0, L_0x5a0e2e46aa90;  1 drivers
v0x5a0e2e465a50_0 .net "decode_pc", 31 0, L_0x5a0e2e46b830;  1 drivers
v0x5a0e2e465b20_0 .net "decode_psr_immediate", 0 0, L_0x5a0e2e46b1e0;  1 drivers
v0x5a0e2e465bf0_0 .net "decode_psr_spsr", 0 0, L_0x5a0e2e46b300;  1 drivers
v0x5a0e2e465cc0_0 .net "decode_psr_to_reg", 0 0, L_0x5a0e2e46aef0;  1 drivers
v0x5a0e2e465d90_0 .net "decode_rd", 3 0, L_0x5a0e2e42fe60;  1 drivers
v0x5a0e2e465e60_0 .net "decode_rm", 3 0, L_0x5a0e2e430690;  1 drivers
v0x5a0e2e465f30_0 .net "decode_rn", 3 0, L_0x5a0e2e430290;  1 drivers
v0x5a0e2e466000_0 .net "decode_set_flags", 0 0, L_0x5a0e2e443d10;  1 drivers
v0x5a0e2e4660d0_0 .net "decode_shift_amount", 4 0, L_0x5a0e2e469af0;  1 drivers
v0x5a0e2e4661a0_0 .net "decode_shift_reg", 0 0, L_0x5a0e2e469700;  1 drivers
v0x5a0e2e466270_0 .net "decode_shift_rs", 3 0, L_0x5a0e2e4698d0;  1 drivers
v0x5a0e2e466340_0 .net "decode_shift_type", 1 0, L_0x5a0e2e468e50;  1 drivers
v0x5a0e2e466410_0 .net "decode_thumb_imm5", 4 0, v0x5a0e2e4637a0_0;  1 drivers
v0x5a0e2e4664e0_0 .net "decode_thumb_imm8", 7 0, v0x5a0e2e463880_0;  1 drivers
v0x5a0e2e4665b0_0 .net "decode_thumb_instr_type", 4 0, v0x5a0e2e463960_0;  1 drivers
v0x5a0e2e466680_0 .net "decode_thumb_offset11", 10 0, v0x5a0e2e463b00_0;  1 drivers
v0x5a0e2e466750_0 .net "decode_thumb_offset8", 7 0, v0x5a0e2e463be0_0;  1 drivers
v0x5a0e2e466820_0 .net "decode_thumb_rd", 2 0, v0x5a0e2e463cc0_0;  1 drivers
v0x5a0e2e4668f0_0 .net "decode_thumb_rn", 2 0, v0x5a0e2e463da0_0;  1 drivers
v0x5a0e2e4669c0_0 .net "decode_thumb_rs", 2 0, v0x5a0e2e463e80_0;  1 drivers
v0x5a0e2e466a90_0 .net "decode_valid", 0 0, L_0x5a0e2e46b9c0;  1 drivers
v0x5a0e2e466b60_0 .var "flush", 0 0;
v0x5a0e2e466c30_0 .var "instr_valid", 0 0;
v0x5a0e2e466d00_0 .var "instruction", 31 0;
v0x5a0e2e466dd0_0 .var/2s "passed_tests", 31 0;
v0x5a0e2e466e70_0 .var "pc_in", 31 0;
v0x5a0e2e466f40_0 .var "rst_n", 0 0;
v0x5a0e2e467010_0 .var "stall", 0 0;
v0x5a0e2e4670e0_0 .var/2s "thumb_instructions_tested", 31 0;
v0x5a0e2e467180_0 .var "thumb_mode", 0 0;
v0x5a0e2e467250_0 .var/2s "total_tests", 31 0;
S_0x5a0e2e417da0 .scope task, "test_arm_instruction" "test_arm_instruction" 4 111, 4 111 0, S_0x5a0e2e417970;
 .timescale -9 -12;
v0x5a0e2e430000_0 .var "expected_type", 3 0;
v0x5a0e2e430430_0 .var "instr", 31 0;
v0x5a0e2e441b30_0 .var/str "name";
E_0x5a0e2e391ac0 .event posedge, v0x5a0e2e460c60_0;
TD_completeness_test_tb.test_arm_instruction ;
    %load/vec4 v0x5a0e2e430430_0;
    %store/vec4 v0x5a0e2e466d00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0e2e467180_0, 0, 1;
    %wait E_0x5a0e2e391ac0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a0e2e467250_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5a0e2e467250_0, 0, 32;
    %load/vec4 v0x5a0e2e4653d0_0;
    %load/vec4 v0x5a0e2e430000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a0e2e466a90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a0e2e466dd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5a0e2e466dd0_0, 0, 32;
    %vpi_call/w 4 118 "$display", "PASS: %s - Type: %d", v0x5a0e2e441b30_0, v0x5a0e2e4653d0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 4 120 "$display", "FAIL: %s - Expected: %d, Got: %d", v0x5a0e2e441b30_0, v0x5a0e2e430000_0, v0x5a0e2e4653d0_0 {0 0 0};
T_0.1 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a0e2e4647e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5a0e2e4647e0_0, 0, 32;
    %end;
S_0x5a0e2e40a5b0 .scope task, "test_thumb_instruction" "test_thumb_instruction" 4 125, 4 125 0, S_0x5a0e2e417970;
 .timescale -9 -12;
v0x5a0e2e4039b0_0 .var "expected_type", 4 0;
v0x5a0e2e45e7e0_0 .var "instr", 31 0;
v0x5a0e2e45e8c0_0 .var/str "name";
TD_completeness_test_tb.test_thumb_instruction ;
    %load/vec4 v0x5a0e2e45e7e0_0;
    %store/vec4 v0x5a0e2e466d00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0e2e467180_0, 0, 1;
    %wait E_0x5a0e2e391ac0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a0e2e467250_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5a0e2e467250_0, 0, 32;
    %load/vec4 v0x5a0e2e4665b0_0;
    %load/vec4 v0x5a0e2e4039b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a0e2e466a90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a0e2e466dd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5a0e2e466dd0_0, 0, 32;
    %vpi_call/w 4 132 "$display", "PASS: %s - Type: %d", v0x5a0e2e45e8c0_0, v0x5a0e2e4665b0_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 4 134 "$display", "FAIL: %s - Expected: %d, Got: %d", v0x5a0e2e45e8c0_0, v0x5a0e2e4039b0_0, v0x5a0e2e4665b0_0 {0 0 0};
T_1.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a0e2e4670e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5a0e2e4670e0_0, 0, 32;
    %end;
S_0x5a0e2e40af30 .scope module, "u_decode" "arm7tdmi_decode" 4 57, 5 3 0, S_0x5a0e2e417970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 1 "instr_valid";
    .port_info 5 /INPUT 1 "thumb_mode";
    .port_info 6 /OUTPUT 4 "condition";
    .port_info 7 /OUTPUT 4 "instr_type";
    .port_info 8 /OUTPUT 4 "alu_op";
    .port_info 9 /OUTPUT 4 "rd";
    .port_info 10 /OUTPUT 4 "rn";
    .port_info 11 /OUTPUT 4 "rm";
    .port_info 12 /OUTPUT 12 "immediate";
    .port_info 13 /OUTPUT 1 "imm_en";
    .port_info 14 /OUTPUT 1 "set_flags";
    .port_info 15 /OUTPUT 2 "shift_type";
    .port_info 16 /OUTPUT 5 "shift_amount";
    .port_info 17 /OUTPUT 1 "shift_reg";
    .port_info 18 /OUTPUT 4 "shift_rs";
    .port_info 19 /OUTPUT 1 "is_branch";
    .port_info 20 /OUTPUT 24 "branch_offset";
    .port_info 21 /OUTPUT 1 "branch_link";
    .port_info 22 /OUTPUT 1 "is_memory";
    .port_info 23 /OUTPUT 1 "mem_load";
    .port_info 24 /OUTPUT 1 "mem_byte";
    .port_info 25 /OUTPUT 1 "mem_pre";
    .port_info 26 /OUTPUT 1 "mem_up";
    .port_info 27 /OUTPUT 1 "mem_writeback";
    .port_info 28 /OUTPUT 1 "psr_to_reg";
    .port_info 29 /OUTPUT 1 "psr_spsr";
    .port_info 30 /OUTPUT 1 "psr_immediate";
    .port_info 31 /OUTPUT 3 "cp_op";
    .port_info 32 /OUTPUT 4 "cp_num";
    .port_info 33 /OUTPUT 4 "cp_rd";
    .port_info 34 /OUTPUT 4 "cp_rn";
    .port_info 35 /OUTPUT 3 "cp_opcode1";
    .port_info 36 /OUTPUT 3 "cp_opcode2";
    .port_info 37 /OUTPUT 1 "cp_load";
    .port_info 38 /OUTPUT 5 "thumb_instr_type";
    .port_info 39 /OUTPUT 3 "thumb_rd";
    .port_info 40 /OUTPUT 3 "thumb_rs";
    .port_info 41 /OUTPUT 3 "thumb_rn";
    .port_info 42 /OUTPUT 8 "thumb_imm8";
    .port_info 43 /OUTPUT 5 "thumb_imm5";
    .port_info 44 /OUTPUT 11 "thumb_offset11";
    .port_info 45 /OUTPUT 8 "thumb_offset8";
    .port_info 46 /OUTPUT 32 "pc_out";
    .port_info 47 /OUTPUT 1 "decode_valid";
    .port_info 48 /INPUT 1 "stall";
    .port_info 49 /INPUT 1 "flush";
L_0x5a0e2e467d70 .functor BUFZ 4, L_0x5a0e2e4672f0, C4<0000>, C4<0000>, C4<0000>;
L_0x5a0e2e42fe60 .functor BUFZ 4, L_0x5a0e2e467810, C4<0000>, C4<0000>, C4<0000>;
L_0x5a0e2e430290 .functor BUFZ 4, L_0x5a0e2e467700, C4<0000>, C4<0000>, C4<0000>;
L_0x5a0e2e430690 .functor BUFZ 4, L_0x5a0e2e4678b0, C4<0000>, C4<0000>, C4<0000>;
L_0x5a0e2e403850 .functor BUFZ 12, L_0x5a0e2e4679d0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x5a0e2e430700 .functor AND 1, L_0x5a0e2e467460, L_0x5a0e2e4689f0, C4<1>, C4<1>;
L_0x5a0e2e443d10 .functor AND 1, L_0x5a0e2e467630, L_0x5a0e2e4685e0, C4<1>, C4<1>;
L_0x5a0e2e468e50 .functor BUFZ 2, L_0x5a0e2e467aa0, C4<00>, C4<00>, C4<00>;
L_0x5a0e2e4691b0 .functor AND 1, L_0x5a0e2e468fb0, L_0x5a0e2e469110, C4<1>, C4<1>;
L_0x5a0e2e469430 .functor AND 1, L_0x5a0e2e4691b0, L_0x5a0e2e4692c0, C4<1>, C4<1>;
L_0x76868142e0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5a0e2e469640 .functor XNOR 1, L_0x5a0e2e4695a0, L_0x76868142e0f0, C4<0>, C4<0>;
L_0x5a0e2e469700 .functor AND 1, L_0x5a0e2e469430, L_0x5a0e2e469640, C4<1>, C4<1>;
L_0x5a0e2e469eb0 .functor BUFZ 24, L_0x5a0e2e467de0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x5a0e2e469fc0 .functor AND 1, L_0x5a0e2e467ca0, L_0x5a0e2e469c80, C4<1>, C4<1>;
L_0x5a0e2e469860 .functor OR 1, L_0x5a0e2e46a150, L_0x5a0e2e46a240, C4<0>, C4<0>;
L_0x5a0e2e46a520 .functor BUFZ 1, L_0x5a0e2e468510, C4<0>, C4<0>, C4<0>;
L_0x5a0e2e46a6c0 .functor BUFZ 1, L_0x5a0e2e4682e0, C4<0>, C4<0>, C4<0>;
L_0x5a0e2e46a7d0 .functor BUFZ 1, L_0x5a0e2e467eb0, C4<0>, C4<0>, C4<0>;
L_0x5a0e2e46a980 .functor BUFZ 1, L_0x5a0e2e468000, C4<0>, C4<0>, C4<0>;
L_0x5a0e2e46aa90 .functor BUFZ 1, L_0x5a0e2e468440, C4<0>, C4<0>, C4<0>;
L_0x5a0e2e46aef0 .functor AND 1, L_0x5a0e2e46a8e0, L_0x5a0e2e46ae00, C4<1>, C4<1>;
L_0x5a0e2e46b300 .functor AND 1, L_0x5a0e2e46b050, L_0x5a0e2e46b260, C4<1>, C4<1>;
L_0x5a0e2e46b1e0 .functor AND 1, L_0x5a0e2e46b520, L_0x5a0e2e46b140, C4<1>, C4<1>;
L_0x5a0e2e46b830 .functor BUFZ 32, v0x5a0e2e462720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a0e2e46b9c0 .functor BUFZ 1, v0x5a0e2e464020_0, C4<0>, C4<0>, C4<0>;
L_0x76868142e210 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5a0e2e45f050_0 .net/2u *"_ivl_100", 3 0, L_0x76868142e210;  1 drivers
v0x5a0e2e45f130_0 .net *"_ivl_102", 0 0, L_0x5a0e2e46a240;  1 drivers
L_0x76868142e258 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5a0e2e45f1f0_0 .net/2u *"_ivl_116", 3 0, L_0x76868142e258;  1 drivers
v0x5a0e2e45f2b0_0 .net *"_ivl_118", 0 0, L_0x5a0e2e46a8e0;  1 drivers
v0x5a0e2e45f370_0 .net *"_ivl_121", 0 0, L_0x5a0e2e46ac50;  1 drivers
v0x5a0e2e45f4a0_0 .net *"_ivl_123", 0 0, L_0x5a0e2e46ae00;  1 drivers
L_0x76868142e2a0 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5a0e2e45f560_0 .net/2u *"_ivl_126", 3 0, L_0x76868142e2a0;  1 drivers
v0x5a0e2e45f640_0 .net *"_ivl_128", 0 0, L_0x5a0e2e46b050;  1 drivers
v0x5a0e2e45f700_0 .net *"_ivl_131", 0 0, L_0x5a0e2e46b260;  1 drivers
L_0x76868142e2e8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5a0e2e45f7e0_0 .net/2u *"_ivl_134", 3 0, L_0x76868142e2e8;  1 drivers
v0x5a0e2e45f8c0_0 .net *"_ivl_136", 0 0, L_0x5a0e2e46b520;  1 drivers
v0x5a0e2e45f980_0 .net *"_ivl_139", 0 0, L_0x5a0e2e46b140;  1 drivers
L_0x76868142e018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a0e2e45fa60_0 .net/2u *"_ivl_48", 3 0, L_0x76868142e018;  1 drivers
v0x5a0e2e45fb40_0 .net *"_ivl_50", 0 0, L_0x5a0e2e4689f0;  1 drivers
L_0x76868142e060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a0e2e45fc00_0 .net/2u *"_ivl_54", 3 0, L_0x76868142e060;  1 drivers
v0x5a0e2e45fce0_0 .net *"_ivl_56", 0 0, L_0x5a0e2e4685e0;  1 drivers
v0x5a0e2e45fda0_0 .net *"_ivl_63", 0 0, L_0x5a0e2e468fb0;  1 drivers
L_0x76868142e0a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a0e2e45fe60_0 .net/2u *"_ivl_64", 3 0, L_0x76868142e0a8;  1 drivers
v0x5a0e2e45ff40_0 .net *"_ivl_66", 0 0, L_0x5a0e2e469110;  1 drivers
v0x5a0e2e460000_0 .net *"_ivl_69", 0 0, L_0x5a0e2e4691b0;  1 drivers
v0x5a0e2e4600c0_0 .net *"_ivl_71", 0 0, L_0x5a0e2e4692c0;  1 drivers
v0x5a0e2e4601a0_0 .net *"_ivl_73", 0 0, L_0x5a0e2e469430;  1 drivers
v0x5a0e2e460260_0 .net *"_ivl_75", 0 0, L_0x5a0e2e4695a0;  1 drivers
v0x5a0e2e460340_0 .net/2u *"_ivl_76", 0 0, L_0x76868142e0f0;  1 drivers
v0x5a0e2e460420_0 .net *"_ivl_78", 0 0, L_0x5a0e2e469640;  1 drivers
L_0x76868142e138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a0e2e4604e0_0 .net/2u *"_ivl_84", 4 0, L_0x76868142e138;  1 drivers
L_0x76868142e180 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5a0e2e4605c0_0 .net/2u *"_ivl_88", 3 0, L_0x76868142e180;  1 drivers
L_0x76868142e1c8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5a0e2e4606a0_0 .net/2u *"_ivl_96", 3 0, L_0x76868142e1c8;  1 drivers
v0x5a0e2e460780_0 .net *"_ivl_98", 0 0, L_0x5a0e2e46a150;  1 drivers
v0x5a0e2e460840_0 .net "alu_op", 3 0, L_0x5a0e2e468680;  alias, 1 drivers
v0x5a0e2e460920_0 .net "b_bit", 0 0, L_0x5a0e2e4682e0;  1 drivers
v0x5a0e2e4609e0_0 .net "branch_link", 0 0, L_0x5a0e2e469fc0;  alias, 1 drivers
v0x5a0e2e460aa0_0 .net "branch_offset", 23 0, L_0x5a0e2e469eb0;  alias, 1 drivers
v0x5a0e2e460b80_0 .net "branch_offset_field", 23 0, L_0x5a0e2e467de0;  1 drivers
v0x5a0e2e460c60_0 .net "clk", 0 0, v0x5a0e2e4648e0_0;  1 drivers
v0x5a0e2e460d20_0 .net "cond_field", 3 0, L_0x5a0e2e4672f0;  1 drivers
v0x5a0e2e460e00_0 .net "condition", 3 0, L_0x5a0e2e467d70;  alias, 1 drivers
v0x5a0e2e460ee0_0 .var "cp_load", 0 0;
v0x5a0e2e460fa0_0 .var "cp_num", 3 0;
v0x5a0e2e461080_0 .var "cp_op", 2 0;
v0x5a0e2e461160_0 .var "cp_opcode1", 2 0;
v0x5a0e2e461240_0 .var "cp_opcode2", 2 0;
v0x5a0e2e461320_0 .var "cp_rd", 3 0;
v0x5a0e2e461400_0 .var "cp_rn", 3 0;
v0x5a0e2e4614e0_0 .net "decode_valid", 0 0, L_0x5a0e2e46b9c0;  alias, 1 drivers
v0x5a0e2e4615a0_0 .net "flush", 0 0, v0x5a0e2e466b60_0;  1 drivers
v0x5a0e2e461660_0 .net "i_bit", 0 0, L_0x5a0e2e467460;  1 drivers
v0x5a0e2e461720_0 .net "imm_en", 0 0, L_0x5a0e2e430700;  alias, 1 drivers
v0x5a0e2e4617e0_0 .net "imm_field", 11 0, L_0x5a0e2e4679d0;  1 drivers
v0x5a0e2e4618c0_0 .net "immediate", 11 0, L_0x5a0e2e403850;  alias, 1 drivers
v0x5a0e2e4619a0_0 .var "instr_type", 3 0;
v0x5a0e2e461a80_0 .net "instr_valid", 0 0, v0x5a0e2e466c30_0;  1 drivers
v0x5a0e2e461b40_0 .net "instruction", 31 0, v0x5a0e2e466d00_0;  1 drivers
v0x5a0e2e461c20_0 .net "is_branch", 0 0, L_0x5a0e2e469c80;  alias, 1 drivers
v0x5a0e2e461ce0_0 .net "is_memory", 0 0, L_0x5a0e2e469860;  alias, 1 drivers
v0x5a0e2e461da0_0 .net "l_bit", 0 0, L_0x5a0e2e467ca0;  1 drivers
v0x5a0e2e461e60_0 .net "l_bit_mem", 0 0, L_0x5a0e2e468510;  1 drivers
v0x5a0e2e461f20_0 .net "mem_byte", 0 0, L_0x5a0e2e46a6c0;  alias, 1 drivers
v0x5a0e2e461fe0_0 .net "mem_load", 0 0, L_0x5a0e2e46a520;  alias, 1 drivers
v0x5a0e2e4620a0_0 .net "mem_pre", 0 0, L_0x5a0e2e46a7d0;  alias, 1 drivers
v0x5a0e2e462160_0 .net "mem_up", 0 0, L_0x5a0e2e46a980;  alias, 1 drivers
v0x5a0e2e462220_0 .net "mem_writeback", 0 0, L_0x5a0e2e46aa90;  alias, 1 drivers
v0x5a0e2e4622e0_0 .net "op_class", 1 0, L_0x5a0e2e4673c0;  1 drivers
v0x5a0e2e4623c0_0 .net "op_code", 5 0, L_0x5a0e2e467530;  1 drivers
v0x5a0e2e4624a0_0 .net "p_bit", 0 0, L_0x5a0e2e467eb0;  1 drivers
v0x5a0e2e462560_0 .net "pc_in", 31 0, v0x5a0e2e466e70_0;  1 drivers
v0x5a0e2e462640_0 .net "pc_out", 31 0, L_0x5a0e2e46b830;  alias, 1 drivers
v0x5a0e2e462720_0 .var "pc_reg", 31 0;
v0x5a0e2e462800_0 .net "psr_immediate", 0 0, L_0x5a0e2e46b1e0;  alias, 1 drivers
v0x5a0e2e4628c0_0 .net "psr_spsr", 0 0, L_0x5a0e2e46b300;  alias, 1 drivers
v0x5a0e2e462980_0 .net "psr_to_reg", 0 0, L_0x5a0e2e46aef0;  alias, 1 drivers
v0x5a0e2e462a40_0 .net "rd", 3 0, L_0x5a0e2e42fe60;  alias, 1 drivers
v0x5a0e2e462b20_0 .net "rd_field", 3 0, L_0x5a0e2e467810;  1 drivers
v0x5a0e2e462c00_0 .net "rm", 3 0, L_0x5a0e2e430690;  alias, 1 drivers
v0x5a0e2e462ce0_0 .net "rm_field", 3 0, L_0x5a0e2e4678b0;  1 drivers
v0x5a0e2e462dc0_0 .net "rn", 3 0, L_0x5a0e2e430290;  alias, 1 drivers
v0x5a0e2e462ea0_0 .net "rn_field", 3 0, L_0x5a0e2e467700;  1 drivers
v0x5a0e2e462f80_0 .net "rst_n", 0 0, v0x5a0e2e466f40_0;  1 drivers
v0x5a0e2e463040_0 .net "s_bit", 0 0, L_0x5a0e2e467630;  1 drivers
v0x5a0e2e463100_0 .net "set_flags", 0 0, L_0x5a0e2e443d10;  alias, 1 drivers
v0x5a0e2e4631c0_0 .net "shift_amount", 4 0, L_0x5a0e2e469af0;  alias, 1 drivers
v0x5a0e2e4632a0_0 .net "shift_amt_field", 4 0, L_0x5a0e2e467bd0;  1 drivers
v0x5a0e2e463380_0 .net "shift_reg", 0 0, L_0x5a0e2e469700;  alias, 1 drivers
v0x5a0e2e463440_0 .net "shift_rs", 3 0, L_0x5a0e2e4698d0;  alias, 1 drivers
v0x5a0e2e463520_0 .net "shift_type", 1 0, L_0x5a0e2e468e50;  alias, 1 drivers
v0x5a0e2e463600_0 .net "shift_type_field", 1 0, L_0x5a0e2e467aa0;  1 drivers
v0x5a0e2e4636e0_0 .net "stall", 0 0, v0x5a0e2e467010_0;  1 drivers
v0x5a0e2e4637a0_0 .var "thumb_imm5", 4 0;
v0x5a0e2e463880_0 .var "thumb_imm8", 7 0;
v0x5a0e2e463960_0 .var "thumb_instr_type", 4 0;
v0x5a0e2e463a40_0 .net "thumb_mode", 0 0, v0x5a0e2e467180_0;  1 drivers
v0x5a0e2e463b00_0 .var "thumb_offset11", 10 0;
v0x5a0e2e463be0_0 .var "thumb_offset8", 7 0;
v0x5a0e2e463cc0_0 .var "thumb_rd", 2 0;
v0x5a0e2e463da0_0 .var "thumb_rn", 2 0;
v0x5a0e2e463e80_0 .var "thumb_rs", 2 0;
v0x5a0e2e463f60_0 .net "u_bit", 0 0, L_0x5a0e2e468000;  1 drivers
v0x5a0e2e464020_0 .var "valid_reg", 0 0;
v0x5a0e2e4640e0_0 .net "w_bit", 0 0, L_0x5a0e2e468440;  1 drivers
E_0x5a0e2e396530/0 .event edge, v0x5a0e2e463a40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0;
E_0x5a0e2e396530/1 .event edge, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0;
E_0x5a0e2e396530/2 .event edge, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0;
E_0x5a0e2e396530/3 .event edge, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0;
E_0x5a0e2e396530/4 .event edge, v0x5a0e2e461b40_0;
E_0x5a0e2e396530 .event/or E_0x5a0e2e396530/0, E_0x5a0e2e396530/1, E_0x5a0e2e396530/2, E_0x5a0e2e396530/3, E_0x5a0e2e396530/4;
E_0x5a0e2e396e70/0 .event edge, v0x5a0e2e4619a0_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0;
E_0x5a0e2e396e70/1 .event edge, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0;
E_0x5a0e2e396e70/2 .event edge, v0x5a0e2e461b40_0;
E_0x5a0e2e396e70 .event/or E_0x5a0e2e396e70/0, E_0x5a0e2e396e70/1, E_0x5a0e2e396e70/2;
E_0x5a0e2e396830/0 .event edge, v0x5a0e2e463a40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0;
E_0x5a0e2e396830/1 .event edge, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0;
E_0x5a0e2e396830/2 .event edge, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0;
E_0x5a0e2e396830/3 .event edge, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0;
E_0x5a0e2e396830/4 .event edge, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0, v0x5a0e2e461b40_0;
E_0x5a0e2e396830 .event/or E_0x5a0e2e396830/0, E_0x5a0e2e396830/1, E_0x5a0e2e396830/2, E_0x5a0e2e396830/3, E_0x5a0e2e396830/4;
E_0x5a0e2e36c3f0/0 .event negedge, v0x5a0e2e462f80_0;
E_0x5a0e2e36c3f0/1 .event posedge, v0x5a0e2e460c60_0;
E_0x5a0e2e36c3f0 .event/or E_0x5a0e2e36c3f0/0, E_0x5a0e2e36c3f0/1;
L_0x5a0e2e4672f0 .part v0x5a0e2e466d00_0, 28, 4;
L_0x5a0e2e4673c0 .part v0x5a0e2e466d00_0, 26, 2;
L_0x5a0e2e467460 .part v0x5a0e2e466d00_0, 25, 1;
L_0x5a0e2e467530 .part v0x5a0e2e466d00_0, 19, 6;
L_0x5a0e2e467630 .part v0x5a0e2e466d00_0, 20, 1;
L_0x5a0e2e467700 .part v0x5a0e2e466d00_0, 16, 4;
L_0x5a0e2e467810 .part v0x5a0e2e466d00_0, 12, 4;
L_0x5a0e2e4678b0 .part v0x5a0e2e466d00_0, 0, 4;
L_0x5a0e2e4679d0 .part v0x5a0e2e466d00_0, 0, 12;
L_0x5a0e2e467aa0 .part v0x5a0e2e466d00_0, 5, 2;
L_0x5a0e2e467bd0 .part v0x5a0e2e466d00_0, 7, 5;
L_0x5a0e2e467ca0 .part v0x5a0e2e466d00_0, 24, 1;
L_0x5a0e2e467de0 .part v0x5a0e2e466d00_0, 0, 24;
L_0x5a0e2e467eb0 .part v0x5a0e2e466d00_0, 24, 1;
L_0x5a0e2e468000 .part v0x5a0e2e466d00_0, 23, 1;
L_0x5a0e2e4682e0 .part v0x5a0e2e466d00_0, 22, 1;
L_0x5a0e2e468440 .part v0x5a0e2e466d00_0, 21, 1;
L_0x5a0e2e468510 .part v0x5a0e2e466d00_0, 20, 1;
L_0x5a0e2e468680 .part v0x5a0e2e466d00_0, 21, 4;
L_0x5a0e2e4689f0 .cmp/eq 4, v0x5a0e2e4619a0_0, L_0x76868142e018;
L_0x5a0e2e4685e0 .cmp/eq 4, v0x5a0e2e4619a0_0, L_0x76868142e060;
L_0x5a0e2e468fb0 .reduce/nor L_0x5a0e2e430700;
L_0x5a0e2e469110 .cmp/eq 4, v0x5a0e2e4619a0_0, L_0x76868142e0a8;
L_0x5a0e2e4692c0 .part v0x5a0e2e466d00_0, 4, 1;
L_0x5a0e2e4695a0 .part v0x5a0e2e466d00_0, 7, 1;
L_0x5a0e2e4698d0 .part v0x5a0e2e466d00_0, 8, 4;
L_0x5a0e2e469af0 .functor MUXZ 5, L_0x5a0e2e467bd0, L_0x76868142e138, L_0x5a0e2e469700, C4<>;
L_0x5a0e2e469c80 .cmp/eq 4, v0x5a0e2e4619a0_0, L_0x76868142e180;
L_0x5a0e2e46a150 .cmp/eq 4, v0x5a0e2e4619a0_0, L_0x76868142e1c8;
L_0x5a0e2e46a240 .cmp/eq 4, v0x5a0e2e4619a0_0, L_0x76868142e210;
L_0x5a0e2e46a8e0 .cmp/eq 4, v0x5a0e2e4619a0_0, L_0x76868142e258;
L_0x5a0e2e46ac50 .part v0x5a0e2e466d00_0, 21, 1;
L_0x5a0e2e46ae00 .reduce/nor L_0x5a0e2e46ac50;
L_0x5a0e2e46b050 .cmp/eq 4, v0x5a0e2e4619a0_0, L_0x76868142e2a0;
L_0x5a0e2e46b260 .part v0x5a0e2e466d00_0, 22, 1;
L_0x5a0e2e46b520 .cmp/eq 4, v0x5a0e2e4619a0_0, L_0x76868142e2e8;
L_0x5a0e2e46b140 .part v0x5a0e2e466d00_0, 25, 1;
    .scope S_0x5a0e2e40af30;
T_2 ;
    %wait E_0x5a0e2e36c3f0;
    %load/vec4 v0x5a0e2e462f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0e2e462720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0e2e464020_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5a0e2e4615a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0e2e462720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a0e2e464020_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5a0e2e4636e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5a0e2e462560_0;
    %assign/vec4 v0x5a0e2e462720_0, 0;
    %load/vec4 v0x5a0e2e461a80_0;
    %assign/vec4 v0x5a0e2e464020_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a0e2e40af30;
T_3 ;
Ewait_0 .event/or E_0x5a0e2e396830, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %load/vec4 v0x5a0e2e463a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/z;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/z;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/z;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/z;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/z;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_3.9, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 20, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 16, 6;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 12, 0, 2;
    %pushi/vec4 0, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 8, 4, 4;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 5, 23, 6;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 8, 4, 4;
    %pushi/vec4 9, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 4, 4;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_3.17, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 21, 6;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 21, 6;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
T_3.20 ;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 4, 4;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 4, 4;
    %cmpi/e 13, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 4, 4;
    %cmpi/e 15, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 24, 4, 4;
    %cmpi/e 1245169, 0, 24;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
T_3.24 ;
T_3.22 ;
T_3.18 ;
T_3.16 ;
T_3.14 ;
T_3.12 ;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 5, 23, 6;
    %pushi/vec4 6, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
T_3.26 ;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.28;
T_3.27 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
T_3.28 ;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %jmp T_3.37;
T_3.29 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 2, 11, 5;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.38, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.39;
T_3.38 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
T_3.39 ;
    %jmp T_3.37;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.37;
T_3.31 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 10, 5;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.40, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.41;
T_3.40 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 10, 5;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.42, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 2, 8, 5;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.44, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.45;
T_3.44 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
T_3.45 ;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
T_3.43 ;
T_3.41 ;
    %jmp T_3.37;
T_3.32 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.37;
T_3.33 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.47;
T_3.46 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
T_3.47 ;
    %jmp T_3.37;
T_3.34 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
T_3.49 ;
    %jmp T_3.37;
T_3.35 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.50, 8;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 8, 5;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_3.52, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
T_3.53 ;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
T_3.51 ;
    %jmp T_3.37;
T_3.36 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.54, 8;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
T_3.57 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.58, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a0e2e4619a0_0, 0, 4;
T_3.59 ;
T_3.55 ;
    %jmp T_3.37;
T_3.37 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5a0e2e40af30;
T_4 ;
Ewait_1 .event/or E_0x5a0e2e396e70, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a0e2e461080_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e460fa0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e461320_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e461400_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a0e2e461160_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a0e2e461240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0e2e460ee0_0, 0, 1;
    %load/vec4 v0x5a0e2e4619a0_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x5a0e2e460fa0_0, 0, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 25, 6;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x5a0e2e461320_0, 0, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x5a0e2e461160_0, 0, 3;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x5a0e2e460ee0_0, 0, 1;
    %load/vec4 v0x5a0e2e460ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5a0e2e461080_0, 0, 3;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5a0e2e461080_0, 0, 3;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 25, 6;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x5a0e2e461320_0, 0, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x5a0e2e461400_0, 0, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x5a0e2e461160_0, 0, 3;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x5a0e2e461240_0, 0, 3;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 20, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5a0e2e461080_0, 0, 3;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a0e2e461080_0, 0, 3;
T_4.11 ;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a0e2e461080_0, 0, 3;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x5a0e2e461320_0, 0, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x5a0e2e461400_0, 0, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 21, 6;
    %store/vec4 v0x5a0e2e461160_0, 0, 3;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x5a0e2e461240_0, 0, 3;
T_4.9 ;
T_4.6 ;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5a0e2e40af30;
T_5 ;
Ewait_2 .event/or E_0x5a0e2e396530, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a0e2e463cc0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a0e2e463e80_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a0e2e463da0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a0e2e463880_0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5a0e2e4637a0_0, 0, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5a0e2e463b00_0, 0, 11;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a0e2e463be0_0, 0, 8;
    %load/vec4 v0x5a0e2e463a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 5, 11, 5;
    %cmpi/e 30, 0, 5;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x5a0e2e463b00_0, 0, 11;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 5, 11, 5;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x5a0e2e463b00_0, 0, 11;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5a0e2e463cc0_0, 0, 3;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x5a0e2e463e80_0, 0, 3;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x5a0e2e463da0_0, 0, 3;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %jmp T_5.14;
T_5.6 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 2, 11, 5;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a0e2e4637a0_0, 0, 5;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x5a0e2e4637a0_0, 0, 5;
T_5.16 ;
    %jmp T_5.14;
T_5.7 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5a0e2e463cc0_0, 0, 3;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a0e2e463880_0, 0, 8;
    %jmp T_5.14;
T_5.8 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 10, 5;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 10, 5;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 3;
    %store/vec4 v0x5a0e2e463cc0_0, 0, 3;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 3, 3;
    %pad/u 3;
    %store/vec4 v0x5a0e2e463e80_0, 0, 3;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 10, 5;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5a0e2e463cc0_0, 0, 3;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a0e2e463880_0, 0, 8;
T_5.22 ;
T_5.20 ;
T_5.18 ;
    %jmp T_5.14;
T_5.9 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x5a0e2e4637a0_0, 0, 5;
    %jmp T_5.14;
T_5.10 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.23, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x5a0e2e4637a0_0, 0, 5;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x5a0e2e4637a0_0, 0, 5;
T_5.24 ;
    %jmp T_5.14;
T_5.11 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5a0e2e463cc0_0, 0, 3;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a0e2e463880_0, 0, 8;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5a0e2e463cc0_0, 0, 3;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a0e2e463880_0, 0, 8;
T_5.26 ;
    %jmp T_5.14;
T_5.12 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 8, 5;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_5.29, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %jmp T_5.30;
T_5.29 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.31, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a0e2e463880_0, 0, 8;
    %jmp T_5.32;
T_5.31 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a0e2e463be0_0, 0, 8;
T_5.32 ;
T_5.30 ;
    %jmp T_5.28;
T_5.27 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5a0e2e463cc0_0, 0, 3;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a0e2e463880_0, 0, 8;
T_5.28 ;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.33, 8;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.35, 4;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a0e2e463880_0, 0, 8;
    %jmp T_5.36;
T_5.35 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a0e2e463be0_0, 0, 8;
T_5.36 ;
    %jmp T_5.34;
T_5.33 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5a0e2e463960_0, 0, 5;
    %load/vec4 v0x5a0e2e461b40_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0x5a0e2e463b00_0, 0, 11;
T_5.34 ;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
T_5.5 ;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5a0e2e417970;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0e2e4648e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0e2e466f40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0e2e4647e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0e2e4670e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0e2e466dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0e2e467250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0e2e466e70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0e2e466c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0e2e467010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0e2e466b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0e2e467180_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x5a0e2e417970;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x5a0e2e4648e0_0;
    %inv;
    %store/vec4 v0x5a0e2e4648e0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5a0e2e417970;
T_8 ;
    %vpi_call/w 4 140 "$dumpfile", "completeness_test_tb.vcd" {0 0 0};
    %vpi_call/w 4 141 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a0e2e417970 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0e2e466f40_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a0e2e391ac0;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0e2e466f40_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a0e2e391ac0;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 149 "$display", "=== ARM7TDMI Instruction Set Completeness Test ===" {0 0 0};
    %vpi_call/w 4 152 "$display", "\012--- ARM Mode Instructions ---" {0 0 0};
    %pushi/vec4 3766616065, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "ADD R0, R2, R1";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3762421761, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "SUB R0, R2, R1";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3785359361, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "MOV R0, R1";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3758096385, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "AND R0, R0, R1";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3783262209, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "ORR R0, R0, R1";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3760193537, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "EOR R0, R0, R1";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3787456513, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "BIC R0, R0, R1";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3789553665, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "MVN R0, R1";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3758097041, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "MUL R0, R1, R2";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3760206226, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "MLA R0, R1, R3, R2";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3766485649, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "UMULL R0, R1, R2, R2";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3770679953, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "SMULL R0, R1, R2, R2";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3851485184, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "LDR R0, [R1]";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3850436608, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "STR R0, [R1]";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3855679488, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "LDRB R0, [R1]";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3901816835, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "LDM R1, {R0, R1}";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3788570800, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "LDRH R0, [R1]";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3788570832, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "LDRSB R0, [R1]";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3788570864, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "LDRSH R0, [R1]";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3925868544, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "B +0";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3942645760, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "BL +0";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3778019088, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "BX R0";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3774939281, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "SWP R0, R1, [R0]";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3779133585, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "SWPB R0, R1, [R0]";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3775856640, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "MRS R0, CPSR";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3777622016, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "MSR CPSR, R0";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 4009754624, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "SWI 0";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3992977408, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "CDP p0, 0, c0, c0, c0";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3960471552, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "LDC p0, c0, [R0]";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %pushi/vec4 3992977424, 0, 32;
    %store/vec4 v0x5a0e2e430430_0, 0, 32;
    %pushi/str "MCR p0, 0, R0, c0, c0";
    %store/str v0x5a0e2e441b30_0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5a0e2e430000_0, 0, 4;
    %fork TD_completeness_test_tb.test_arm_instruction, S_0x5a0e2e417da0;
    %join;
    %vpi_call/w 4 203 "$display", "\012--- Thumb Mode Instructions ---" {0 0 0};
    %pushi/vec4 328, 0, 32;
    %store/vec4 v0x5a0e2e45e7e0_0, 0, 32;
    %pushi/str "LSL R0, R1, #5";
    %store/str v0x5a0e2e45e8c0_0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5a0e2e4039b0_0, 0, 5;
    %fork TD_completeness_test_tb.test_thumb_instruction, S_0x5a0e2e40a5b0;
    %join;
    %pushi/vec4 12805, 0, 32;
    %store/vec4 v0x5a0e2e45e7e0_0, 0, 32;
    %pushi/str "MOV R2, #5";
    %store/str v0x5a0e2e45e8c0_0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5a0e2e4039b0_0, 0, 5;
    %fork TD_completeness_test_tb.test_thumb_instruction, S_0x5a0e2e40a5b0;
    %join;
    %pushi/vec4 6280, 0, 32;
    %store/vec4 v0x5a0e2e45e7e0_0, 0, 32;
    %pushi/str "ADD R0, R1, R2";
    %store/str v0x5a0e2e45e8c0_0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5a0e2e4039b0_0, 0, 5;
    %fork TD_completeness_test_tb.test_thumb_instruction, S_0x5a0e2e40a5b0;
    %join;
    %pushi/vec4 17416, 0, 32;
    %store/vec4 v0x5a0e2e45e7e0_0, 0, 32;
    %pushi/str "ADD R0, R1 (hi)";
    %store/str v0x5a0e2e45e8c0_0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5a0e2e4039b0_0, 0, 5;
    %fork TD_completeness_test_tb.test_thumb_instruction, S_0x5a0e2e40a5b0;
    %join;
    %pushi/vec4 18176, 0, 32;
    %store/vec4 v0x5a0e2e45e7e0_0, 0, 32;
    %pushi/str "BX R0";
    %store/str v0x5a0e2e45e8c0_0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5a0e2e4039b0_0, 0, 5;
    %fork TD_completeness_test_tb.test_thumb_instruction, S_0x5a0e2e40a5b0;
    %join;
    %pushi/vec4 26624, 0, 32;
    %store/vec4 v0x5a0e2e45e7e0_0, 0, 32;
    %pushi/str "LDR R0, [R0]";
    %store/str v0x5a0e2e45e8c0_0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5a0e2e4039b0_0, 0, 5;
    %fork TD_completeness_test_tb.test_thumb_instruction, S_0x5a0e2e40a5b0;
    %join;
    %pushi/vec4 34816, 0, 32;
    %store/vec4 v0x5a0e2e45e7e0_0, 0, 32;
    %pushi/str "LDRH R0, [R0]";
    %store/str v0x5a0e2e45e8c0_0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5a0e2e4039b0_0, 0, 5;
    %fork TD_completeness_test_tb.test_thumb_instruction, S_0x5a0e2e40a5b0;
    %join;
    %pushi/vec4 51200, 0, 32;
    %store/vec4 v0x5a0e2e45e7e0_0, 0, 32;
    %pushi/str "LDM R0!, {R3}";
    %store/str v0x5a0e2e45e8c0_0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5a0e2e4039b0_0, 0, 5;
    %fork TD_completeness_test_tb.test_thumb_instruction, S_0x5a0e2e40a5b0;
    %join;
    %pushi/vec4 53248, 0, 32;
    %store/vec4 v0x5a0e2e45e7e0_0, 0, 32;
    %pushi/str "BEQ +0";
    %store/str v0x5a0e2e45e8c0_0;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5a0e2e4039b0_0, 0, 5;
    %fork TD_completeness_test_tb.test_thumb_instruction, S_0x5a0e2e40a5b0;
    %join;
    %pushi/vec4 57344, 0, 32;
    %store/vec4 v0x5a0e2e45e7e0_0, 0, 32;
    %pushi/str "B +0";
    %store/str v0x5a0e2e45e8c0_0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5a0e2e4039b0_0, 0, 5;
    %fork TD_completeness_test_tb.test_thumb_instruction, S_0x5a0e2e40a5b0;
    %join;
    %pushi/vec4 61440, 0, 32;
    %store/vec4 v0x5a0e2e45e7e0_0, 0, 32;
    %pushi/str "BL prefix (11110)";
    %store/str v0x5a0e2e45e8c0_0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5a0e2e4039b0_0, 0, 5;
    %fork TD_completeness_test_tb.test_thumb_instruction, S_0x5a0e2e40a5b0;
    %join;
    %pushi/vec4 63488, 0, 32;
    %store/vec4 v0x5a0e2e45e7e0_0, 0, 32;
    %pushi/str "BL suffix (11111)";
    %store/str v0x5a0e2e45e8c0_0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5a0e2e4039b0_0, 0, 5;
    %fork TD_completeness_test_tb.test_thumb_instruction, S_0x5a0e2e40a5b0;
    %join;
    %wait E_0x5a0e2e391ac0;
    %vpi_call/w 4 221 "$display", "\012=== Test Summary ===" {0 0 0};
    %vpi_call/w 4 222 "$display", "ARM Instructions Tested: %d", v0x5a0e2e4647e0_0 {0 0 0};
    %vpi_call/w 4 223 "$display", "Thumb Instructions Tested: %d", v0x5a0e2e4670e0_0 {0 0 0};
    %vpi_call/w 4 224 "$display", "Total Tests: %d", v0x5a0e2e467250_0 {0 0 0};
    %vpi_call/w 4 225 "$display", "Passed Tests: %d", v0x5a0e2e466dd0_0 {0 0 0};
    %load/vec4 v0x5a0e2e466dd0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5a0e2e467250_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 226 "$display", "Pass Rate: %0.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x5a0e2e466dd0_0;
    %load/vec4 v0x5a0e2e467250_0;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %vpi_call/w 4 229 "$display", "\012\342\234\205 ALL TESTS PASSED - ARM7TDMI INSTRUCTION SET COMPLETE!" {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 4 231 "$display", "\012\342\235\214 SOME TESTS FAILED - INSTRUCTION SET INCOMPLETE" {0 0 0};
T_8.5 ;
    %vpi_call/w 4 234 "$display", "=== Completeness Test Complete ===" {0 0 0};
    %vpi_call/w 4 235 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/arm7tdmi_defines.sv";
    "completeness_test_tb.sv";
    "../rtl/arm7tdmi_decode.sv";
