
[Device]
Family = lc4k;
PartNumber = LC4256ZE-5TN100C;
Package = 100TQFP;
PartType = LC4256ZE;
Speed = -5.8;
Operating_condition = COM;
Status = Production;

[Revision]
Parent = lc4k256e.lci;
DATE = 2002;
TIME = 0:00:00;
Source_Format = ABEL_Schematic;
Synthesis = Synplify;

[Ignore Assignments]

[Clear Assignments]

[Backannotate Assignments]

[Global Constraints]

[Location Assignments]
layer = OFF;
nRST = pin, 53, -, -, -;
diode = pin, 70, -, -, -;
tmr_out = pin, 52, -, -, -;
cup1_motor_D = pin, 4, -, -, -;
cup1_motor_U = pin, 5, -, -, -;
cup1_LED_OUT = pin, 28, -, -, -;
cup2_motor_D = pin, 6, -, -, -;
cup2_motor_U = pin, 7, -, -, -;
cup2_LED_OUT = pin, 29, -, -, -;
cup3_motor_D = pin, 8, -, -, -;
cup3_motor_U = pin, 9, -, -, -;
cup3_LED_OUT = pin, 30, -, -, -;
cup4_motor_D = pin, 11, -, -, -;
cup4_motor_U = pin, 12, -, -, -;
cup4_LED_OUT = pin, 31, -, -, -;
cup5_motor_D = pin, 13, -, -, -;
cup5_motor_U = pin, 14, -, -, -;
cup5_LED_OUT = pin, 32, -, -, -;
cup6_motor_D = pin, 15, -, -, -;
cup6_motor_U = pin, 16, -, -, -;
cup6_LED_OUT = pin, 33, -, -, -;
cup7_motor_D = pin, 17, -, -, -;
cup7_motor_U = pin, 20, -, -, -;
cup7_LED_OUT = pin, 39, -, -, -;
cup8_motor_D = pin, 21, -, -, -;
cup8_motor_U = pin, 22, -, -, -;
cup8_LED_OUT = pin, 40, -, -, -;
cup9_motor_D = pin, 23, -, -, -;
cup9_motor_U = pin, 24, -, -, -;
cup9_LED_OUT = pin, 41, -, -, -;
cup10_motor_D = pin, 25, -, -, -;
cup10_motor_U = pin, 26, -, -, -;
cup10_LED_OUT = pin, 42, -, -, -;

[Group Assignments]
layer = OFF;

[Resource Reservations]
layer = OFF;

[Fitter Report Format]

[Power]

[Source Constraint Option]

[Fast Bypass]

[OSM Bypass]

[Input Registers]

[Netlist/Delay Format]

[IO Types]
layer = OFF;

[Pullup]

[Slewrate]

[Region]

[Timing Constraints]

[HSI Attributes]

[Input Delay]

[opt global constraints list]

[Explorer User Settings]

[Pin attributes list]

[global constraints list]

[Global Constraints Process Update]

[pin lock limitation]

[LOCATION ASSIGNMENTS LIST]

[RESOURCE RESERVATIONS LIST]

[individual constraints list]

[Attributes list setting]

[Timing Analyzer]

[PLL Assignments]

[Dual Function Macrocell]

[Explorer Results]

[VHDL synplify constraints]

[VHDL spectrum constraints]

[verilog synplify constraints]

[verilog spectrum constraints]

[VHDL synplify constraints list]

[VHDL spectrum constraints list]

[verilog synplify constraints list]

[verilog spectrum constraints list]

[Power Guard]

[ORP Bypass]

[Register Powerup]

[OSCTIMER Assignments]
layer = OFF;
