

================================================================
== Vivado HLS Report for 'antithetic'
================================================================
* Date:           Wed Jan 20 10:46:28 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Antithetic_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 0.993 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          2|          2|  inf |    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     76|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      69|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      69|    163|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln38_fu_70_p2                 |    xor   |      0|  0|  33|          32|          33|
    |xor_ln39_fu_84_p2                 |    xor   |      0|  0|  33|          32|          33|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  76|          69|          72|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |rn_in_V_blk_n            |   9|          2|    1|          2|
    |rn_out_1_V_blk_n         |   9|          2|    1|          2|
    |rn_out_1_V_din           |  15|          3|   32|         96|
    |rn_out_2_V_blk_n         |   9|          2|    1|          2|
    |rn_out_2_V_din           |  15|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         18|   69|        204|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |tmp_1_reg_101            |  32|   0|   32|          0|
    |tmp_reg_95               |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  69|   0|   69|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-------------------+-----+-----+--------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |  antithetic  | return value |
|ap_rst             |  in |    1| ap_ctrl_none |  antithetic  | return value |
|rn_in_V_dout       |  in |   32|    ap_fifo   |    rn_in_V   |    pointer   |
|rn_in_V_empty_n    |  in |    1|    ap_fifo   |    rn_in_V   |    pointer   |
|rn_in_V_read       | out |    1|    ap_fifo   |    rn_in_V   |    pointer   |
|rn_out_1_V_din     | out |   32|    ap_fifo   |  rn_out_1_V  |    pointer   |
|rn_out_1_V_full_n  |  in |    1|    ap_fifo   |  rn_out_1_V  |    pointer   |
|rn_out_1_V_write   | out |    1|    ap_fifo   |  rn_out_1_V  |    pointer   |
|rn_out_2_V_din     | out |   32|    ap_fifo   |  rn_out_2_V  |    pointer   |
|rn_out_2_V_full_n  |  in |    1|    ap_fifo   |  rn_out_2_V  |    pointer   |
|rn_out_2_V_write   | out |    1|    ap_fifo   |  rn_out_2_V  |    pointer   |
+-------------------+-----+-----+--------------+--------------+--------------+

