Analysis & Synthesis report for phase1
Tue Mar 28 22:07:36 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for RAM:RAM_UNIT|altsyncram:altsyncram_component|altsyncram_7si1:auto_generated
 14. Parameter Settings for User Entity Instance: alu:DP_ALU|Shift:SigSHL|lpm_clshift:LPM_CLSHIFT_component
 15. Parameter Settings for User Entity Instance: alu:DP_ALU|Shift:SigSHR|lpm_clshift:LPM_CLSHIFT_component
 16. Parameter Settings for User Entity Instance: alu:DP_ALU|Rotate:SigROL|lpm_clshift:LPM_CLSHIFT_component
 17. Parameter Settings for User Entity Instance: alu:DP_ALU|Rotate:SigROR|lpm_clshift:LPM_CLSHIFT_component
 18. Parameter Settings for User Entity Instance: alu:DP_ALU|Add_Sub:SigAdd|lpm_add_sub:LPM_ADD_SUB_component
 19. Parameter Settings for User Entity Instance: alu:DP_ALU|Add_Sub:SigPCinc|lpm_add_sub:LPM_ADD_SUB_component
 20. Parameter Settings for User Entity Instance: alu:DP_ALU|Add_Sub:SigSub|lpm_add_sub:LPM_ADD_SUB_component
 21. Parameter Settings for User Entity Instance: alu:DP_ALU|div:SigDiv|lpm_divide:LPM_DIVIDE_component
 22. Parameter Settings for User Entity Instance: RAM:RAM_UNIT|altsyncram:altsyncram_component
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "bit32_reg:RegMAR"
 25. Port Connectivity Checks: "alu:DP_ALU|Add_Sub:SigSub"
 26. Port Connectivity Checks: "alu:DP_ALU|Add_Sub:SigPCinc"
 27. Port Connectivity Checks: "alu:DP_ALU|Add_Sub:SigAdd"
 28. Port Connectivity Checks: "alu:DP_ALU|Rotate:SigROR"
 29. Port Connectivity Checks: "alu:DP_ALU|Rotate:SigROL"
 30. Port Connectivity Checks: "alu:DP_ALU|Shift:SigSHR"
 31. Port Connectivity Checks: "alu:DP_ALU|Shift:SigSHL"
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 28 22:07:36 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; phase1                                          ;
; Top-level Entity Name              ; datapath                                        ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 7,331                                           ;
;     Total combinational functions  ; 7,331                                           ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 166                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 16,384                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; datapath           ; phase1             ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+
; my_components.vhd                ; yes             ; User VHDL File                   ; F:/Program Files/Quartus/Projects/Phase 1/my_components.vhd                      ;         ;
; bit32_reg.vhd                    ; yes             ; User VHDL File                   ; F:/Program Files/Quartus/Projects/Phase 1/bit32_reg.vhd                          ;         ;
; mux32.vhd                        ; yes             ; User VHDL File                   ; F:/Program Files/Quartus/Projects/Phase 1/mux32.vhd                              ;         ;
; Encode32_5.vhd                   ; yes             ; User VHDL File                   ; F:/Program Files/Quartus/Projects/Phase 1/Encode32_5.vhd                         ;         ;
; alu.vhd                          ; yes             ; User VHDL File                   ; F:/Program Files/Quartus/Projects/Phase 1/alu.vhd                                ;         ;
; MDR_mux.vhd                      ; yes             ; User VHDL File                   ; F:/Program Files/Quartus/Projects/Phase 1/MDR_mux.vhd                            ;         ;
; Shift.vhd                        ; yes             ; User Wizard-Generated File       ; F:/Program Files/Quartus/Projects/Phase 1/Shift.vhd                              ;         ;
; Rotate.vhd                       ; yes             ; User Wizard-Generated File       ; F:/Program Files/Quartus/Projects/Phase 1/Rotate.vhd                             ;         ;
; div.vhd                          ; yes             ; User Wizard-Generated File       ; F:/Program Files/Quartus/Projects/Phase 1/div.vhd                                ;         ;
; booth.vhd                        ; yes             ; User VHDL File                   ; F:/Program Files/Quartus/Projects/Phase 1/booth.vhd                              ;         ;
; datapath.vhd                     ; yes             ; User VHDL File                   ; F:/Program Files/Quartus/Projects/Phase 1/datapath.vhd                           ;         ;
; Add_Sub.vhd                      ; yes             ; User Wizard-Generated File       ; F:/Program Files/Quartus/Projects/Phase 1/Add_Sub.vhd                            ;         ;
; RAM.vhd                          ; yes             ; User Wizard-Generated File       ; F:/Program Files/Quartus/Projects/Phase 1/RAM.vhd                                ;         ;
; sel_encode.vhd                   ; yes             ; User VHDL File                   ; F:/Program Files/Quartus/Projects/Phase 1/sel_encode.vhd                         ;         ;
; reg0x.vhd                        ; yes             ; User VHDL File                   ; F:/Program Files/Quartus/Projects/Phase 1/reg0x.vhd                              ;         ;
; CON_FF.vhd                       ; yes             ; User VHDL File                   ; F:/Program Files/Quartus/Projects/Phase 1/CON_FF.vhd                             ;         ;
; memory.mif                       ; yes             ; User Memory Initialization File  ; F:/Program Files/Quartus/Projects/Phase 1/memory.mif                             ;         ;
; lpm_clshift.tdf                  ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/lpm_clshift.tdf         ;         ;
; db/lpm_clshift_vjc.tdf           ; yes             ; Auto-Generated Megafunction      ; F:/Program Files/Quartus/Projects/Phase 1/db/lpm_clshift_vjc.tdf                 ;         ;
; db/lpm_clshift_jhc.tdf           ; yes             ; Auto-Generated Megafunction      ; F:/Program Files/Quartus/Projects/Phase 1/db/lpm_clshift_jhc.tdf                 ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; db/add_sub_ufg.tdf               ; yes             ; Auto-Generated Megafunction      ; F:/Program Files/Quartus/Projects/Phase 1/db/add_sub_ufg.tdf                     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_hjp.tdf            ; yes             ; Auto-Generated Megafunction      ; F:/Program Files/Quartus/Projects/Phase 1/db/lpm_divide_hjp.tdf                  ;         ;
; db/sign_div_unsign_39h.tdf       ; yes             ; Auto-Generated Megafunction      ; F:/Program Files/Quartus/Projects/Phase 1/db/sign_div_unsign_39h.tdf             ;         ;
; db/alt_u_div_t8f.tdf             ; yes             ; Auto-Generated Megafunction      ; F:/Program Files/Quartus/Projects/Phase 1/db/alt_u_div_t8f.tdf                   ;         ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction      ; F:/Program Files/Quartus/Projects/Phase 1/db/add_sub_unc.tdf                     ;         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction      ; F:/Program Files/Quartus/Projects/Phase 1/db/add_sub_vnc.tdf                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; f:/program files/quartus/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_7si1.tdf           ; yes             ; Auto-Generated Megafunction      ; F:/Program Files/Quartus/Projects/Phase 1/db/altsyncram_7si1.tdf                 ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 7,331        ;
;                                             ;              ;
; Total combinational functions               ; 7331         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 3494         ;
;     -- 3 input functions                    ; 3447         ;
;     -- <=2 input functions                  ; 390          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 4731         ;
;     -- arithmetic mode                      ; 2600         ;
;                                             ;              ;
; Total registers                             ; 0            ;
;     -- Dedicated logic registers            ; 0            ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 166          ;
; Total memory bits                           ; 16384        ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Maximum fan-out node                        ; DP_clr~input ;
; Maximum fan-out                             ; 837          ;
; Total fan-out                               ; 25712        ;
; Average fan-out                             ; 3.33         ;
+---------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                             ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |datapath                                    ; 7331 (0)          ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 166  ; 0            ; |datapath                                                                                                                                       ; work         ;
;    |CON_FF:CONTROLLA|                        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|CON_FF:CONTROLLA                                                                                                                      ; work         ;
;    |Encode32_5:ENCODER|                      ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|Encode32_5:ENCODER                                                                                                                    ; work         ;
;    |MDR_mux:MDRMUX|                          ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|MDR_mux:MDRMUX                                                                                                                        ; work         ;
;    |RAM:RAM_UNIT|                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|RAM:RAM_UNIT                                                                                                                          ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|RAM:RAM_UNIT|altsyncram:altsyncram_component                                                                                          ; work         ;
;          |altsyncram_7si1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|RAM:RAM_UNIT|altsyncram:altsyncram_component|altsyncram_7si1:auto_generated                                                           ; work         ;
;    |alu:DP_ALU|                              ; 5786 (692)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU                                                                                                                            ; work         ;
;       |Add_Sub:SigAdd|                       ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Add_Sub:SigAdd                                                                                                             ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component| ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Add_Sub:SigAdd|lpm_add_sub:LPM_ADD_SUB_component                                                                           ; work         ;
;             |add_sub_ufg:auto_generated|     ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Add_Sub:SigAdd|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ufg:auto_generated                                                ; work         ;
;       |Add_Sub:SigPCinc|                     ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Add_Sub:SigPCinc                                                                                                           ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component| ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Add_Sub:SigPCinc|lpm_add_sub:LPM_ADD_SUB_component                                                                         ; work         ;
;             |add_sub_ufg:auto_generated|     ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Add_Sub:SigPCinc|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ufg:auto_generated                                              ; work         ;
;       |Add_Sub:SigSub|                       ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Add_Sub:SigSub                                                                                                             ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component| ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Add_Sub:SigSub|lpm_add_sub:LPM_ADD_SUB_component                                                                           ; work         ;
;             |add_sub_ufg:auto_generated|     ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Add_Sub:SigSub|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ufg:auto_generated                                                ; work         ;
;       |Rotate:SigROL|                        ; 129 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Rotate:SigROL                                                                                                              ; work         ;
;          |lpm_clshift:LPM_CLSHIFT_component| ; 129 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Rotate:SigROL|lpm_clshift:LPM_CLSHIFT_component                                                                            ; work         ;
;             |lpm_clshift_jhc:auto_generated| ; 129 (129)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Rotate:SigROL|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated                                             ; work         ;
;       |Rotate:SigROR|                        ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Rotate:SigROR                                                                                                              ; work         ;
;          |lpm_clshift:LPM_CLSHIFT_component| ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Rotate:SigROR|lpm_clshift:LPM_CLSHIFT_component                                                                            ; work         ;
;             |lpm_clshift_jhc:auto_generated| ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Rotate:SigROR|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated                                             ; work         ;
;       |Shift:SigSHL|                         ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Shift:SigSHL                                                                                                               ; work         ;
;          |lpm_clshift:LPM_CLSHIFT_component| ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Shift:SigSHL|lpm_clshift:LPM_CLSHIFT_component                                                                             ; work         ;
;             |lpm_clshift_vjc:auto_generated| ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Shift:SigSHL|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated                                              ; work         ;
;       |Shift:SigSHR|                         ; 132 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Shift:SigSHR                                                                                                               ; work         ;
;          |lpm_clshift:LPM_CLSHIFT_component| ; 132 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Shift:SigSHR|lpm_clshift:LPM_CLSHIFT_component                                                                             ; work         ;
;             |lpm_clshift_vjc:auto_generated| ; 132 (132)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|Shift:SigSHR|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated                                              ; work         ;
;       |booth:SigBooth|                       ; 3334 (3334)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|booth:SigBooth                                                                                                             ; work         ;
;       |div:SigDiv|                           ; 1325 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|div:SigDiv                                                                                                                 ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|   ; 1325 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|div:SigDiv|lpm_divide:LPM_DIVIDE_component                                                                                 ; work         ;
;             |lpm_divide_hjp:auto_generated|  ; 1325 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|div:SigDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated                                                   ; work         ;
;                |sign_div_unsign_39h:divider| ; 1325 (185)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|div:SigDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider                       ; work         ;
;                   |alt_u_div_t8f:divider|    ; 1140 (1140)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:DP_ALU|div:SigDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_t8f:divider ; work         ;
;    |bit32_reg:Reg10x|                        ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:Reg10x                                                                                                                      ; work         ;
;    |bit32_reg:Reg11x|                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:Reg11x                                                                                                                      ; work         ;
;    |bit32_reg:Reg12x|                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:Reg12x                                                                                                                      ; work         ;
;    |bit32_reg:Reg13x|                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:Reg13x                                                                                                                      ; work         ;
;    |bit32_reg:Reg14x|                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:Reg14x                                                                                                                      ; work         ;
;    |bit32_reg:Reg15x|                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:Reg15x                                                                                                                      ; work         ;
;    |bit32_reg:Reg1|                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:Reg1                                                                                                                        ; work         ;
;    |bit32_reg:Reg2|                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:Reg2                                                                                                                        ; work         ;
;    |bit32_reg:Reg3|                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:Reg3                                                                                                                        ; work         ;
;    |bit32_reg:Reg4|                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:Reg4                                                                                                                        ; work         ;
;    |bit32_reg:Reg5|                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:Reg5                                                                                                                        ; work         ;
;    |bit32_reg:Reg6|                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:Reg6                                                                                                                        ; work         ;
;    |bit32_reg:Reg7|                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:Reg7                                                                                                                        ; work         ;
;    |bit32_reg:Reg8|                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:Reg8                                                                                                                        ; work         ;
;    |bit32_reg:Reg9|                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:Reg9                                                                                                                        ; work         ;
;    |bit32_reg:RegHI|                         ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:RegHI                                                                                                                       ; work         ;
;    |bit32_reg:RegINPORT|                     ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:RegINPORT                                                                                                                   ; work         ;
;    |bit32_reg:RegIR|                         ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:RegIR                                                                                                                       ; work         ;
;    |bit32_reg:RegLO|                         ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:RegLO                                                                                                                       ; work         ;
;    |bit32_reg:RegMAR|                        ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:RegMAR                                                                                                                      ; work         ;
;    |bit32_reg:RegMDR|                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:RegMDR                                                                                                                      ; work         ;
;    |bit32_reg:RegOUTPORT|                    ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:RegOUTPORT                                                                                                                  ; work         ;
;    |bit32_reg:RegPC|                         ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:RegPC                                                                                                                       ; work         ;
;    |bit32_reg:RegY|                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:RegY                                                                                                                        ; work         ;
;    |bit32_reg:RegZHI|                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:RegZHI                                                                                                                      ; work         ;
;    |bit32_reg:RegZLO|                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bit32_reg:RegZLO                                                                                                                      ; work         ;
;    |mux_32:BUSMUX|                           ; 555 (555)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|mux_32:BUSMUX                                                                                                                         ; work         ;
;    |reg0x:Reg0|                              ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|reg0x:Reg0                                                                                                                            ; work         ;
;    |sel_encode:SELECTOR|                     ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|sel_encode:SELECTOR                                                                                                                   ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+
; RAM:RAM_UNIT|altsyncram:altsyncram_component|altsyncram_7si1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 512          ; 32           ; --           ; --           ; 16384 ; memory.mif ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-------------------------------------------------------+
; Altera ; LPM_ADD_SUB  ; 13.0    ; N/A          ; N/A          ; |datapath|alu:DP_ALU|Add_Sub:SigAdd   ; F:/Program Files/Quartus/Projects/Phase 1/Add_Sub.vhd ;
; Altera ; LPM_DIVIDE   ; 13.0    ; N/A          ; N/A          ; |datapath|alu:DP_ALU|div:SigDiv       ; F:/Program Files/Quartus/Projects/Phase 1/div.vhd     ;
; Altera ; LPM_ADD_SUB  ; 13.0    ; N/A          ; N/A          ; |datapath|alu:DP_ALU|Add_Sub:SigPCinc ; F:/Program Files/Quartus/Projects/Phase 1/Add_Sub.vhd ;
; Altera ; LPM_CLSHIFT  ; 13.0    ; N/A          ; N/A          ; |datapath|alu:DP_ALU|Rotate:SigROL    ; F:/Program Files/Quartus/Projects/Phase 1/Rotate.vhd  ;
; Altera ; LPM_CLSHIFT  ; 13.0    ; N/A          ; N/A          ; |datapath|alu:DP_ALU|Rotate:SigROR    ; F:/Program Files/Quartus/Projects/Phase 1/Rotate.vhd  ;
; Altera ; LPM_CLSHIFT  ; 13.0    ; N/A          ; N/A          ; |datapath|alu:DP_ALU|Shift:SigSHL     ; F:/Program Files/Quartus/Projects/Phase 1/Shift.vhd   ;
; Altera ; LPM_CLSHIFT  ; 13.0    ; N/A          ; N/A          ; |datapath|alu:DP_ALU|Shift:SigSHR     ; F:/Program Files/Quartus/Projects/Phase 1/Shift.vhd   ;
; Altera ; LPM_ADD_SUB  ; 13.0    ; N/A          ; N/A          ; |datapath|alu:DP_ALU|Add_Sub:SigSub   ; F:/Program Files/Quartus/Projects/Phase 1/Add_Sub.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |datapath|RAM:RAM_UNIT                ; F:/Program Files/Quartus/Projects/Phase 1/RAM.vhd     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+------------------------------------------------------+----------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal        ; Free of Timing Hazards ;
+------------------------------------------------------+----------------------------+------------------------+
; bit32_reg:RegOUTPORT|q[0]                            ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[1]                            ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[2]                            ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[3]                            ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[4]                            ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[5]                            ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[6]                            ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[7]                            ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[8]                            ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[9]                            ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[10]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[11]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[12]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[13]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[14]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[15]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[16]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[17]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[18]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[19]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[20]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[21]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[22]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[23]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[24]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[25]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[26]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[27]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[28]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[29]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[30]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; bit32_reg:RegOUTPORT|q[31]                           ; bit32_reg:RegOUTPORT|q[31] ; yes                    ;
; CON_FF:CONTROLLA|CONout                              ; CONin_dp                   ; yes                    ;
; bit32_reg:RegIR|q[0]                                 ; bit32_reg:RegIR|q[31]      ; yes                    ;
; bit32_reg:RegIR|q[1]                                 ; bit32_reg:RegIR|q[31]      ; yes                    ;
; reg0x:Reg0|q_sig[0]                                  ; reg0x:Reg0|q_sig[0]        ; yes                    ;
; bit32_reg:RegPC|q[0]                                 ; bit32_reg:RegPC|q[31]      ; yes                    ;
; bit32_reg:Reg4|q[0]                                  ; bit32_reg:Reg4|q[31]       ; yes                    ;
; bit32_reg:RegIR|q[23]                                ; bit32_reg:RegIR|q[31]      ; yes                    ;
; bit32_reg:RegIR|q[15]                                ; bit32_reg:RegIR|q[31]      ; yes                    ;
; bit32_reg:RegIR|q[19]                                ; bit32_reg:RegIR|q[31]      ; yes                    ;
; bit32_reg:RegIR|q[24]                                ; bit32_reg:RegIR|q[31]      ; yes                    ;
; bit32_reg:RegIR|q[16]                                ; bit32_reg:RegIR|q[31]      ; yes                    ;
; bit32_reg:RegIR|q[20]                                ; bit32_reg:RegIR|q[31]      ; yes                    ;
; bit32_reg:RegIR|q[25]                                ; bit32_reg:RegIR|q[31]      ; yes                    ;
; bit32_reg:RegIR|q[17]                                ; bit32_reg:RegIR|q[31]      ; yes                    ;
; bit32_reg:RegIR|q[21]                                ; bit32_reg:RegIR|q[31]      ; yes                    ;
; bit32_reg:RegIR|q[26]                                ; bit32_reg:RegIR|q[31]      ; yes                    ;
; bit32_reg:RegIR|q[18]                                ; bit32_reg:RegIR|q[31]      ; yes                    ;
; bit32_reg:RegIR|q[22]                                ; bit32_reg:RegIR|q[31]      ; yes                    ;
; bit32_reg:Reg10x|q[0]                                ; bit32_reg:Reg10x|q[31]     ; yes                    ;
; bit32_reg:Reg12x|q[0]                                ; bit32_reg:Reg12x|q[31]     ; yes                    ;
; bit32_reg:Reg8|q[0]                                  ; bit32_reg:Reg8|q[31]       ; yes                    ;
; bit32_reg:Reg14x|q[0]                                ; bit32_reg:Reg14x|q[31]     ; yes                    ;
; bit32_reg:RegZLO|q[0]                                ; bit32_reg:RegZLO|q[31]     ; yes                    ;
; bit32_reg:Reg7|q[0]                                  ; bit32_reg:Reg7|q[31]       ; yes                    ;
; bit32_reg:RegLO|q[0]                                 ; bit32_reg:RegLO|q[31]      ; yes                    ;
; bit32_reg:Reg5|q[0]                                  ; bit32_reg:Reg5|q[31]       ; yes                    ;
; bit32_reg:RegZHI|q[0]                                ; bit32_reg:RegZHI|q[31]     ; yes                    ;
; bit32_reg:Reg6|q[0]                                  ; bit32_reg:Reg6|q[31]       ; yes                    ;
; bit32_reg:RegHI|q[0]                                 ; bit32_reg:RegHI|q[31]      ; yes                    ;
; bit32_reg:RegINPORT|q[0]                             ; bit32_reg:RegINPORT|q[31]  ; yes                    ;
; bit32_reg:RegMDR|q[0]                                ; bit32_reg:RegMDR|q[31]     ; yes                    ;
; bit32_reg:Reg2|q[0]                                  ; bit32_reg:Reg2|q[31]       ; yes                    ;
; bit32_reg:Reg3|q[0]                                  ; bit32_reg:Reg3|q[31]       ; yes                    ;
; bit32_reg:Reg13x|q[0]                                ; bit32_reg:Reg13x|q[31]     ; yes                    ;
; bit32_reg:Reg11x|q[0]                                ; bit32_reg:Reg11x|q[31]     ; yes                    ;
; bit32_reg:Reg9|q[0]                                  ; bit32_reg:Reg9|q[31]       ; yes                    ;
; bit32_reg:Reg15x|q[0]                                ; bit32_reg:Reg15x|q[31]     ; yes                    ;
; bit32_reg:Reg1|q[0]                                  ; bit32_reg:Reg1|q[31]       ; yes                    ;
; reg0x:Reg0|q_sig[1]                                  ; reg0x:Reg0|q_sig[0]        ; yes                    ;
; bit32_reg:Reg2|q[1]                                  ; bit32_reg:Reg2|q[31]       ; yes                    ;
; bit32_reg:RegPC|q[1]                                 ; bit32_reg:RegPC|q[31]      ; yes                    ;
; bit32_reg:Reg4|q[1]                                  ; bit32_reg:Reg4|q[31]       ; yes                    ;
; bit32_reg:Reg10x|q[1]                                ; bit32_reg:Reg10x|q[31]     ; yes                    ;
; bit32_reg:Reg12x|q[1]                                ; bit32_reg:Reg12x|q[31]     ; yes                    ;
; bit32_reg:Reg8|q[1]                                  ; bit32_reg:Reg8|q[31]       ; yes                    ;
; bit32_reg:Reg14x|q[1]                                ; bit32_reg:Reg14x|q[31]     ; yes                    ;
; bit32_reg:Reg5|q[1]                                  ; bit32_reg:Reg5|q[31]       ; yes                    ;
; bit32_reg:RegZLO|q[1]                                ; bit32_reg:RegZLO|q[31]     ; yes                    ;
; bit32_reg:Reg7|q[1]                                  ; bit32_reg:Reg7|q[31]       ; yes                    ;
; bit32_reg:RegLO|q[1]                                 ; bit32_reg:RegLO|q[31]      ; yes                    ;
; bit32_reg:Reg6|q[1]                                  ; bit32_reg:Reg6|q[31]       ; yes                    ;
; bit32_reg:RegZHI|q[1]                                ; bit32_reg:RegZHI|q[31]     ; yes                    ;
; bit32_reg:RegHI|q[1]                                 ; bit32_reg:RegHI|q[31]      ; yes                    ;
; bit32_reg:RegINPORT|q[1]                             ; bit32_reg:RegINPORT|q[31]  ; yes                    ;
; bit32_reg:RegMDR|q[1]                                ; bit32_reg:RegMDR|q[31]     ; yes                    ;
; bit32_reg:Reg3|q[1]                                  ; bit32_reg:Reg3|q[31]       ; yes                    ;
; bit32_reg:Reg13x|q[1]                                ; bit32_reg:Reg13x|q[31]     ; yes                    ;
; bit32_reg:Reg11x|q[1]                                ; bit32_reg:Reg11x|q[31]     ; yes                    ;
; bit32_reg:Reg9|q[1]                                  ; bit32_reg:Reg9|q[31]       ; yes                    ;
; bit32_reg:Reg15x|q[1]                                ; bit32_reg:Reg15x|q[31]     ; yes                    ;
; bit32_reg:Reg1|q[1]                                  ; bit32_reg:Reg1|q[31]       ; yes                    ;
; reg0x:Reg0|q_sig[2]                                  ; reg0x:Reg0|q_sig[0]        ; yes                    ;
; bit32_reg:RegPC|q[2]                                 ; bit32_reg:RegPC|q[31]      ; yes                    ;
; bit32_reg:Reg4|q[2]                                  ; bit32_reg:Reg4|q[31]       ; yes                    ;
; bit32_reg:Reg10x|q[2]                                ; bit32_reg:Reg10x|q[31]     ; yes                    ;
; bit32_reg:Reg12x|q[2]                                ; bit32_reg:Reg12x|q[31]     ; yes                    ;
; bit32_reg:Reg8|q[2]                                  ; bit32_reg:Reg8|q[31]       ; yes                    ;
; bit32_reg:Reg14x|q[2]                                ; bit32_reg:Reg14x|q[31]     ; yes                    ;
; Number of user-specified and inferred latches = 851  ;                            ;                        ;
+------------------------------------------------------+----------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |datapath|sel_encode:SELECTOR|R_toDecode[1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |datapath|alu:DP_ALU|C_Out[62]              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 5:1                ; 30 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |datapath|alu:DP_ALU|booth:SigBooth|res     ;
; 11:1               ; 25 bits   ; 175 LEs       ; 125 LEs              ; 50 LEs                 ; No         ; |datapath|alu:DP_ALU|C_Out[48]              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |datapath|alu:DP_ALU|C_Out                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |datapath|alu:DP_ALU|C_Out[58]              ;
; 21:1               ; 12 bits   ; 168 LEs       ; 132 LEs              ; 36 LEs                 ; No         ; |datapath|alu:DP_ALU|C_Out[21]              ;
; 21:1               ; 14 bits   ; 196 LEs       ; 154 LEs              ; 42 LEs                 ; No         ; |datapath|alu:DP_ALU|C_Out[5]               ;
; 36:1               ; 32 bits   ; 768 LEs       ; 512 LEs              ; 256 LEs                ; No         ; |datapath|mux_32:BUSMUX|BUS_OUT[1]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for RAM:RAM_UNIT|altsyncram:altsyncram_component|altsyncram_7si1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:DP_ALU|Shift:SigSHL|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+---------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                ;
+----------------+-----------------+---------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                             ;
; LPM_SHIFTTYPE  ; LOGICAL         ; Untyped                                                             ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                      ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                      ;
; CBXI_PARAMETER ; lpm_clshift_vjc ; Untyped                                                             ;
+----------------+-----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:DP_ALU|Shift:SigSHR|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+---------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                ;
+----------------+-----------------+---------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                             ;
; LPM_SHIFTTYPE  ; LOGICAL         ; Untyped                                                             ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                      ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                      ;
; CBXI_PARAMETER ; lpm_clshift_vjc ; Untyped                                                             ;
+----------------+-----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:DP_ALU|Rotate:SigROL|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+----------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                 ;
+----------------+-----------------+----------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                              ;
; LPM_SHIFTTYPE  ; ROTATE          ; Untyped                                                              ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                       ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                       ;
; CBXI_PARAMETER ; lpm_clshift_jhc ; Untyped                                                              ;
+----------------+-----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:DP_ALU|Rotate:SigROR|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+----------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                 ;
+----------------+-----------------+----------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                              ;
; LPM_SHIFTTYPE  ; ROTATE          ; Untyped                                                              ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                       ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                       ;
; CBXI_PARAMETER ; lpm_clshift_jhc ; Untyped                                                              ;
+----------------+-----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:DP_ALU|Add_Sub:SigAdd|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                              ;
+------------------------+-------------+-------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                           ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                           ;
; STYLE                  ; FAST        ; Untyped                                                           ;
; CBXI_PARAMETER         ; add_sub_ufg ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                    ;
+------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:DP_ALU|Add_Sub:SigPCinc|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+---------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                ;
+------------------------+-------------+---------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                      ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                             ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                             ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                             ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                  ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                             ;
; USE_WYS                ; OFF         ; Untyped                                                             ;
; STYLE                  ; FAST        ; Untyped                                                             ;
; CBXI_PARAMETER         ; add_sub_ufg ; Untyped                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                      ;
+------------------------+-------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:DP_ALU|Add_Sub:SigSub|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                              ;
+------------------------+-------------+-------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                           ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                           ;
; STYLE                  ; FAST        ; Untyped                                                           ;
; CBXI_PARAMETER         ; add_sub_ufg ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                    ;
+------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:DP_ALU|div:SigDiv|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                           ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                           ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_hjp ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:RAM_UNIT|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; memory.mif           ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_7si1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; RAM:RAM_UNIT|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 512                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bit32_reg:RegMAR"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "alu:DP_ALU|Add_Sub:SigSub" ;
+---------+-------+----------+--------------------------+
; Port    ; Type  ; Severity ; Details                  ;
+---------+-------+----------+--------------------------+
; add_sub ; Input ; Info     ; Stuck at GND             ;
+---------+-------+----------+--------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:DP_ALU|Add_Sub:SigPCinc" ;
+--------------+-------+----------+-----------------------+
; Port         ; Type  ; Severity ; Details               ;
+--------------+-------+----------+-----------------------+
; add_sub      ; Input ; Info     ; Stuck at VCC          ;
; dataa[31..1] ; Input ; Info     ; Stuck at GND          ;
; dataa[0]     ; Input ; Info     ; Stuck at VCC          ;
+--------------+-------+----------+-----------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "alu:DP_ALU|Add_Sub:SigAdd" ;
+---------+-------+----------+--------------------------+
; Port    ; Type  ; Severity ; Details                  ;
+---------+-------+----------+--------------------------+
; add_sub ; Input ; Info     ; Stuck at VCC             ;
+---------+-------+----------+--------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "alu:DP_ALU|Rotate:SigROR" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; direction ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "alu:DP_ALU|Rotate:SigROL" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; direction ; Input ; Info     ; Stuck at GND          ;
+-----------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "alu:DP_ALU|Shift:SigSHR" ;
+-----------+-------+----------+----------------------+
; Port      ; Type  ; Severity ; Details              ;
+-----------+-------+----------+----------------------+
; direction ; Input ; Info     ; Stuck at VCC         ;
+-----------+-------+----------+----------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "alu:DP_ALU|Shift:SigSHL" ;
+-----------+-------+----------+----------------------+
; Port      ; Type  ; Severity ; Details              ;
+-----------+-------+----------+----------------------+
; direction ; Input ; Info     ; Stuck at GND         ;
+-----------+-------+----------+----------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 28 22:07:12 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off phase1 -c phase1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 0 entities, in source file my_components.vhd
    Info (12022): Found design unit 1: my_components
Info (12021): Found 2 design units, including 1 entities, in source file bit32_reg_tb.vhd
    Info (12022): Found design unit 1: bit32_reg_tb-bit32_reg_tb_arch
    Info (12023): Found entity 1: bit32_reg_tb
Info (12021): Found 2 design units, including 1 entities, in source file bit32_reg.vhd
    Info (12022): Found design unit 1: bit32_reg-bit32_reg_arch
    Info (12023): Found entity 1: bit32_reg
Info (12021): Found 2 design units, including 1 entities, in source file mux32.vhd
    Info (12022): Found design unit 1: mux_32-mux_32_arch
    Info (12023): Found entity 1: mux_32
Info (12021): Found 2 design units, including 1 entities, in source file bit64_reg.vhd
    Info (12022): Found design unit 1: bit64_reg-bit64_reg_arch
    Info (12023): Found entity 1: bit64_reg
Info (12021): Found 2 design units, including 1 entities, in source file encode32_5.vhd
    Info (12022): Found design unit 1: Encode32_5-Encode32_5_arch
    Info (12023): Found entity 1: Encode32_5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-alu_arch
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file mdr_mux.vhd
    Info (12022): Found design unit 1: MDR_mux-MDR_mux_arch
    Info (12023): Found entity 1: MDR_mux
Info (12021): Found 2 design units, including 1 entities, in source file shift.vhd
    Info (12022): Found design unit 1: shift-SYN
    Info (12023): Found entity 1: Shift
Info (12021): Found 2 design units, including 1 entities, in source file rotate.vhd
    Info (12022): Found design unit 1: rotate-SYN
    Info (12023): Found entity 1: Rotate
Info (12021): Found 2 design units, including 1 entities, in source file div.vhd
    Info (12022): Found design unit 1: div-SYN
    Info (12023): Found entity 1: div
Info (12021): Found 2 design units, including 1 entities, in source file booth.vhd
    Info (12022): Found design unit 1: booth-booth_arch
    Info (12023): Found entity 1: booth
Info (12021): Found 2 design units, including 1 entities, in source file booth_tb.vhd
    Info (12022): Found design unit 1: booth_tb-test_arch
    Info (12023): Found entity 1: booth_tb
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-datapath_arch
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file datapath_tb.vhd
    Info (12022): Found design unit 1: datapath_tb-datapath_tb_arch
    Info (12023): Found entity 1: datapath_tb
Info (12021): Found 2 design units, including 1 entities, in source file alu_tb.vhd
    Info (12022): Found design unit 1: alu_tb-alu_tb_arch
    Info (12023): Found entity 1: alu_tb
Info (12021): Found 2 design units, including 1 entities, in source file add_sub.vhd
    Info (12022): Found design unit 1: add_sub-SYN
    Info (12023): Found entity 1: Add_Sub
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN
    Info (12023): Found entity 1: RAM
Info (12021): Found 2 design units, including 1 entities, in source file sel_encode.vhd
    Info (12022): Found design unit 1: sel_encode-sel_encode_arch
    Info (12023): Found entity 1: sel_encode
Info (12021): Found 2 design units, including 1 entities, in source file reg0x.vhd
    Info (12022): Found design unit 1: reg0x-reg0x_arch
    Info (12023): Found entity 1: reg0x
Info (12021): Found 2 design units, including 1 entities, in source file con_ff.vhd
    Info (12022): Found design unit 1: CON_FF-CON_FF_arch
    Info (12023): Found entity 1: CON_FF
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Info (12128): Elaborating entity "MDR_mux" for hierarchy "MDR_mux:MDRMUX"
Info (12128): Elaborating entity "mux_32" for hierarchy "mux_32:BUSMUX"
Info (12128): Elaborating entity "Encode32_5" for hierarchy "Encode32_5:ENCODER"
Info (12128): Elaborating entity "alu" for hierarchy "alu:DP_ALU"
Info (12128): Elaborating entity "Shift" for hierarchy "alu:DP_ALU|Shift:SigSHL"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "alu:DP_ALU|Shift:SigSHL|lpm_clshift:LPM_CLSHIFT_component"
Info (12130): Elaborated megafunction instantiation "alu:DP_ALU|Shift:SigSHL|lpm_clshift:LPM_CLSHIFT_component"
Info (12133): Instantiated megafunction "alu:DP_ALU|Shift:SigSHL|lpm_clshift:LPM_CLSHIFT_component" with the following parameter:
    Info (12134): Parameter "lpm_shifttype" = "LOGICAL"
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthdist" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf
    Info (12023): Found entity 1: lpm_clshift_vjc
Info (12128): Elaborating entity "lpm_clshift_vjc" for hierarchy "alu:DP_ALU|Shift:SigSHL|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_vjc:auto_generated"
Info (12128): Elaborating entity "Rotate" for hierarchy "alu:DP_ALU|Rotate:SigROL"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "alu:DP_ALU|Rotate:SigROL|lpm_clshift:LPM_CLSHIFT_component"
Info (12130): Elaborated megafunction instantiation "alu:DP_ALU|Rotate:SigROL|lpm_clshift:LPM_CLSHIFT_component"
Info (12133): Instantiated megafunction "alu:DP_ALU|Rotate:SigROL|lpm_clshift:LPM_CLSHIFT_component" with the following parameter:
    Info (12134): Parameter "lpm_shifttype" = "ROTATE"
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthdist" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_jhc.tdf
    Info (12023): Found entity 1: lpm_clshift_jhc
Info (12128): Elaborating entity "lpm_clshift_jhc" for hierarchy "alu:DP_ALU|Rotate:SigROL|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated"
Info (12128): Elaborating entity "Add_Sub" for hierarchy "alu:DP_ALU|Add_Sub:SigAdd"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "alu:DP_ALU|Add_Sub:SigAdd|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "alu:DP_ALU|Add_Sub:SigAdd|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "alu:DP_ALU|Add_Sub:SigAdd|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ufg.tdf
    Info (12023): Found entity 1: add_sub_ufg
Info (12128): Elaborating entity "add_sub_ufg" for hierarchy "alu:DP_ALU|Add_Sub:SigAdd|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ufg:auto_generated"
Info (12128): Elaborating entity "div" for hierarchy "alu:DP_ALU|div:SigDiv"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "alu:DP_ALU|div:SigDiv|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "alu:DP_ALU|div:SigDiv|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "alu:DP_ALU|div:SigDiv|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hjp.tdf
    Info (12023): Found entity 1: lpm_divide_hjp
Info (12128): Elaborating entity "lpm_divide_hjp" for hierarchy "alu:DP_ALU|div:SigDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_39h.tdf
    Info (12023): Found entity 1: sign_div_unsign_39h
Info (12128): Elaborating entity "sign_div_unsign_39h" for hierarchy "alu:DP_ALU|div:SigDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf
    Info (12023): Found entity 1: alt_u_div_t8f
Info (12128): Elaborating entity "alt_u_div_t8f" for hierarchy "alu:DP_ALU|div:SigDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_t8f:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12128): Elaborating entity "add_sub_unc" for hierarchy "alu:DP_ALU|div:SigDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_t8f:divider|add_sub_unc:add_sub_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12128): Elaborating entity "add_sub_vnc" for hierarchy "alu:DP_ALU|div:SigDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1"
Info (12128): Elaborating entity "booth" for hierarchy "alu:DP_ALU|booth:SigBooth"
Info (12128): Elaborating entity "sel_encode" for hierarchy "sel_encode:SELECTOR"
Info (10041): Inferred latch for "Cout_sign_extended[19]" at sel_encode.vhd(101)
Info (10041): Inferred latch for "Cout_sign_extended[20]" at sel_encode.vhd(101)
Info (10041): Inferred latch for "Cout_sign_extended[21]" at sel_encode.vhd(101)
Info (10041): Inferred latch for "Cout_sign_extended[22]" at sel_encode.vhd(101)
Info (10041): Inferred latch for "Cout_sign_extended[23]" at sel_encode.vhd(101)
Info (10041): Inferred latch for "Cout_sign_extended[24]" at sel_encode.vhd(101)
Info (10041): Inferred latch for "Cout_sign_extended[25]" at sel_encode.vhd(101)
Info (10041): Inferred latch for "Cout_sign_extended[26]" at sel_encode.vhd(101)
Info (10041): Inferred latch for "Cout_sign_extended[27]" at sel_encode.vhd(101)
Info (10041): Inferred latch for "Cout_sign_extended[28]" at sel_encode.vhd(101)
Info (10041): Inferred latch for "Cout_sign_extended[29]" at sel_encode.vhd(101)
Info (10041): Inferred latch for "Cout_sign_extended[30]" at sel_encode.vhd(101)
Info (10041): Inferred latch for "Cout_sign_extended[31]" at sel_encode.vhd(101)
Info (10041): Inferred latch for "DecoderRes[0]" at sel_encode.vhd(31)
Info (10041): Inferred latch for "DecoderRes[1]" at sel_encode.vhd(31)
Info (10041): Inferred latch for "DecoderRes[2]" at sel_encode.vhd(31)
Info (10041): Inferred latch for "DecoderRes[3]" at sel_encode.vhd(31)
Info (10041): Inferred latch for "DecoderRes[4]" at sel_encode.vhd(31)
Info (10041): Inferred latch for "DecoderRes[5]" at sel_encode.vhd(31)
Info (10041): Inferred latch for "DecoderRes[6]" at sel_encode.vhd(31)
Info (10041): Inferred latch for "DecoderRes[7]" at sel_encode.vhd(31)
Info (10041): Inferred latch for "DecoderRes[8]" at sel_encode.vhd(31)
Info (10041): Inferred latch for "DecoderRes[9]" at sel_encode.vhd(31)
Info (10041): Inferred latch for "DecoderRes[10]" at sel_encode.vhd(31)
Info (10041): Inferred latch for "DecoderRes[11]" at sel_encode.vhd(31)
Info (10041): Inferred latch for "DecoderRes[12]" at sel_encode.vhd(31)
Info (10041): Inferred latch for "DecoderRes[13]" at sel_encode.vhd(31)
Info (10041): Inferred latch for "DecoderRes[14]" at sel_encode.vhd(31)
Info (10041): Inferred latch for "DecoderRes[15]" at sel_encode.vhd(31)
Info (12128): Elaborating entity "CON_FF" for hierarchy "CON_FF:CONTROLLA"
Info (10041): Inferred latch for "CONout" at CON_FF.vhd(27)
Info (10041): Inferred latch for "DecodeOut[0]" at CON_FF.vhd(22)
Info (10041): Inferred latch for "DecodeOut[1]" at CON_FF.vhd(22)
Info (10041): Inferred latch for "DecodeOut[2]" at CON_FF.vhd(22)
Info (10041): Inferred latch for "DecodeOut[3]" at CON_FF.vhd(22)
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM_UNIT"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:RAM_UNIT|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAM:RAM_UNIT|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAM:RAM_UNIT|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memory.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7si1.tdf
    Info (12023): Found entity 1: altsyncram_7si1
Info (12128): Elaborating entity "altsyncram_7si1" for hierarchy "RAM:RAM_UNIT|altsyncram:altsyncram_component|altsyncram_7si1:auto_generated"
Info (12128): Elaborating entity "reg0x" for hierarchy "reg0x:Reg0"
Warning (10492): VHDL Process Statement warning at reg0x.vhd(27): signal "d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at reg0x.vhd(17): inferring latch(es) for signal or variable "q_sig", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "q_sig[0]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[1]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[2]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[3]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[4]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[5]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[6]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[7]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[8]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[9]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[10]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[11]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[12]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[13]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[14]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[15]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[16]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[17]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[18]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[19]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[20]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[21]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[22]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[23]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[24]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[25]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[26]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[27]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[28]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[29]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[30]" at reg0x.vhd(17)
Info (10041): Inferred latch for "q_sig[31]" at reg0x.vhd(17)
Info (12128): Elaborating entity "bit32_reg" for hierarchy "bit32_reg:Reg1"
Warning (10492): VHDL Process Statement warning at bit32_reg.vhd(21): signal "d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at bit32_reg.vhd(16): inferring latch(es) for signal or variable "q", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "q[0]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[1]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[2]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[3]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[4]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[5]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[6]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[7]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[8]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[9]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[10]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[11]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[12]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[13]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[14]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[15]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[16]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[17]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[18]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[19]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[20]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[21]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[22]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[23]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[24]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[25]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[26]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[27]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[28]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[29]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[30]" at bit32_reg.vhd(16)
Info (10041): Inferred latch for "q[31]" at bit32_reg.vhd(16)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[13]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[15]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[18]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[19]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[20]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[21]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[22]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[23]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[24]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[25]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[26]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[27]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[28]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[29]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[30]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DP_BusMuxOut[31]" and its non-tri-state driver.
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[0]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[1]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[2]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[3]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[4]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[5]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[6]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[7]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[8]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[9]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[10]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[11]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[12]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[13]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[14]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[15]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[16]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[17]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[18]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[19]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[20]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[21]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[22]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[23]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[24]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[25]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[26]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[27]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[28]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[29]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[30]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "DP_BusMuxOut[31]" is moved to its source
Warning (13012): Latch reg0x:Reg0|q_sig[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch reg0x:Reg0|q_sig[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg2|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg4|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg10x|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg12x|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg8|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg14x|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg5|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg7|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg6|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg3|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg13x|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg11x|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg9|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg15x|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13012): Latch bit32_reg:Reg1|q[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal bit32_reg:RegIR|q[23]
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "DP_BusMuxOut[0]~synth"
    Warning (13010): Node "DP_BusMuxOut[1]~synth"
    Warning (13010): Node "DP_BusMuxOut[2]~synth"
    Warning (13010): Node "DP_BusMuxOut[3]~synth"
    Warning (13010): Node "DP_BusMuxOut[4]~synth"
    Warning (13010): Node "DP_BusMuxOut[5]~synth"
    Warning (13010): Node "DP_BusMuxOut[6]~synth"
    Warning (13010): Node "DP_BusMuxOut[7]~synth"
    Warning (13010): Node "DP_BusMuxOut[8]~synth"
    Warning (13010): Node "DP_BusMuxOut[9]~synth"
    Warning (13010): Node "DP_BusMuxOut[10]~synth"
    Warning (13010): Node "DP_BusMuxOut[11]~synth"
    Warning (13010): Node "DP_BusMuxOut[12]~synth"
    Warning (13010): Node "DP_BusMuxOut[13]~synth"
    Warning (13010): Node "DP_BusMuxOut[14]~synth"
    Warning (13010): Node "DP_BusMuxOut[15]~synth"
    Warning (13010): Node "DP_BusMuxOut[16]~synth"
    Warning (13010): Node "DP_BusMuxOut[17]~synth"
    Warning (13010): Node "DP_BusMuxOut[18]~synth"
    Warning (13010): Node "DP_BusMuxOut[19]~synth"
    Warning (13010): Node "DP_BusMuxOut[20]~synth"
    Warning (13010): Node "DP_BusMuxOut[21]~synth"
    Warning (13010): Node "DP_BusMuxOut[22]~synth"
    Warning (13010): Node "DP_BusMuxOut[23]~synth"
    Warning (13010): Node "DP_BusMuxOut[24]~synth"
    Warning (13010): Node "DP_BusMuxOut[25]~synth"
    Warning (13010): Node "DP_BusMuxOut[26]~synth"
    Warning (13010): Node "DP_BusMuxOut[27]~synth"
    Warning (13010): Node "DP_BusMuxOut[28]~synth"
    Warning (13010): Node "DP_BusMuxOut[29]~synth"
    Warning (13010): Node "DP_BusMuxOut[30]~synth"
    Warning (13010): Node "DP_BusMuxOut[31]~synth"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 36 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Grc_dp"
    Warning (15610): No output dependent on input pin "Zin"
    Warning (15610): No output dependent on input pin "Cin"
    Warning (15610): No output dependent on input pin "IncPC"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[0]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[1]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[2]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[3]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[4]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[5]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[6]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[7]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[8]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[9]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[10]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[11]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[12]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[13]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[14]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[15]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[16]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[17]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[18]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[19]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[20]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[21]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[22]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[23]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[24]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[25]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[26]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[27]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[28]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[29]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[30]"
    Warning (15610): No output dependent on input pin "Cout_SE_DP[31]"
Info (21057): Implemented 7529 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 101 input pins
    Info (21059): Implemented 33 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 7331 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1132 warnings
    Info: Peak virtual memory: 581 megabytes
    Info: Processing ended: Tue Mar 28 22:07:36 2017
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:24


