

================================================================
== Synthesis Summary Report of 'r2plus1d'
================================================================
+ General Information: 
    * Date:           Fri Nov  4 22:27:32 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        R2plus1D
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------------------------------------+--------+-------+-------------+-----------+----------+-------------+----------+----------+--------------+-----------+-------------+--------------+-----+
    |                                               Modules                                               |  Issue |       |   Latency   |  Latency  | Iteration|             |   Trip   |          |              |           |             |              |     |
    |                                               & Loops                                               |  Type  | Slack |   (cycles)  |    (ns)   |  Latency |   Interval  |   Count  | Pipelined|     BRAM     |    DSP    |      FF     |      LUT     | URAM|
    +-----------------------------------------------------------------------------------------------------+--------+-------+-------------+-----------+----------+-------------+----------+----------+--------------+-----------+-------------+--------------+-----+
    |+ r2plus1d                                                                                           |  Timing|  -0.00|            -|          -|         -|            -|         -|        no|  8583 (1375%)|  250 (14%)|  75241 (16%)|  131699 (57%)|    -|
    | + grp_Conv3d_fu_2482                                                                                |  Timing|  -0.00|    763176965|  7.632e+09|         -|    763176965|         -|        no|             -|    5 (~0%)|   1139 (~0%)|     3286 (1%)|    -|
    |  + grp_Conv3d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_297                      |  Timing|  -0.00|          307|  3.070e+03|         -|          307|         -|        no|             -|    1 (~0%)|    559 (~0%)|    1204 (~0%)|    -|
    |   o VITIS_LOOP_36_7_VITIS_LOOP_38_9_VITIS_LOOP_39_10                                                |      II|   7.30|          305|  3.050e+03|        14|            2|       147|       yes|             -|          -|            -|             -|    -|
    |  o VITIS_LOOP_28_2_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                                  |       -|   7.30|    763176964|  7.632e+09|       338|            -|   2257920|        no|             -|          -|            -|             -|    -|
    | + grp_BatchNorm3d_3_fu_2500                                                                         |  Timing|  -0.00|     87050881|  8.705e+08|         -|     87050881|         -|        no|             -|    5 (~0%)|   1761 (~0%)|     3494 (1%)|    -|
    |  + grp_BatchNorm3d_3_Pipeline_VITIS_LOOP_18_5_fu_229                                                |       -|   0.10|         2131|  2.131e+04|         -|         2131|         -|        no|             -|    5 (~0%)|    762 (~0%)|    1689 (~0%)|    -|
    |   o VITIS_LOOP_18_5                                                                                 |      II|   7.30|         2129|  2.129e+04|        40|           38|        56|       yes|             -|          -|            -|             -|    -|
    |  o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                  |       -|   7.30|     87050880|  8.705e+08|      2159|            -|     40320|        no|             -|          -|            -|             -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_7_1_fu_2515                                                      |       -|   3.58|      2257922|  2.258e+07|         -|      2257922|         -|        no|             -|          -|     48 (~0%)|      87 (~0%)|    -|
    |  o VITIS_LOOP_7_1                                                                                   |       -|   7.30|      2257920|  2.258e+07|         2|            1|   2257920|       yes|             -|          -|            -|             -|    -|
    | + grp_Conv3d_7_fu_2520                                                                              |  Timing|  -0.00|    561971201|  5.620e+09|         -|    561971201|         -|        no|             -|    1 (~0%)|   1075 (~0%)|     4076 (1%)|    -|
    |  + grp_Conv3d_7_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_301    |  Timing|  -0.00|          148|  1.480e+03|         -|          148|         -|        no|             -|    1 (~0%)|    491 (~0%)|    1600 (~0%)|    -|
    |   o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                                |       -|   7.30|          146|  1.460e+03|        13|            1|       135|       yes|             -|          -|            -|             -|    -|
    |  o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                  |       -|   7.30|    561971200|  5.620e+09|       175|            -|   3211264|        no|             -|          -|            -|             -|    -|
    | + grp_BatchNorm3d_2_fu_2534                                                                         |  Timing|  -0.00|    495222788|  4.952e+09|         -|    495222788|         -|        no|             -|   11 (~0%)|   2313 (~0%)|     4286 (1%)|    -|
    |  + grp_BatchNorm3d_2_Pipeline_VITIS_LOOP_18_5_fu_277                                                |       -|   0.10|         2131|  2.131e+04|         -|         2131|         -|        no|             -|    5 (~0%)|    789 (~0%)|    1689 (~0%)|    -|
    |   o VITIS_LOOP_18_5                                                                                 |      II|   7.30|         2129|  2.129e+04|        40|           38|        56|       yes|             -|          -|            -|             -|    -|
    |  o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                  |       -|   7.30|    495222784|  4.952e+09|      2159|            -|    229376|        no|             -|          -|            -|             -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_7_11_fu_2565                                                     |       -|   3.58|      3211266|  3.211e+07|         -|      3211266|         -|        no|             -|          -|     48 (~0%)|      87 (~0%)|    -|
    |  o VITIS_LOOP_7_1                                                                                   |       -|   7.30|      3211264|  3.211e+07|         2|            1|   3211264|       yes|             -|          -|            -|             -|    -|
    | + grp_Sequential_fu_2570                                                                            |  Timing|  -0.00|            -|          -|         -|            -|         -|        no|   5880 (942%)|  209 (12%)|   35056 (7%)|   81008 (35%)|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_64_1_fu_2042                                                  |       -|   4.83|      3211266|  3.211e+07|         -|      3211266|         -|        no|             -|          -|     47 (~0%)|      82 (~0%)|    -|
    |   o VITIS_LOOP_64_1                                                                                 |       -|   7.30|      3211264|  3.211e+07|         2|            1|   3211264|       yes|             -|          -|            -|             -|    -|
    |  + grp_Conv2Plus1D_2_fu_2050                                                                        |  Timing|  -0.00|            -|          -|         -|            -|         -|        no|             -|    38 (2%)|    6234 (1%)|    13594 (5%)|    -|
    |   + grp_Conv3d_3_fu_267                                                                             |  Timing|  -0.00|    264966916|  2.650e+09|         -|    264966916|         -|        no|             -|   11 (~0%)|   1814 (~0%)|     4414 (1%)|    -|
    |    + grp_Conv3d_3_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_375  |  Timing|  -0.00|         2317|  2.317e+04|         -|         2317|         -|        no|             -|    6 (~0%)|    993 (~0%)|    1830 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         2315|  2.315e+04|        13|            1|      2304|       yes|             -|          -|            -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    264966915|  2.650e+09|      2347|            -|    112896|        no|             -|          -|            -|             -|    -|
    |   + grp_BatchNorm3d_fu_304                                                                          |  Timing|  -0.00|      1225729|  1.226e+07|         -|      1225729|         -|        no|             -|   13 (~0%)|   2751 (~0%)|     4237 (1%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.10|           47|    470.000|         -|           47|         -|        no|             -|   10 (~0%)|   1270 (~0%)|    1732 (~0%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           45|    450.000|        40|            1|         7|       yes|             -|          -|            -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1225728|  1.226e+07|        76|            -|     16128|        no|             -|          -|            -|             -|    -|
    |   + grp_Conv3d_1_fu_330                                                                             |  Timing|  -0.00|  44944850954|  4.494e+11|         -|  44944850954|         -|        no|             -|   12 (~0%)|   1525 (~0%)|     4310 (1%)|    -|
    |    + grp_Conv3d_1_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_377  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|         -|        no|             -|    1 (~0%)|    578 (~0%)|    1561 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|      3456|       yes|             -|          -|            -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|  44944850947|  4.494e+11|      3499|            -|  12845056|        no|             -|          -|            -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|            -|          -|         2|            1|         -|       yes|             -|          -|            -|             -|    -|
    |  + grp_BatchNorm3d_2_fu_2204                                                                        |  Timing|  -0.00|    495222788|  4.952e+09|         -|    495222788|         -|        no|             -|   11 (~0%)|   2313 (~0%)|     4286 (1%)|    -|
    |   + grp_BatchNorm3d_2_Pipeline_VITIS_LOOP_18_5_fu_277                                               |       -|   0.10|         2131|  2.131e+04|         -|         2131|         -|        no|             -|    5 (~0%)|    789 (~0%)|    1689 (~0%)|    -|
    |    o VITIS_LOOP_18_5                                                                                |      II|   7.30|         2129|  2.129e+04|        40|           38|        56|       yes|             -|          -|            -|             -|    -|
    |   o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                 |       -|   7.30|    495222784|  4.952e+09|      2159|            -|    229376|        no|             -|          -|            -|             -|    -|
    |  + grp_ReLU_1_fu_2306                                                                               |       -|   3.19|            -|          -|         -|            -|         -|        no|             -|    1 (~0%)|    135 (~0%)|     243 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|            -|          -|         2|            1|         -|       yes|             -|          -|            -|             -|    -|
    |  + grp_Residual_1_fu_2333                                                                           |       -|   0.01|            -|          -|         -|            -|         -|        no|             -|    9 (~0%)|    976 (~0%)|    1475 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |      II|   7.30|            -|          -|        26|           24|         -|       yes|             -|          -|            -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_82_2_fu_2386                                                  |       -|   4.83|      3211266|  3.211e+07|         -|      3211266|         -|        no|             -|          -|     47 (~0%)|      82 (~0%)|    -|
    |   o VITIS_LOOP_82_2                                                                                 |       -|   7.30|      3211264|  3.211e+07|         2|            1|   3211264|       yes|             -|          -|            -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_104_3_fu_2393                                                 |       -|   4.83|      3211266|  3.211e+07|         -|      3211266|         -|        no|             -|          -|     47 (~0%)|      82 (~0%)|    -|
    |   o VITIS_LOOP_104_3                                                                                |       -|   7.30|      3211264|  3.211e+07|         2|            1|   3211264|       yes|             -|          -|            -|             -|    -|
    |  + grp_Conv2Plus1D_1_fu_2400                                                                        |  Timing|  -0.00|            -|          -|         -|            -|         -|        no|             -|    37 (2%)|    6203 (1%)|    13632 (5%)|    -|
    |   + grp_Conv3d_3_fu_311                                                                             |  Timing|  -0.00|    264966916|  2.650e+09|         -|    264966916|         -|        no|             -|   11 (~0%)|   1814 (~0%)|     4414 (1%)|    -|
    |    + grp_Conv3d_3_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_375  |  Timing|  -0.00|         2317|  2.317e+04|         -|         2317|         -|        no|             -|    6 (~0%)|    993 (~0%)|    1830 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         2315|  2.315e+04|        13|            1|      2304|       yes|             -|          -|            -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    264966915|  2.650e+09|      2347|            -|    112896|        no|             -|          -|            -|             -|    -|
    |   + grp_BatchNorm3d_fu_347                                                                          |  Timing|  -0.00|      1225729|  1.226e+07|         -|      1225729|         -|        no|             -|   13 (~0%)|   2751 (~0%)|     4237 (1%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.10|           47|    470.000|         -|           47|         -|        no|             -|   10 (~0%)|   1270 (~0%)|    1732 (~0%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           45|    450.000|        40|            1|         7|       yes|             -|          -|            -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1225728|  1.226e+07|        76|            -|     16128|        no|             -|          -|            -|             -|    -|
    |   + grp_Conv3d_4_fu_373                                                                             |  Timing|  -0.00|  11236212743|  1.124e+11|         -|  11236212743|         -|        no|             -|   11 (~0%)|   1489 (~0%)|     4344 (1%)|    -|
    |    + grp_Conv3d_4_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_369  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|         -|        no|             -|    1 (~0%)|    578 (~0%)|    1568 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|      3456|       yes|             -|          -|            -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|  11236212739|  1.124e+11|      3499|            -|   3211264|        no|             -|          -|            -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|            -|          -|         2|            1|         -|       yes|             -|          -|            -|             -|    -|
    |  + grp_BatchNorm3d_1_fu_2489                                                                        |  Timing|  -0.00|    125583364|  1.256e+09|         -|    125583364|         -|        no|             -|   11 (~0%)|   2292 (~0%)|     4289 (1%)|    -|
    |   + grp_BatchNorm3d_1_Pipeline_VITIS_LOOP_18_5_fu_277                                               |       -|   0.10|         1067|  1.067e+04|         -|         1067|         -|        no|             -|    5 (~0%)|    783 (~0%)|    1685 (~0%)|    -|
    |    o VITIS_LOOP_18_5                                                                                |      II|   7.30|         1065|  1.065e+04|        40|           38|        28|       yes|             -|          -|            -|             -|    -|
    |   o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                 |       -|   7.30|    125583360|  1.256e+09|      1095|            -|    114688|        no|             -|          -|            -|             -|    -|
    |  + grp_ReLU_fu_2599                                                                                 |       -|   3.19|            -|          -|         -|            -|         -|        no|             -|    1 (~0%)|    131 (~0%)|     247 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|            -|          -|         2|            1|         -|       yes|             -|          -|            -|             -|    -|
    |  + grp_Conv2Plus1D_fu_2625                                                                          |  Timing|  -0.00|            -|          -|         -|            -|         -|        no|             -|    36 (2%)|    6189 (1%)|    13753 (5%)|    -|
    |   + grp_Conv3d_2_fu_267                                                                             |  Timing|  -0.00|    525192196|  5.252e+09|         -|    525192196|         -|        no|             -|   11 (~0%)|   1810 (~0%)|     4558 (1%)|    -|
    |    + grp_Conv3d_2_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_377  |  Timing|  -0.00|         4622|  4.622e+04|         -|         4622|         -|        no|             -|    6 (~0%)|    977 (~0%)|    1959 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         4620|  4.620e+04|        14|            1|      4608|       yes|             -|          -|            -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    525192195|  5.252e+09|      4652|            -|    112896|        no|             -|          -|            -|             -|    -|
    |   + grp_BatchNorm3d_fu_305                                                                          |  Timing|  -0.00|      1225729|  1.226e+07|         -|      1225729|         -|        no|             -|   13 (~0%)|   2751 (~0%)|     4237 (1%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.10|           47|    470.000|         -|           47|         -|        no|             -|   10 (~0%)|   1270 (~0%)|    1732 (~0%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           45|    450.000|        40|            1|         7|       yes|             -|          -|            -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1225728|  1.226e+07|        76|            -|     16128|        no|             -|          -|            -|             -|    -|
    |   + grp_Conv3d_4_fu_331                                                                             |  Timing|  -0.00|  11236212743|  1.124e+11|         -|  11236212743|         -|        no|             -|   11 (~0%)|   1489 (~0%)|     4344 (1%)|    -|
    |    + grp_Conv3d_4_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_369  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|         -|        no|             -|    1 (~0%)|    578 (~0%)|    1568 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|      3456|       yes|             -|          -|            -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|  11236212739|  1.124e+11|      3499|            -|   3211264|        no|             -|          -|            -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|            -|          -|         2|            1|         -|       yes|             -|          -|            -|             -|    -|
    |  + grp_Conv3d_5_fu_2766                                                                             |  Timing|  -0.00|    960167943|  9.602e+09|         -|    960167943|         -|        no|             -|   16 (~0%)|   1867 (~0%)|     4225 (1%)|    -|
    |   + grp_Conv3d_5_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_371   |  Timing|  -0.00|          269|  2.690e+03|         -|          269|         -|        no|             -|    6 (~0%)|    978 (~0%)|    1635 (~0%)|    -|
    |    o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                               |       -|   7.30|          267|  2.670e+03|        13|            1|       256|       yes|             -|          -|            -|             -|    -|
    |   o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                 |       -|   7.30|    960167939|  9.602e+09|       299|            -|   3211264|        no|             -|          -|            -|             -|    -|
    |  + grp_Residual_fu_2820                                                                             |       -|   0.01|            -|          -|         -|            -|         -|        no|             -|    9 (~0%)|    969 (~0%)|    1479 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |      II|   7.30|            -|          -|        26|           24|         -|       yes|             -|          -|            -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_128_4_fu_2870                                                 |       -|   4.83|       802818|  8.028e+06|         -|       802818|         -|        no|             -|          -|     43 (~0%)|      79 (~0%)|    -|
    |   o VITIS_LOOP_128_4                                                                                |       -|   7.30|       802816|  8.028e+06|         2|            1|    802816|       yes|             -|          -|            -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_150_5_fu_2876                                                 |       -|   4.83|       802818|  8.028e+06|         -|       802818|         -|        no|             -|          -|     43 (~0%)|      79 (~0%)|    -|
    |   o VITIS_LOOP_150_5                                                                                |       -|   7.30|       802816|  8.028e+06|         2|            1|    802816|       yes|             -|          -|            -|             -|    -|
    |  + grp_Conv2Plus1D_3_fu_2882                                                                        |  Timing|  -0.00|  45471990165|  4.547e+11|         -|  45471990165|         -|        no|             -|    36 (2%)|    6140 (1%)|    13602 (5%)|    -|
    |   + grp_Conv3d_2_fu_177                                                                             |  Timing|  -0.00|    525192196|  5.252e+09|         -|    525192196|         -|        no|             -|   11 (~0%)|   1810 (~0%)|     4558 (1%)|    -|
    |    + grp_Conv3d_2_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_377  |  Timing|  -0.00|         4622|  4.622e+04|         -|         4622|         -|        no|             -|    6 (~0%)|    977 (~0%)|    1959 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         4620|  4.620e+04|        14|            1|      4608|       yes|             -|          -|            -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    525192195|  5.252e+09|      4652|            -|    112896|        no|             -|          -|            -|             -|    -|
    |   + grp_BatchNorm3d_fu_215                                                                          |  Timing|  -0.00|      1225729|  1.226e+07|         -|      1225729|         -|        no|             -|   13 (~0%)|   2751 (~0%)|     4237 (1%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.10|           47|    470.000|         -|           47|         -|        no|             -|   10 (~0%)|   1270 (~0%)|    1732 (~0%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           45|    450.000|        40|            1|         7|       yes|             -|          -|            -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1225728|  1.226e+07|        76|            -|     16128|        no|             -|          -|            -|             -|    -|
    |   + grp_Conv3d_1_fu_243                                                                             |  Timing|  -0.00|  44944850954|  4.494e+11|         -|  44944850954|         -|        no|             -|   12 (~0%)|   1525 (~0%)|     4310 (1%)|    -|
    |    + grp_Conv3d_1_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_377  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|         -|        no|             -|    1 (~0%)|    578 (~0%)|    1561 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|      3456|       yes|             -|          -|            -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|  44944850947|  4.494e+11|      3499|            -|  12845056|        no|             -|          -|            -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|       721280|  7.213e+06|         2|            1|    721280|       yes|             -|          -|            -|             -|    -|
    |  + grp_Conv3d_6_fu_2912                                                                             |  Timing|  -0.00|     33718273|  3.372e+08|         -|     33718273|         -|        no|             -|    1 (~0%)|    941 (~0%)|     3423 (1%)|    -|
    |   + grp_Conv3d_6_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_293   |  Timing|  -0.00|          141|  1.410e+03|         -|          141|         -|        no|             -|    1 (~0%)|    389 (~0%)|    1127 (~0%)|    -|
    |    o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                               |       -|   7.30|          139|  1.390e+03|        13|            1|       128|       yes|             -|          -|            -|             -|    -|
    |   o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                 |       -|   7.30|     33718272|  3.372e+08|       168|            -|    200704|        no|             -|          -|            -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_170_6_fu_2928                                                 |       -|   4.83|       200706|  2.007e+06|         -|       200706|         -|        no|             -|          -|     39 (~0%)|      76 (~0%)|    -|
    |   o VITIS_LOOP_170_6                                                                                |       -|   7.30|       200704|  2.007e+06|         2|            1|    200704|       yes|             -|          -|            -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_192_7_fu_2935                                                 |       -|   4.83|       200706|  2.007e+06|         -|       200706|         -|        no|             -|          -|     39 (~0%)|      76 (~0%)|    -|
    |   o VITIS_LOOP_192_7                                                                                |       -|   7.30|       200704|  2.007e+06|         2|            1|    200704|       yes|             -|          -|            -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_212_8_fu_2942                                                 |       -|   4.83|        50178|  5.018e+05|         -|        50178|         -|        no|             -|          -|     35 (~0%)|      74 (~0%)|    -|
    |   o VITIS_LOOP_212_8                                                                                |       -|   7.30|        50176|  5.018e+05|         2|            1|     50176|       yes|             -|          -|            -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_231_9_fu_2948                                                 |       -|   4.83|        50178|  5.018e+05|         -|        50178|         -|        no|             -|          -|     35 (~0%)|      74 (~0%)|    -|
    |   o VITIS_LOOP_231_9                                                                                |       -|   7.30|        50176|  5.018e+05|         2|            1|     50176|       yes|             -|          -|            -|             -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_29_6_VITIS_LOOP_30_7_VITIS_LOOP_31_8_fu_2792                     |       -|   2.78|          103|  1.030e+03|         -|          103|         -|        no|             -|    1 (~0%)|    175 (~0%)|     373 (~0%)|    -|
    |  o VITIS_LOOP_29_6_VITIS_LOOP_30_7_VITIS_LOOP_31_8                                                  |       -|   7.30|          101|  1.010e+03|         5|            1|        98|       yes|             -|          -|            -|             -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_40_3_fu_2799                                     |  Timing|  -0.00|        10296|  1.030e+05|         -|        10296|         -|        no|             -|   12 (~0%)|   1777 (~0%)|    2229 (~0%)|    -|
    |  o VITIS_LOOP_37_2_VITIS_LOOP_40_3                                                                  |      II|   7.30|        10294|  1.029e+05|        57|            2|      5120|       yes|             -|          -|            -|             -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_353_1_fu_2816                                                    |  Timing|  -0.00|           18|    180.000|         -|           18|         -|        no|             -|          -|    121 (~0%)|     275 (~0%)|    -|
    |  o VITIS_LOOP_353_1                                                                                 |       -|   7.30|           16|    160.000|         8|            1|        10|       yes|             -|          -|            -|             -|    -|
    | o VITIS_LOOP_24_2                                                                                   |       -|   7.30|        61440|  6.144e+05|       120|            -|       512|        no|             -|          -|            -|             -|    -|
    +-----------------------------------------------------------------------------------------------------+--------+-------+-------------+-----------+----------+-------------+----------+----------+--------------+-----------+-------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 8 -> 32    | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 12            | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------------------------+-----------+----------------+
| Argument                         | Direction | Datatype       |
+----------------------------------+-----------+----------------+
| X                                | inout     | unsigned char* |
| Y                                | inout     | unsigned char* |
| Kernel_stem_0                    | inout     | signed char*   |
| Kernel_stem_3                    | inout     | signed char*   |
| Kernel_stem_0_scale              | inout     | float*         |
| Kernel_stem_3_scale              | inout     | float*         |
| Mu_stem_1                        | inout     | float*         |
| Mu_stem_4                        | inout     | float*         |
| Var_stem_1                       | inout     | float*         |
| Var_stem_4                       | inout     | float*         |
| Gamma_stem_1                     | inout     | float*         |
| Gamma_stem_4                     | inout     | float*         |
| Bias_stem_1                      | inout     | float*         |
| Bias_stem_4                      | inout     | float*         |
| Kernel_seq1_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq1_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq1_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq1_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq1_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq1_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq1_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq1_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq1_0_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq1_0_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq1_0_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq1_0_conv2_0_3_scale    | inout     | float*         |
| Kernel_seq1_1_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq1_1_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq1_1_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq1_1_conv2_0_3_scale    | inout     | float*         |
| Mu_seq1_0_conv1_0_1              | inout     | float*         |
| Mu_seq1_0_conv1_1                | inout     | float*         |
| Mu_seq1_0_conv2_0_1              | inout     | float*         |
| Mu_seq1_0_conv2_1                | inout     | float*         |
| Mu_seq1_1_conv1_0_1              | inout     | float*         |
| Mu_seq1_1_conv1_1                | inout     | float*         |
| Mu_seq1_1_conv2_0_1              | inout     | float*         |
| Mu_seq1_1_conv2_1                | inout     | float*         |
| Var_seq1_0_conv1_0_1             | inout     | float*         |
| Var_seq1_0_conv1_1               | inout     | float*         |
| Var_seq1_0_conv2_0_1             | inout     | float*         |
| Var_seq1_0_conv2_1               | inout     | float*         |
| Var_seq1_1_conv1_0_1             | inout     | float*         |
| Var_seq1_1_conv1_1               | inout     | float*         |
| Var_seq1_1_conv2_0_1             | inout     | float*         |
| Var_seq1_1_conv2_1               | inout     | float*         |
| Gamma_seq1_0_conv1_0_1           | inout     | float*         |
| Gamma_seq1_0_conv1_1             | inout     | float*         |
| Gamma_seq1_0_conv2_0_1           | inout     | float*         |
| Gamma_seq1_0_conv2_1             | inout     | float*         |
| Gamma_seq1_1_conv1_0_1           | inout     | float*         |
| Gamma_seq1_1_conv1_1             | inout     | float*         |
| Gamma_seq1_1_conv2_0_1           | inout     | float*         |
| Gamma_seq1_1_conv2_1             | inout     | float*         |
| Bias_seq1_0_conv1_0_1            | inout     | float*         |
| Bias_seq1_0_conv1_1              | inout     | float*         |
| Bias_seq1_0_conv2_0_1            | inout     | float*         |
| Bias_seq1_0_conv2_1              | inout     | float*         |
| Bias_seq1_1_conv1_0_1            | inout     | float*         |
| Bias_seq1_1_conv1_1              | inout     | float*         |
| Bias_seq1_1_conv2_0_1            | inout     | float*         |
| Bias_seq1_1_conv2_1              | inout     | float*         |
| Kernel_seq2_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq2_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq2_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq2_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq2_0_downsample_0       | inout     | signed char*   |
| Kernel_seq2_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq2_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq2_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq2_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq2_0_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq2_0_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq2_0_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq2_0_conv2_0_3_scale    | inout     | float*         |
| Kernel_seq2_0_downsample_0_scale | inout     | float*         |
| Kernel_seq2_1_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq2_1_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq2_1_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq2_1_conv2_0_3_scale    | inout     | float*         |
| Mu_seq2_0_conv1_0_1              | inout     | float*         |
| Mu_seq2_0_conv1_1                | inout     | float*         |
| Mu_seq2_0_conv2_0_1              | inout     | float*         |
| Mu_seq2_0_conv2_1                | inout     | float*         |
| Mu_seq2_0_downsample_1           | inout     | float*         |
| Mu_seq2_1_conv1_0_1              | inout     | float*         |
| Mu_seq2_1_conv1_1                | inout     | float*         |
| Mu_seq2_1_conv2_0_1              | inout     | float*         |
| Mu_seq2_1_conv2_1                | inout     | float*         |
| Var_seq2_0_conv1_0_1             | inout     | float*         |
| Var_seq2_0_conv1_1               | inout     | float*         |
| Var_seq2_0_conv2_0_1             | inout     | float*         |
| Var_seq2_0_conv2_1               | inout     | float*         |
| Var_seq2_0_downsample_1          | inout     | float*         |
| Var_seq2_1_conv1_0_1             | inout     | float*         |
| Var_seq2_1_conv1_1               | inout     | float*         |
| Var_seq2_1_conv2_0_1             | inout     | float*         |
| Var_seq2_1_conv2_1               | inout     | float*         |
| Gamma_seq2_0_conv1_0_1           | inout     | float*         |
| Gamma_seq2_0_conv1_1             | inout     | float*         |
| Gamma_seq2_0_conv2_0_1           | inout     | float*         |
| Gamma_seq2_0_conv2_1             | inout     | float*         |
| Gamma_seq2_0_downsample_1        | inout     | float*         |
| Gamma_seq2_1_conv1_0_1           | inout     | float*         |
| Gamma_seq2_1_conv1_1             | inout     | float*         |
| Gamma_seq2_1_conv2_0_1           | inout     | float*         |
| Gamma_seq2_1_conv2_1             | inout     | float*         |
| Bias_seq2_0_conv1_0_1            | inout     | float*         |
| Bias_seq2_0_conv1_1              | inout     | float*         |
| Bias_seq2_0_conv2_0_1            | inout     | float*         |
| Bias_seq2_0_conv2_1              | inout     | float*         |
| Bias_seq2_0_downsample_1         | inout     | float*         |
| Bias_seq2_1_conv1_0_1            | inout     | float*         |
| Bias_seq2_1_conv1_1              | inout     | float*         |
| Bias_seq2_1_conv2_0_1            | inout     | float*         |
| Bias_seq2_1_conv2_1              | inout     | float*         |
| Kernel_seq3_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq3_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq3_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq3_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq3_0_downsample_0       | inout     | signed char*   |
| Kernel_seq3_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq3_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq3_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq3_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq3_0_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq3_0_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq3_0_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq3_0_conv2_0_3_scale    | inout     | float*         |
| Kernel_seq3_0_downsample_0_scale | inout     | float*         |
| Kernel_seq3_1_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq3_1_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq3_1_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq3_1_conv2_0_3_scale    | inout     | float*         |
| Mu_seq3_0_conv1_0_1              | inout     | float*         |
| Mu_seq3_0_conv1_1                | inout     | float*         |
| Mu_seq3_0_conv2_0_1              | inout     | float*         |
| Mu_seq3_0_conv2_1                | inout     | float*         |
| Mu_seq3_0_downsample_1           | inout     | float*         |
| Mu_seq3_1_conv1_0_1              | inout     | float*         |
| Mu_seq3_1_conv1_1                | inout     | float*         |
| Mu_seq3_1_conv2_0_1              | inout     | float*         |
| Mu_seq3_1_conv2_1                | inout     | float*         |
| Var_seq3_0_conv1_0_1             | inout     | float*         |
| Var_seq3_0_conv1_1               | inout     | float*         |
| Var_seq3_0_conv2_0_1             | inout     | float*         |
| Var_seq3_0_conv2_1               | inout     | float*         |
| Var_seq3_0_downsample_1          | inout     | float*         |
| Var_seq3_1_conv1_0_1             | inout     | float*         |
| Var_seq3_1_conv1_1               | inout     | float*         |
| Var_seq3_1_conv2_0_1             | inout     | float*         |
| Var_seq3_1_conv2_1               | inout     | float*         |
| Gamma_seq3_0_conv1_0_1           | inout     | float*         |
| Gamma_seq3_0_conv1_1             | inout     | float*         |
| Gamma_seq3_0_conv2_0_1           | inout     | float*         |
| Gamma_seq3_0_conv2_1             | inout     | float*         |
| Gamma_seq3_0_downsample_1        | inout     | float*         |
| Gamma_seq3_1_conv1_0_1           | inout     | float*         |
| Gamma_seq3_1_conv1_1             | inout     | float*         |
| Gamma_seq3_1_conv2_0_1           | inout     | float*         |
| Gamma_seq3_1_conv2_1             | inout     | float*         |
| Bias_seq3_0_conv1_0_1            | inout     | float*         |
| Bias_seq3_0_conv1_1              | inout     | float*         |
| Bias_seq3_0_conv2_0_1            | inout     | float*         |
| Bias_seq3_0_conv2_1              | inout     | float*         |
| Bias_seq3_0_downsample_1         | inout     | float*         |
| Bias_seq3_1_conv1_0_1            | inout     | float*         |
| Bias_seq3_1_conv1_1              | inout     | float*         |
| Bias_seq3_1_conv2_0_1            | inout     | float*         |
| Bias_seq3_1_conv2_1              | inout     | float*         |
| Kernel_seq4_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq4_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq4_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq4_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq4_0_downsample_0       | inout     | signed char*   |
| Kernel_seq4_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq4_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq4_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq4_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq4_0_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq4_0_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq4_0_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq4_0_conv2_0_3_scale    | inout     | float*         |
| Kernel_seq4_0_downsample_0_scale | inout     | float*         |
| Kernel_seq4_1_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq4_1_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq4_1_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq4_1_conv2_0_3_scale    | inout     | float*         |
| Mu_seq4_0_conv1_0_1              | inout     | float*         |
| Mu_seq4_0_conv1_1                | inout     | float*         |
| Mu_seq4_0_conv2_0_1              | inout     | float*         |
| Mu_seq4_0_conv2_1                | inout     | float*         |
| Mu_seq4_0_downsample_1           | inout     | float*         |
| Mu_seq4_1_conv1_0_1              | inout     | float*         |
| Mu_seq4_1_conv1_1                | inout     | float*         |
| Mu_seq4_1_conv2_0_1              | inout     | float*         |
| Mu_seq4_1_conv2_1                | inout     | float*         |
| Var_seq4_0_conv1_0_1             | inout     | float*         |
| Var_seq4_0_conv1_1               | inout     | float*         |
| Var_seq4_0_conv2_0_1             | inout     | float*         |
| Var_seq4_0_conv2_1               | inout     | float*         |
| Var_seq4_0_downsample_1          | inout     | float*         |
| Var_seq4_1_conv1_0_1             | inout     | float*         |
| Var_seq4_1_conv1_1               | inout     | float*         |
| Var_seq4_1_conv2_0_1             | inout     | float*         |
| Var_seq4_1_conv2_1               | inout     | float*         |
| Gamma_seq4_0_conv1_0_1           | inout     | float*         |
| Gamma_seq4_0_conv1_1             | inout     | float*         |
| Gamma_seq4_0_conv2_0_1           | inout     | float*         |
| Gamma_seq4_0_conv2_1             | inout     | float*         |
| Gamma_seq4_0_downsample_1        | inout     | float*         |
| Gamma_seq4_1_conv1_0_1           | inout     | float*         |
| Gamma_seq4_1_conv1_1             | inout     | float*         |
| Gamma_seq4_1_conv2_0_1           | inout     | float*         |
| Gamma_seq4_1_conv2_1             | inout     | float*         |
| Bias_seq4_0_conv1_0_1            | inout     | float*         |
| Bias_seq4_0_conv1_1              | inout     | float*         |
| Bias_seq4_0_conv2_0_1            | inout     | float*         |
| Bias_seq4_0_conv2_1              | inout     | float*         |
| Bias_seq4_0_downsample_1         | inout     | float*         |
| Bias_seq4_1_conv1_0_1            | inout     | float*         |
| Bias_seq4_1_conv1_1              | inout     | float*         |
| Bias_seq4_1_conv2_0_1            | inout     | float*         |
| Bias_seq4_1_conv2_1              | inout     | float*         |
| Kernel_linear                    | inout     | signed char*   |
| Kernel_linear_scale              | inout     | float*         |
+----------------------------------+-----------+----------------+

* SW-to-HW Mapping
+----------------------------------+--------------------------------------------------+-----------+----------+------------------------+
| Argument                         | HW Name                                          | HW Type   | HW Usage | HW Info                |
+----------------------------------+--------------------------------------------------+-----------+----------+------------------------+
| X                                | m_axi_gmem                                       | interface |          |                        |
| X                                | s_axi_control X_1                                | register  | offset   | offset=0x10, range=32  |
| X                                | s_axi_control X_2                                | register  | offset   | offset=0x14, range=32  |
| Y                                | m_axi_gmem                                       | interface |          |                        |
| Y                                | s_axi_control Y_1                                | register  | offset   | offset=0x1c, range=32  |
| Y                                | s_axi_control Y_2                                | register  | offset   | offset=0x20, range=32  |
| Kernel_stem_0                    | m_axi_gmem                                       | interface |          |                        |
| Kernel_stem_0                    | s_axi_control Kernel_stem_0_1                    | register  | offset   | offset=0x28, range=32  |
| Kernel_stem_0                    | s_axi_control Kernel_stem_0_2                    | register  | offset   | offset=0x2c, range=32  |
| Kernel_stem_3                    | m_axi_gmem                                       | interface |          |                        |
| Kernel_stem_3                    | s_axi_control Kernel_stem_3_1                    | register  | offset   | offset=0x34, range=32  |
| Kernel_stem_3                    | s_axi_control Kernel_stem_3_2                    | register  | offset   | offset=0x38, range=32  |
| Kernel_stem_0_scale              | m_axi_gmem                                       | interface |          |                        |
| Kernel_stem_0_scale              | s_axi_control Kernel_stem_0_scale_1              | register  | offset   | offset=0x40, range=32  |
| Kernel_stem_0_scale              | s_axi_control Kernel_stem_0_scale_2              | register  | offset   | offset=0x44, range=32  |
| Kernel_stem_3_scale              | m_axi_gmem                                       | interface |          |                        |
| Kernel_stem_3_scale              | s_axi_control Kernel_stem_3_scale_1              | register  | offset   | offset=0x4c, range=32  |
| Kernel_stem_3_scale              | s_axi_control Kernel_stem_3_scale_2              | register  | offset   | offset=0x50, range=32  |
| Mu_stem_1                        | m_axi_gmem                                       | interface |          |                        |
| Mu_stem_1                        | s_axi_control Mu_stem_1_1                        | register  | offset   | offset=0x58, range=32  |
| Mu_stem_1                        | s_axi_control Mu_stem_1_2                        | register  | offset   | offset=0x5c, range=32  |
| Mu_stem_4                        | m_axi_gmem                                       | interface |          |                        |
| Mu_stem_4                        | s_axi_control Mu_stem_4_1                        | register  | offset   | offset=0x64, range=32  |
| Mu_stem_4                        | s_axi_control Mu_stem_4_2                        | register  | offset   | offset=0x68, range=32  |
| Var_stem_1                       | m_axi_gmem                                       | interface |          |                        |
| Var_stem_1                       | s_axi_control Var_stem_1_1                       | register  | offset   | offset=0x70, range=32  |
| Var_stem_1                       | s_axi_control Var_stem_1_2                       | register  | offset   | offset=0x74, range=32  |
| Var_stem_4                       | m_axi_gmem                                       | interface |          |                        |
| Var_stem_4                       | s_axi_control Var_stem_4_1                       | register  | offset   | offset=0x7c, range=32  |
| Var_stem_4                       | s_axi_control Var_stem_4_2                       | register  | offset   | offset=0x80, range=32  |
| Gamma_stem_1                     | m_axi_gmem                                       | interface |          |                        |
| Gamma_stem_1                     | s_axi_control Gamma_stem_1_1                     | register  | offset   | offset=0x88, range=32  |
| Gamma_stem_1                     | s_axi_control Gamma_stem_1_2                     | register  | offset   | offset=0x8c, range=32  |
| Gamma_stem_4                     | m_axi_gmem                                       | interface |          |                        |
| Gamma_stem_4                     | s_axi_control Gamma_stem_4_1                     | register  | offset   | offset=0x94, range=32  |
| Gamma_stem_4                     | s_axi_control Gamma_stem_4_2                     | register  | offset   | offset=0x98, range=32  |
| Bias_stem_1                      | m_axi_gmem                                       | interface |          |                        |
| Bias_stem_1                      | s_axi_control Bias_stem_1_1                      | register  | offset   | offset=0xa0, range=32  |
| Bias_stem_1                      | s_axi_control Bias_stem_1_2                      | register  | offset   | offset=0xa4, range=32  |
| Bias_stem_4                      | m_axi_gmem                                       | interface |          |                        |
| Bias_stem_4                      | s_axi_control Bias_stem_4_1                      | register  | offset   | offset=0xac, range=32  |
| Bias_stem_4                      | s_axi_control Bias_stem_4_2                      | register  | offset   | offset=0xb0, range=32  |
| Kernel_seq1_0_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv1_0_0          | s_axi_control Kernel_seq1_0_conv1_0_0_1          | register  | offset   | offset=0xb8, range=32  |
| Kernel_seq1_0_conv1_0_0          | s_axi_control Kernel_seq1_0_conv1_0_0_2          | register  | offset   | offset=0xbc, range=32  |
| Kernel_seq1_0_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv1_0_3          | s_axi_control Kernel_seq1_0_conv1_0_3_1          | register  | offset   | offset=0xc4, range=32  |
| Kernel_seq1_0_conv1_0_3          | s_axi_control Kernel_seq1_0_conv1_0_3_2          | register  | offset   | offset=0xc8, range=32  |
| Kernel_seq1_0_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv2_0_0          | s_axi_control Kernel_seq1_0_conv2_0_0_1          | register  | offset   | offset=0xd0, range=32  |
| Kernel_seq1_0_conv2_0_0          | s_axi_control Kernel_seq1_0_conv2_0_0_2          | register  | offset   | offset=0xd4, range=32  |
| Kernel_seq1_0_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv2_0_3          | s_axi_control Kernel_seq1_0_conv2_0_3_1          | register  | offset   | offset=0xdc, range=32  |
| Kernel_seq1_0_conv2_0_3          | s_axi_control Kernel_seq1_0_conv2_0_3_2          | register  | offset   | offset=0xe0, range=32  |
| Kernel_seq1_1_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv1_0_0          | s_axi_control Kernel_seq1_1_conv1_0_0_1          | register  | offset   | offset=0xe8, range=32  |
| Kernel_seq1_1_conv1_0_0          | s_axi_control Kernel_seq1_1_conv1_0_0_2          | register  | offset   | offset=0xec, range=32  |
| Kernel_seq1_1_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv1_0_3          | s_axi_control Kernel_seq1_1_conv1_0_3_1          | register  | offset   | offset=0xf4, range=32  |
| Kernel_seq1_1_conv1_0_3          | s_axi_control Kernel_seq1_1_conv1_0_3_2          | register  | offset   | offset=0xf8, range=32  |
| Kernel_seq1_1_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv2_0_0          | s_axi_control Kernel_seq1_1_conv2_0_0_1          | register  | offset   | offset=0x100, range=32 |
| Kernel_seq1_1_conv2_0_0          | s_axi_control Kernel_seq1_1_conv2_0_0_2          | register  | offset   | offset=0x104, range=32 |
| Kernel_seq1_1_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv2_0_3          | s_axi_control Kernel_seq1_1_conv2_0_3_1          | register  | offset   | offset=0x10c, range=32 |
| Kernel_seq1_1_conv2_0_3          | s_axi_control Kernel_seq1_1_conv2_0_3_2          | register  | offset   | offset=0x110, range=32 |
| Kernel_seq1_0_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv1_0_0_scale    | s_axi_control Kernel_seq1_0_conv1_0_0_scale_1    | register  | offset   | offset=0x118, range=32 |
| Kernel_seq1_0_conv1_0_0_scale    | s_axi_control Kernel_seq1_0_conv1_0_0_scale_2    | register  | offset   | offset=0x11c, range=32 |
| Kernel_seq1_0_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv1_0_3_scale    | s_axi_control Kernel_seq1_0_conv1_0_3_scale_1    | register  | offset   | offset=0x124, range=32 |
| Kernel_seq1_0_conv1_0_3_scale    | s_axi_control Kernel_seq1_0_conv1_0_3_scale_2    | register  | offset   | offset=0x128, range=32 |
| Kernel_seq1_0_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv2_0_0_scale    | s_axi_control Kernel_seq1_0_conv2_0_0_scale_1    | register  | offset   | offset=0x130, range=32 |
| Kernel_seq1_0_conv2_0_0_scale    | s_axi_control Kernel_seq1_0_conv2_0_0_scale_2    | register  | offset   | offset=0x134, range=32 |
| Kernel_seq1_0_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv2_0_3_scale    | s_axi_control Kernel_seq1_0_conv2_0_3_scale_1    | register  | offset   | offset=0x13c, range=32 |
| Kernel_seq1_0_conv2_0_3_scale    | s_axi_control Kernel_seq1_0_conv2_0_3_scale_2    | register  | offset   | offset=0x140, range=32 |
| Kernel_seq1_1_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv1_0_0_scale    | s_axi_control Kernel_seq1_1_conv1_0_0_scale_1    | register  | offset   | offset=0x148, range=32 |
| Kernel_seq1_1_conv1_0_0_scale    | s_axi_control Kernel_seq1_1_conv1_0_0_scale_2    | register  | offset   | offset=0x14c, range=32 |
| Kernel_seq1_1_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv1_0_3_scale    | s_axi_control Kernel_seq1_1_conv1_0_3_scale_1    | register  | offset   | offset=0x154, range=32 |
| Kernel_seq1_1_conv1_0_3_scale    | s_axi_control Kernel_seq1_1_conv1_0_3_scale_2    | register  | offset   | offset=0x158, range=32 |
| Kernel_seq1_1_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv2_0_0_scale    | s_axi_control Kernel_seq1_1_conv2_0_0_scale_1    | register  | offset   | offset=0x160, range=32 |
| Kernel_seq1_1_conv2_0_0_scale    | s_axi_control Kernel_seq1_1_conv2_0_0_scale_2    | register  | offset   | offset=0x164, range=32 |
| Kernel_seq1_1_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv2_0_3_scale    | s_axi_control Kernel_seq1_1_conv2_0_3_scale_1    | register  | offset   | offset=0x16c, range=32 |
| Kernel_seq1_1_conv2_0_3_scale    | s_axi_control Kernel_seq1_1_conv2_0_3_scale_2    | register  | offset   | offset=0x170, range=32 |
| Mu_seq1_0_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_0_conv1_0_1              | s_axi_control Mu_seq1_0_conv1_0_1_1              | register  | offset   | offset=0x178, range=32 |
| Mu_seq1_0_conv1_0_1              | s_axi_control Mu_seq1_0_conv1_0_1_2              | register  | offset   | offset=0x17c, range=32 |
| Mu_seq1_0_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_0_conv1_1                | s_axi_control Mu_seq1_0_conv1_1_1                | register  | offset   | offset=0x184, range=32 |
| Mu_seq1_0_conv1_1                | s_axi_control Mu_seq1_0_conv1_1_2                | register  | offset   | offset=0x188, range=32 |
| Mu_seq1_0_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_0_conv2_0_1              | s_axi_control Mu_seq1_0_conv2_0_1_1              | register  | offset   | offset=0x190, range=32 |
| Mu_seq1_0_conv2_0_1              | s_axi_control Mu_seq1_0_conv2_0_1_2              | register  | offset   | offset=0x194, range=32 |
| Mu_seq1_0_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_0_conv2_1                | s_axi_control Mu_seq1_0_conv2_1_1                | register  | offset   | offset=0x19c, range=32 |
| Mu_seq1_0_conv2_1                | s_axi_control Mu_seq1_0_conv2_1_2                | register  | offset   | offset=0x1a0, range=32 |
| Mu_seq1_1_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_1_conv1_0_1              | s_axi_control Mu_seq1_1_conv1_0_1_1              | register  | offset   | offset=0x1a8, range=32 |
| Mu_seq1_1_conv1_0_1              | s_axi_control Mu_seq1_1_conv1_0_1_2              | register  | offset   | offset=0x1ac, range=32 |
| Mu_seq1_1_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_1_conv1_1                | s_axi_control Mu_seq1_1_conv1_1_1                | register  | offset   | offset=0x1b4, range=32 |
| Mu_seq1_1_conv1_1                | s_axi_control Mu_seq1_1_conv1_1_2                | register  | offset   | offset=0x1b8, range=32 |
| Mu_seq1_1_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_1_conv2_0_1              | s_axi_control Mu_seq1_1_conv2_0_1_1              | register  | offset   | offset=0x1c0, range=32 |
| Mu_seq1_1_conv2_0_1              | s_axi_control Mu_seq1_1_conv2_0_1_2              | register  | offset   | offset=0x1c4, range=32 |
| Mu_seq1_1_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_1_conv2_1                | s_axi_control Mu_seq1_1_conv2_1_1                | register  | offset   | offset=0x1cc, range=32 |
| Mu_seq1_1_conv2_1                | s_axi_control Mu_seq1_1_conv2_1_2                | register  | offset   | offset=0x1d0, range=32 |
| Var_seq1_0_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_0_conv1_0_1             | s_axi_control Var_seq1_0_conv1_0_1_1             | register  | offset   | offset=0x1d8, range=32 |
| Var_seq1_0_conv1_0_1             | s_axi_control Var_seq1_0_conv1_0_1_2             | register  | offset   | offset=0x1dc, range=32 |
| Var_seq1_0_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_0_conv1_1               | s_axi_control Var_seq1_0_conv1_1_1               | register  | offset   | offset=0x1e4, range=32 |
| Var_seq1_0_conv1_1               | s_axi_control Var_seq1_0_conv1_1_2               | register  | offset   | offset=0x1e8, range=32 |
| Var_seq1_0_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_0_conv2_0_1             | s_axi_control Var_seq1_0_conv2_0_1_1             | register  | offset   | offset=0x1f0, range=32 |
| Var_seq1_0_conv2_0_1             | s_axi_control Var_seq1_0_conv2_0_1_2             | register  | offset   | offset=0x1f4, range=32 |
| Var_seq1_0_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_0_conv2_1               | s_axi_control Var_seq1_0_conv2_1_1               | register  | offset   | offset=0x1fc, range=32 |
| Var_seq1_0_conv2_1               | s_axi_control Var_seq1_0_conv2_1_2               | register  | offset   | offset=0x200, range=32 |
| Var_seq1_1_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_1_conv1_0_1             | s_axi_control Var_seq1_1_conv1_0_1_1             | register  | offset   | offset=0x208, range=32 |
| Var_seq1_1_conv1_0_1             | s_axi_control Var_seq1_1_conv1_0_1_2             | register  | offset   | offset=0x20c, range=32 |
| Var_seq1_1_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_1_conv1_1               | s_axi_control Var_seq1_1_conv1_1_1               | register  | offset   | offset=0x214, range=32 |
| Var_seq1_1_conv1_1               | s_axi_control Var_seq1_1_conv1_1_2               | register  | offset   | offset=0x218, range=32 |
| Var_seq1_1_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_1_conv2_0_1             | s_axi_control Var_seq1_1_conv2_0_1_1             | register  | offset   | offset=0x220, range=32 |
| Var_seq1_1_conv2_0_1             | s_axi_control Var_seq1_1_conv2_0_1_2             | register  | offset   | offset=0x224, range=32 |
| Var_seq1_1_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_1_conv2_1               | s_axi_control Var_seq1_1_conv2_1_1               | register  | offset   | offset=0x22c, range=32 |
| Var_seq1_1_conv2_1               | s_axi_control Var_seq1_1_conv2_1_2               | register  | offset   | offset=0x230, range=32 |
| Gamma_seq1_0_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_0_conv1_0_1           | s_axi_control Gamma_seq1_0_conv1_0_1_1           | register  | offset   | offset=0x238, range=32 |
| Gamma_seq1_0_conv1_0_1           | s_axi_control Gamma_seq1_0_conv1_0_1_2           | register  | offset   | offset=0x23c, range=32 |
| Gamma_seq1_0_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_0_conv1_1             | s_axi_control Gamma_seq1_0_conv1_1_1             | register  | offset   | offset=0x244, range=32 |
| Gamma_seq1_0_conv1_1             | s_axi_control Gamma_seq1_0_conv1_1_2             | register  | offset   | offset=0x248, range=32 |
| Gamma_seq1_0_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_0_conv2_0_1           | s_axi_control Gamma_seq1_0_conv2_0_1_1           | register  | offset   | offset=0x250, range=32 |
| Gamma_seq1_0_conv2_0_1           | s_axi_control Gamma_seq1_0_conv2_0_1_2           | register  | offset   | offset=0x254, range=32 |
| Gamma_seq1_0_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_0_conv2_1             | s_axi_control Gamma_seq1_0_conv2_1_1             | register  | offset   | offset=0x25c, range=32 |
| Gamma_seq1_0_conv2_1             | s_axi_control Gamma_seq1_0_conv2_1_2             | register  | offset   | offset=0x260, range=32 |
| Gamma_seq1_1_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_1_conv1_0_1           | s_axi_control Gamma_seq1_1_conv1_0_1_1           | register  | offset   | offset=0x268, range=32 |
| Gamma_seq1_1_conv1_0_1           | s_axi_control Gamma_seq1_1_conv1_0_1_2           | register  | offset   | offset=0x26c, range=32 |
| Gamma_seq1_1_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_1_conv1_1             | s_axi_control Gamma_seq1_1_conv1_1_1             | register  | offset   | offset=0x274, range=32 |
| Gamma_seq1_1_conv1_1             | s_axi_control Gamma_seq1_1_conv1_1_2             | register  | offset   | offset=0x278, range=32 |
| Gamma_seq1_1_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_1_conv2_0_1           | s_axi_control Gamma_seq1_1_conv2_0_1_1           | register  | offset   | offset=0x280, range=32 |
| Gamma_seq1_1_conv2_0_1           | s_axi_control Gamma_seq1_1_conv2_0_1_2           | register  | offset   | offset=0x284, range=32 |
| Gamma_seq1_1_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_1_conv2_1             | s_axi_control Gamma_seq1_1_conv2_1_1             | register  | offset   | offset=0x28c, range=32 |
| Gamma_seq1_1_conv2_1             | s_axi_control Gamma_seq1_1_conv2_1_2             | register  | offset   | offset=0x290, range=32 |
| Bias_seq1_0_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_0_conv1_0_1            | s_axi_control Bias_seq1_0_conv1_0_1_1            | register  | offset   | offset=0x298, range=32 |
| Bias_seq1_0_conv1_0_1            | s_axi_control Bias_seq1_0_conv1_0_1_2            | register  | offset   | offset=0x29c, range=32 |
| Bias_seq1_0_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_0_conv1_1              | s_axi_control Bias_seq1_0_conv1_1_1              | register  | offset   | offset=0x2a4, range=32 |
| Bias_seq1_0_conv1_1              | s_axi_control Bias_seq1_0_conv1_1_2              | register  | offset   | offset=0x2a8, range=32 |
| Bias_seq1_0_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_0_conv2_0_1            | s_axi_control Bias_seq1_0_conv2_0_1_1            | register  | offset   | offset=0x2b0, range=32 |
| Bias_seq1_0_conv2_0_1            | s_axi_control Bias_seq1_0_conv2_0_1_2            | register  | offset   | offset=0x2b4, range=32 |
| Bias_seq1_0_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_0_conv2_1              | s_axi_control Bias_seq1_0_conv2_1_1              | register  | offset   | offset=0x2bc, range=32 |
| Bias_seq1_0_conv2_1              | s_axi_control Bias_seq1_0_conv2_1_2              | register  | offset   | offset=0x2c0, range=32 |
| Bias_seq1_1_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_1_conv1_0_1            | s_axi_control Bias_seq1_1_conv1_0_1_1            | register  | offset   | offset=0x2c8, range=32 |
| Bias_seq1_1_conv1_0_1            | s_axi_control Bias_seq1_1_conv1_0_1_2            | register  | offset   | offset=0x2cc, range=32 |
| Bias_seq1_1_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_1_conv1_1              | s_axi_control Bias_seq1_1_conv1_1_1              | register  | offset   | offset=0x2d4, range=32 |
| Bias_seq1_1_conv1_1              | s_axi_control Bias_seq1_1_conv1_1_2              | register  | offset   | offset=0x2d8, range=32 |
| Bias_seq1_1_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_1_conv2_0_1            | s_axi_control Bias_seq1_1_conv2_0_1_1            | register  | offset   | offset=0x2e0, range=32 |
| Bias_seq1_1_conv2_0_1            | s_axi_control Bias_seq1_1_conv2_0_1_2            | register  | offset   | offset=0x2e4, range=32 |
| Bias_seq1_1_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_1_conv2_1              | s_axi_control Bias_seq1_1_conv2_1_1              | register  | offset   | offset=0x2ec, range=32 |
| Bias_seq1_1_conv2_1              | s_axi_control Bias_seq1_1_conv2_1_2              | register  | offset   | offset=0x2f0, range=32 |
| Kernel_seq2_0_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv1_0_0          | s_axi_control Kernel_seq2_0_conv1_0_0_1          | register  | offset   | offset=0x2f8, range=32 |
| Kernel_seq2_0_conv1_0_0          | s_axi_control Kernel_seq2_0_conv1_0_0_2          | register  | offset   | offset=0x2fc, range=32 |
| Kernel_seq2_0_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv1_0_3          | s_axi_control Kernel_seq2_0_conv1_0_3_1          | register  | offset   | offset=0x304, range=32 |
| Kernel_seq2_0_conv1_0_3          | s_axi_control Kernel_seq2_0_conv1_0_3_2          | register  | offset   | offset=0x308, range=32 |
| Kernel_seq2_0_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv2_0_0          | s_axi_control Kernel_seq2_0_conv2_0_0_1          | register  | offset   | offset=0x310, range=32 |
| Kernel_seq2_0_conv2_0_0          | s_axi_control Kernel_seq2_0_conv2_0_0_2          | register  | offset   | offset=0x314, range=32 |
| Kernel_seq2_0_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv2_0_3          | s_axi_control Kernel_seq2_0_conv2_0_3_1          | register  | offset   | offset=0x31c, range=32 |
| Kernel_seq2_0_conv2_0_3          | s_axi_control Kernel_seq2_0_conv2_0_3_2          | register  | offset   | offset=0x320, range=32 |
| Kernel_seq2_0_downsample_0       | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_downsample_0       | s_axi_control Kernel_seq2_0_downsample_0_1       | register  | offset   | offset=0x328, range=32 |
| Kernel_seq2_0_downsample_0       | s_axi_control Kernel_seq2_0_downsample_0_2       | register  | offset   | offset=0x32c, range=32 |
| Kernel_seq2_1_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv1_0_0          | s_axi_control Kernel_seq2_1_conv1_0_0_1          | register  | offset   | offset=0x334, range=32 |
| Kernel_seq2_1_conv1_0_0          | s_axi_control Kernel_seq2_1_conv1_0_0_2          | register  | offset   | offset=0x338, range=32 |
| Kernel_seq2_1_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv1_0_3          | s_axi_control Kernel_seq2_1_conv1_0_3_1          | register  | offset   | offset=0x340, range=32 |
| Kernel_seq2_1_conv1_0_3          | s_axi_control Kernel_seq2_1_conv1_0_3_2          | register  | offset   | offset=0x344, range=32 |
| Kernel_seq2_1_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv2_0_0          | s_axi_control Kernel_seq2_1_conv2_0_0_1          | register  | offset   | offset=0x34c, range=32 |
| Kernel_seq2_1_conv2_0_0          | s_axi_control Kernel_seq2_1_conv2_0_0_2          | register  | offset   | offset=0x350, range=32 |
| Kernel_seq2_1_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv2_0_3          | s_axi_control Kernel_seq2_1_conv2_0_3_1          | register  | offset   | offset=0x358, range=32 |
| Kernel_seq2_1_conv2_0_3          | s_axi_control Kernel_seq2_1_conv2_0_3_2          | register  | offset   | offset=0x35c, range=32 |
| Kernel_seq2_0_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv1_0_0_scale    | s_axi_control Kernel_seq2_0_conv1_0_0_scale_1    | register  | offset   | offset=0x364, range=32 |
| Kernel_seq2_0_conv1_0_0_scale    | s_axi_control Kernel_seq2_0_conv1_0_0_scale_2    | register  | offset   | offset=0x368, range=32 |
| Kernel_seq2_0_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv1_0_3_scale    | s_axi_control Kernel_seq2_0_conv1_0_3_scale_1    | register  | offset   | offset=0x370, range=32 |
| Kernel_seq2_0_conv1_0_3_scale    | s_axi_control Kernel_seq2_0_conv1_0_3_scale_2    | register  | offset   | offset=0x374, range=32 |
| Kernel_seq2_0_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv2_0_0_scale    | s_axi_control Kernel_seq2_0_conv2_0_0_scale_1    | register  | offset   | offset=0x37c, range=32 |
| Kernel_seq2_0_conv2_0_0_scale    | s_axi_control Kernel_seq2_0_conv2_0_0_scale_2    | register  | offset   | offset=0x380, range=32 |
| Kernel_seq2_0_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv2_0_3_scale    | s_axi_control Kernel_seq2_0_conv2_0_3_scale_1    | register  | offset   | offset=0x388, range=32 |
| Kernel_seq2_0_conv2_0_3_scale    | s_axi_control Kernel_seq2_0_conv2_0_3_scale_2    | register  | offset   | offset=0x38c, range=32 |
| Kernel_seq2_0_downsample_0_scale | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_downsample_0_scale | s_axi_control Kernel_seq2_0_downsample_0_scale_1 | register  | offset   | offset=0x394, range=32 |
| Kernel_seq2_0_downsample_0_scale | s_axi_control Kernel_seq2_0_downsample_0_scale_2 | register  | offset   | offset=0x398, range=32 |
| Kernel_seq2_1_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv1_0_0_scale    | s_axi_control Kernel_seq2_1_conv1_0_0_scale_1    | register  | offset   | offset=0x3a0, range=32 |
| Kernel_seq2_1_conv1_0_0_scale    | s_axi_control Kernel_seq2_1_conv1_0_0_scale_2    | register  | offset   | offset=0x3a4, range=32 |
| Kernel_seq2_1_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv1_0_3_scale    | s_axi_control Kernel_seq2_1_conv1_0_3_scale_1    | register  | offset   | offset=0x3ac, range=32 |
| Kernel_seq2_1_conv1_0_3_scale    | s_axi_control Kernel_seq2_1_conv1_0_3_scale_2    | register  | offset   | offset=0x3b0, range=32 |
| Kernel_seq2_1_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv2_0_0_scale    | s_axi_control Kernel_seq2_1_conv2_0_0_scale_1    | register  | offset   | offset=0x3b8, range=32 |
| Kernel_seq2_1_conv2_0_0_scale    | s_axi_control Kernel_seq2_1_conv2_0_0_scale_2    | register  | offset   | offset=0x3bc, range=32 |
| Kernel_seq2_1_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv2_0_3_scale    | s_axi_control Kernel_seq2_1_conv2_0_3_scale_1    | register  | offset   | offset=0x3c4, range=32 |
| Kernel_seq2_1_conv2_0_3_scale    | s_axi_control Kernel_seq2_1_conv2_0_3_scale_2    | register  | offset   | offset=0x3c8, range=32 |
| Mu_seq2_0_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_0_conv1_0_1              | s_axi_control Mu_seq2_0_conv1_0_1_1              | register  | offset   | offset=0x3d0, range=32 |
| Mu_seq2_0_conv1_0_1              | s_axi_control Mu_seq2_0_conv1_0_1_2              | register  | offset   | offset=0x3d4, range=32 |
| Mu_seq2_0_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_0_conv1_1                | s_axi_control Mu_seq2_0_conv1_1_1                | register  | offset   | offset=0x3dc, range=32 |
| Mu_seq2_0_conv1_1                | s_axi_control Mu_seq2_0_conv1_1_2                | register  | offset   | offset=0x3e0, range=32 |
| Mu_seq2_0_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_0_conv2_0_1              | s_axi_control Mu_seq2_0_conv2_0_1_1              | register  | offset   | offset=0x3e8, range=32 |
| Mu_seq2_0_conv2_0_1              | s_axi_control Mu_seq2_0_conv2_0_1_2              | register  | offset   | offset=0x3ec, range=32 |
| Mu_seq2_0_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_0_conv2_1                | s_axi_control Mu_seq2_0_conv2_1_1                | register  | offset   | offset=0x3f4, range=32 |
| Mu_seq2_0_conv2_1                | s_axi_control Mu_seq2_0_conv2_1_2                | register  | offset   | offset=0x3f8, range=32 |
| Mu_seq2_0_downsample_1           | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_0_downsample_1           | s_axi_control Mu_seq2_0_downsample_1_1           | register  | offset   | offset=0x400, range=32 |
| Mu_seq2_0_downsample_1           | s_axi_control Mu_seq2_0_downsample_1_2           | register  | offset   | offset=0x404, range=32 |
| Mu_seq2_1_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_1_conv1_0_1              | s_axi_control Mu_seq2_1_conv1_0_1_1              | register  | offset   | offset=0x40c, range=32 |
| Mu_seq2_1_conv1_0_1              | s_axi_control Mu_seq2_1_conv1_0_1_2              | register  | offset   | offset=0x410, range=32 |
| Mu_seq2_1_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_1_conv1_1                | s_axi_control Mu_seq2_1_conv1_1_1                | register  | offset   | offset=0x418, range=32 |
| Mu_seq2_1_conv1_1                | s_axi_control Mu_seq2_1_conv1_1_2                | register  | offset   | offset=0x41c, range=32 |
| Mu_seq2_1_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_1_conv2_0_1              | s_axi_control Mu_seq2_1_conv2_0_1_1              | register  | offset   | offset=0x424, range=32 |
| Mu_seq2_1_conv2_0_1              | s_axi_control Mu_seq2_1_conv2_0_1_2              | register  | offset   | offset=0x428, range=32 |
| Mu_seq2_1_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_1_conv2_1                | s_axi_control Mu_seq2_1_conv2_1_1                | register  | offset   | offset=0x430, range=32 |
| Mu_seq2_1_conv2_1                | s_axi_control Mu_seq2_1_conv2_1_2                | register  | offset   | offset=0x434, range=32 |
| Var_seq2_0_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_0_conv1_0_1             | s_axi_control Var_seq2_0_conv1_0_1_1             | register  | offset   | offset=0x43c, range=32 |
| Var_seq2_0_conv1_0_1             | s_axi_control Var_seq2_0_conv1_0_1_2             | register  | offset   | offset=0x440, range=32 |
| Var_seq2_0_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_0_conv1_1               | s_axi_control Var_seq2_0_conv1_1_1               | register  | offset   | offset=0x448, range=32 |
| Var_seq2_0_conv1_1               | s_axi_control Var_seq2_0_conv1_1_2               | register  | offset   | offset=0x44c, range=32 |
| Var_seq2_0_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_0_conv2_0_1             | s_axi_control Var_seq2_0_conv2_0_1_1             | register  | offset   | offset=0x454, range=32 |
| Var_seq2_0_conv2_0_1             | s_axi_control Var_seq2_0_conv2_0_1_2             | register  | offset   | offset=0x458, range=32 |
| Var_seq2_0_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_0_conv2_1               | s_axi_control Var_seq2_0_conv2_1_1               | register  | offset   | offset=0x460, range=32 |
| Var_seq2_0_conv2_1               | s_axi_control Var_seq2_0_conv2_1_2               | register  | offset   | offset=0x464, range=32 |
| Var_seq2_0_downsample_1          | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_0_downsample_1          | s_axi_control Var_seq2_0_downsample_1_1          | register  | offset   | offset=0x46c, range=32 |
| Var_seq2_0_downsample_1          | s_axi_control Var_seq2_0_downsample_1_2          | register  | offset   | offset=0x470, range=32 |
| Var_seq2_1_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_1_conv1_0_1             | s_axi_control Var_seq2_1_conv1_0_1_1             | register  | offset   | offset=0x478, range=32 |
| Var_seq2_1_conv1_0_1             | s_axi_control Var_seq2_1_conv1_0_1_2             | register  | offset   | offset=0x47c, range=32 |
| Var_seq2_1_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_1_conv1_1               | s_axi_control Var_seq2_1_conv1_1_1               | register  | offset   | offset=0x484, range=32 |
| Var_seq2_1_conv1_1               | s_axi_control Var_seq2_1_conv1_1_2               | register  | offset   | offset=0x488, range=32 |
| Var_seq2_1_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_1_conv2_0_1             | s_axi_control Var_seq2_1_conv2_0_1_1             | register  | offset   | offset=0x490, range=32 |
| Var_seq2_1_conv2_0_1             | s_axi_control Var_seq2_1_conv2_0_1_2             | register  | offset   | offset=0x494, range=32 |
| Var_seq2_1_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_1_conv2_1               | s_axi_control Var_seq2_1_conv2_1_1               | register  | offset   | offset=0x49c, range=32 |
| Var_seq2_1_conv2_1               | s_axi_control Var_seq2_1_conv2_1_2               | register  | offset   | offset=0x4a0, range=32 |
| Gamma_seq2_0_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_0_conv1_0_1           | s_axi_control Gamma_seq2_0_conv1_0_1_1           | register  | offset   | offset=0x4a8, range=32 |
| Gamma_seq2_0_conv1_0_1           | s_axi_control Gamma_seq2_0_conv1_0_1_2           | register  | offset   | offset=0x4ac, range=32 |
| Gamma_seq2_0_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_0_conv1_1             | s_axi_control Gamma_seq2_0_conv1_1_1             | register  | offset   | offset=0x4b4, range=32 |
| Gamma_seq2_0_conv1_1             | s_axi_control Gamma_seq2_0_conv1_1_2             | register  | offset   | offset=0x4b8, range=32 |
| Gamma_seq2_0_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_0_conv2_0_1           | s_axi_control Gamma_seq2_0_conv2_0_1_1           | register  | offset   | offset=0x4c0, range=32 |
| Gamma_seq2_0_conv2_0_1           | s_axi_control Gamma_seq2_0_conv2_0_1_2           | register  | offset   | offset=0x4c4, range=32 |
| Gamma_seq2_0_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_0_conv2_1             | s_axi_control Gamma_seq2_0_conv2_1_1             | register  | offset   | offset=0x4cc, range=32 |
| Gamma_seq2_0_conv2_1             | s_axi_control Gamma_seq2_0_conv2_1_2             | register  | offset   | offset=0x4d0, range=32 |
| Gamma_seq2_0_downsample_1        | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_0_downsample_1        | s_axi_control Gamma_seq2_0_downsample_1_1        | register  | offset   | offset=0x4d8, range=32 |
| Gamma_seq2_0_downsample_1        | s_axi_control Gamma_seq2_0_downsample_1_2        | register  | offset   | offset=0x4dc, range=32 |
| Gamma_seq2_1_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_1_conv1_0_1           | s_axi_control Gamma_seq2_1_conv1_0_1_1           | register  | offset   | offset=0x4e4, range=32 |
| Gamma_seq2_1_conv1_0_1           | s_axi_control Gamma_seq2_1_conv1_0_1_2           | register  | offset   | offset=0x4e8, range=32 |
| Gamma_seq2_1_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_1_conv1_1             | s_axi_control Gamma_seq2_1_conv1_1_1             | register  | offset   | offset=0x4f0, range=32 |
| Gamma_seq2_1_conv1_1             | s_axi_control Gamma_seq2_1_conv1_1_2             | register  | offset   | offset=0x4f4, range=32 |
| Gamma_seq2_1_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_1_conv2_0_1           | s_axi_control Gamma_seq2_1_conv2_0_1_1           | register  | offset   | offset=0x4fc, range=32 |
| Gamma_seq2_1_conv2_0_1           | s_axi_control Gamma_seq2_1_conv2_0_1_2           | register  | offset   | offset=0x500, range=32 |
| Gamma_seq2_1_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_1_conv2_1             | s_axi_control Gamma_seq2_1_conv2_1_1             | register  | offset   | offset=0x508, range=32 |
| Gamma_seq2_1_conv2_1             | s_axi_control Gamma_seq2_1_conv2_1_2             | register  | offset   | offset=0x50c, range=32 |
| Bias_seq2_0_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_0_conv1_0_1            | s_axi_control Bias_seq2_0_conv1_0_1_1            | register  | offset   | offset=0x514, range=32 |
| Bias_seq2_0_conv1_0_1            | s_axi_control Bias_seq2_0_conv1_0_1_2            | register  | offset   | offset=0x518, range=32 |
| Bias_seq2_0_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_0_conv1_1              | s_axi_control Bias_seq2_0_conv1_1_1              | register  | offset   | offset=0x520, range=32 |
| Bias_seq2_0_conv1_1              | s_axi_control Bias_seq2_0_conv1_1_2              | register  | offset   | offset=0x524, range=32 |
| Bias_seq2_0_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_0_conv2_0_1            | s_axi_control Bias_seq2_0_conv2_0_1_1            | register  | offset   | offset=0x52c, range=32 |
| Bias_seq2_0_conv2_0_1            | s_axi_control Bias_seq2_0_conv2_0_1_2            | register  | offset   | offset=0x530, range=32 |
| Bias_seq2_0_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_0_conv2_1              | s_axi_control Bias_seq2_0_conv2_1_1              | register  | offset   | offset=0x538, range=32 |
| Bias_seq2_0_conv2_1              | s_axi_control Bias_seq2_0_conv2_1_2              | register  | offset   | offset=0x53c, range=32 |
| Bias_seq2_0_downsample_1         | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_0_downsample_1         | s_axi_control Bias_seq2_0_downsample_1_1         | register  | offset   | offset=0x544, range=32 |
| Bias_seq2_0_downsample_1         | s_axi_control Bias_seq2_0_downsample_1_2         | register  | offset   | offset=0x548, range=32 |
| Bias_seq2_1_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_1_conv1_0_1            | s_axi_control Bias_seq2_1_conv1_0_1_1            | register  | offset   | offset=0x550, range=32 |
| Bias_seq2_1_conv1_0_1            | s_axi_control Bias_seq2_1_conv1_0_1_2            | register  | offset   | offset=0x554, range=32 |
| Bias_seq2_1_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_1_conv1_1              | s_axi_control Bias_seq2_1_conv1_1_1              | register  | offset   | offset=0x55c, range=32 |
| Bias_seq2_1_conv1_1              | s_axi_control Bias_seq2_1_conv1_1_2              | register  | offset   | offset=0x560, range=32 |
| Bias_seq2_1_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_1_conv2_0_1            | s_axi_control Bias_seq2_1_conv2_0_1_1            | register  | offset   | offset=0x568, range=32 |
| Bias_seq2_1_conv2_0_1            | s_axi_control Bias_seq2_1_conv2_0_1_2            | register  | offset   | offset=0x56c, range=32 |
| Bias_seq2_1_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_1_conv2_1              | s_axi_control Bias_seq2_1_conv2_1_1              | register  | offset   | offset=0x574, range=32 |
| Bias_seq2_1_conv2_1              | s_axi_control Bias_seq2_1_conv2_1_2              | register  | offset   | offset=0x578, range=32 |
| Kernel_seq3_0_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv1_0_0          | s_axi_control Kernel_seq3_0_conv1_0_0_1          | register  | offset   | offset=0x580, range=32 |
| Kernel_seq3_0_conv1_0_0          | s_axi_control Kernel_seq3_0_conv1_0_0_2          | register  | offset   | offset=0x584, range=32 |
| Kernel_seq3_0_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv1_0_3          | s_axi_control Kernel_seq3_0_conv1_0_3_1          | register  | offset   | offset=0x58c, range=32 |
| Kernel_seq3_0_conv1_0_3          | s_axi_control Kernel_seq3_0_conv1_0_3_2          | register  | offset   | offset=0x590, range=32 |
| Kernel_seq3_0_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv2_0_0          | s_axi_control Kernel_seq3_0_conv2_0_0_1          | register  | offset   | offset=0x598, range=32 |
| Kernel_seq3_0_conv2_0_0          | s_axi_control Kernel_seq3_0_conv2_0_0_2          | register  | offset   | offset=0x59c, range=32 |
| Kernel_seq3_0_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv2_0_3          | s_axi_control Kernel_seq3_0_conv2_0_3_1          | register  | offset   | offset=0x5a4, range=32 |
| Kernel_seq3_0_conv2_0_3          | s_axi_control Kernel_seq3_0_conv2_0_3_2          | register  | offset   | offset=0x5a8, range=32 |
| Kernel_seq3_0_downsample_0       | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_downsample_0       | s_axi_control Kernel_seq3_0_downsample_0_1       | register  | offset   | offset=0x5b0, range=32 |
| Kernel_seq3_0_downsample_0       | s_axi_control Kernel_seq3_0_downsample_0_2       | register  | offset   | offset=0x5b4, range=32 |
| Kernel_seq3_1_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv1_0_0          | s_axi_control Kernel_seq3_1_conv1_0_0_1          | register  | offset   | offset=0x5bc, range=32 |
| Kernel_seq3_1_conv1_0_0          | s_axi_control Kernel_seq3_1_conv1_0_0_2          | register  | offset   | offset=0x5c0, range=32 |
| Kernel_seq3_1_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv1_0_3          | s_axi_control Kernel_seq3_1_conv1_0_3_1          | register  | offset   | offset=0x5c8, range=32 |
| Kernel_seq3_1_conv1_0_3          | s_axi_control Kernel_seq3_1_conv1_0_3_2          | register  | offset   | offset=0x5cc, range=32 |
| Kernel_seq3_1_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv2_0_0          | s_axi_control Kernel_seq3_1_conv2_0_0_1          | register  | offset   | offset=0x5d4, range=32 |
| Kernel_seq3_1_conv2_0_0          | s_axi_control Kernel_seq3_1_conv2_0_0_2          | register  | offset   | offset=0x5d8, range=32 |
| Kernel_seq3_1_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv2_0_3          | s_axi_control Kernel_seq3_1_conv2_0_3_1          | register  | offset   | offset=0x5e0, range=32 |
| Kernel_seq3_1_conv2_0_3          | s_axi_control Kernel_seq3_1_conv2_0_3_2          | register  | offset   | offset=0x5e4, range=32 |
| Kernel_seq3_0_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv1_0_0_scale    | s_axi_control Kernel_seq3_0_conv1_0_0_scale_1    | register  | offset   | offset=0x5ec, range=32 |
| Kernel_seq3_0_conv1_0_0_scale    | s_axi_control Kernel_seq3_0_conv1_0_0_scale_2    | register  | offset   | offset=0x5f0, range=32 |
| Kernel_seq3_0_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv1_0_3_scale    | s_axi_control Kernel_seq3_0_conv1_0_3_scale_1    | register  | offset   | offset=0x5f8, range=32 |
| Kernel_seq3_0_conv1_0_3_scale    | s_axi_control Kernel_seq3_0_conv1_0_3_scale_2    | register  | offset   | offset=0x5fc, range=32 |
| Kernel_seq3_0_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv2_0_0_scale    | s_axi_control Kernel_seq3_0_conv2_0_0_scale_1    | register  | offset   | offset=0x604, range=32 |
| Kernel_seq3_0_conv2_0_0_scale    | s_axi_control Kernel_seq3_0_conv2_0_0_scale_2    | register  | offset   | offset=0x608, range=32 |
| Kernel_seq3_0_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv2_0_3_scale    | s_axi_control Kernel_seq3_0_conv2_0_3_scale_1    | register  | offset   | offset=0x610, range=32 |
| Kernel_seq3_0_conv2_0_3_scale    | s_axi_control Kernel_seq3_0_conv2_0_3_scale_2    | register  | offset   | offset=0x614, range=32 |
| Kernel_seq3_0_downsample_0_scale | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_downsample_0_scale | s_axi_control Kernel_seq3_0_downsample_0_scale_1 | register  | offset   | offset=0x61c, range=32 |
| Kernel_seq3_0_downsample_0_scale | s_axi_control Kernel_seq3_0_downsample_0_scale_2 | register  | offset   | offset=0x620, range=32 |
| Kernel_seq3_1_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv1_0_0_scale    | s_axi_control Kernel_seq3_1_conv1_0_0_scale_1    | register  | offset   | offset=0x628, range=32 |
| Kernel_seq3_1_conv1_0_0_scale    | s_axi_control Kernel_seq3_1_conv1_0_0_scale_2    | register  | offset   | offset=0x62c, range=32 |
| Kernel_seq3_1_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv1_0_3_scale    | s_axi_control Kernel_seq3_1_conv1_0_3_scale_1    | register  | offset   | offset=0x634, range=32 |
| Kernel_seq3_1_conv1_0_3_scale    | s_axi_control Kernel_seq3_1_conv1_0_3_scale_2    | register  | offset   | offset=0x638, range=32 |
| Kernel_seq3_1_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv2_0_0_scale    | s_axi_control Kernel_seq3_1_conv2_0_0_scale_1    | register  | offset   | offset=0x640, range=32 |
| Kernel_seq3_1_conv2_0_0_scale    | s_axi_control Kernel_seq3_1_conv2_0_0_scale_2    | register  | offset   | offset=0x644, range=32 |
| Kernel_seq3_1_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv2_0_3_scale    | s_axi_control Kernel_seq3_1_conv2_0_3_scale_1    | register  | offset   | offset=0x64c, range=32 |
| Kernel_seq3_1_conv2_0_3_scale    | s_axi_control Kernel_seq3_1_conv2_0_3_scale_2    | register  | offset   | offset=0x650, range=32 |
| Mu_seq3_0_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_0_conv1_0_1              | s_axi_control Mu_seq3_0_conv1_0_1_1              | register  | offset   | offset=0x658, range=32 |
| Mu_seq3_0_conv1_0_1              | s_axi_control Mu_seq3_0_conv1_0_1_2              | register  | offset   | offset=0x65c, range=32 |
| Mu_seq3_0_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_0_conv1_1                | s_axi_control Mu_seq3_0_conv1_1_1                | register  | offset   | offset=0x664, range=32 |
| Mu_seq3_0_conv1_1                | s_axi_control Mu_seq3_0_conv1_1_2                | register  | offset   | offset=0x668, range=32 |
| Mu_seq3_0_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_0_conv2_0_1              | s_axi_control Mu_seq3_0_conv2_0_1_1              | register  | offset   | offset=0x670, range=32 |
| Mu_seq3_0_conv2_0_1              | s_axi_control Mu_seq3_0_conv2_0_1_2              | register  | offset   | offset=0x674, range=32 |
| Mu_seq3_0_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_0_conv2_1                | s_axi_control Mu_seq3_0_conv2_1_1                | register  | offset   | offset=0x67c, range=32 |
| Mu_seq3_0_conv2_1                | s_axi_control Mu_seq3_0_conv2_1_2                | register  | offset   | offset=0x680, range=32 |
| Mu_seq3_0_downsample_1           | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_0_downsample_1           | s_axi_control Mu_seq3_0_downsample_1_1           | register  | offset   | offset=0x688, range=32 |
| Mu_seq3_0_downsample_1           | s_axi_control Mu_seq3_0_downsample_1_2           | register  | offset   | offset=0x68c, range=32 |
| Mu_seq3_1_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_1_conv1_0_1              | s_axi_control Mu_seq3_1_conv1_0_1_1              | register  | offset   | offset=0x694, range=32 |
| Mu_seq3_1_conv1_0_1              | s_axi_control Mu_seq3_1_conv1_0_1_2              | register  | offset   | offset=0x698, range=32 |
| Mu_seq3_1_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_1_conv1_1                | s_axi_control Mu_seq3_1_conv1_1_1                | register  | offset   | offset=0x6a0, range=32 |
| Mu_seq3_1_conv1_1                | s_axi_control Mu_seq3_1_conv1_1_2                | register  | offset   | offset=0x6a4, range=32 |
| Mu_seq3_1_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_1_conv2_0_1              | s_axi_control Mu_seq3_1_conv2_0_1_1              | register  | offset   | offset=0x6ac, range=32 |
| Mu_seq3_1_conv2_0_1              | s_axi_control Mu_seq3_1_conv2_0_1_2              | register  | offset   | offset=0x6b0, range=32 |
| Mu_seq3_1_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_1_conv2_1                | s_axi_control Mu_seq3_1_conv2_1_1                | register  | offset   | offset=0x6b8, range=32 |
| Mu_seq3_1_conv2_1                | s_axi_control Mu_seq3_1_conv2_1_2                | register  | offset   | offset=0x6bc, range=32 |
| Var_seq3_0_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_0_conv1_0_1             | s_axi_control Var_seq3_0_conv1_0_1_1             | register  | offset   | offset=0x6c4, range=32 |
| Var_seq3_0_conv1_0_1             | s_axi_control Var_seq3_0_conv1_0_1_2             | register  | offset   | offset=0x6c8, range=32 |
| Var_seq3_0_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_0_conv1_1               | s_axi_control Var_seq3_0_conv1_1_1               | register  | offset   | offset=0x6d0, range=32 |
| Var_seq3_0_conv1_1               | s_axi_control Var_seq3_0_conv1_1_2               | register  | offset   | offset=0x6d4, range=32 |
| Var_seq3_0_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_0_conv2_0_1             | s_axi_control Var_seq3_0_conv2_0_1_1             | register  | offset   | offset=0x6dc, range=32 |
| Var_seq3_0_conv2_0_1             | s_axi_control Var_seq3_0_conv2_0_1_2             | register  | offset   | offset=0x6e0, range=32 |
| Var_seq3_0_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_0_conv2_1               | s_axi_control Var_seq3_0_conv2_1_1               | register  | offset   | offset=0x6e8, range=32 |
| Var_seq3_0_conv2_1               | s_axi_control Var_seq3_0_conv2_1_2               | register  | offset   | offset=0x6ec, range=32 |
| Var_seq3_0_downsample_1          | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_0_downsample_1          | s_axi_control Var_seq3_0_downsample_1_1          | register  | offset   | offset=0x6f4, range=32 |
| Var_seq3_0_downsample_1          | s_axi_control Var_seq3_0_downsample_1_2          | register  | offset   | offset=0x6f8, range=32 |
| Var_seq3_1_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_1_conv1_0_1             | s_axi_control Var_seq3_1_conv1_0_1_1             | register  | offset   | offset=0x700, range=32 |
| Var_seq3_1_conv1_0_1             | s_axi_control Var_seq3_1_conv1_0_1_2             | register  | offset   | offset=0x704, range=32 |
| Var_seq3_1_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_1_conv1_1               | s_axi_control Var_seq3_1_conv1_1_1               | register  | offset   | offset=0x70c, range=32 |
| Var_seq3_1_conv1_1               | s_axi_control Var_seq3_1_conv1_1_2               | register  | offset   | offset=0x710, range=32 |
| Var_seq3_1_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_1_conv2_0_1             | s_axi_control Var_seq3_1_conv2_0_1_1             | register  | offset   | offset=0x718, range=32 |
| Var_seq3_1_conv2_0_1             | s_axi_control Var_seq3_1_conv2_0_1_2             | register  | offset   | offset=0x71c, range=32 |
| Var_seq3_1_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_1_conv2_1               | s_axi_control Var_seq3_1_conv2_1_1               | register  | offset   | offset=0x724, range=32 |
| Var_seq3_1_conv2_1               | s_axi_control Var_seq3_1_conv2_1_2               | register  | offset   | offset=0x728, range=32 |
| Gamma_seq3_0_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_0_conv1_0_1           | s_axi_control Gamma_seq3_0_conv1_0_1_1           | register  | offset   | offset=0x730, range=32 |
| Gamma_seq3_0_conv1_0_1           | s_axi_control Gamma_seq3_0_conv1_0_1_2           | register  | offset   | offset=0x734, range=32 |
| Gamma_seq3_0_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_0_conv1_1             | s_axi_control Gamma_seq3_0_conv1_1_1             | register  | offset   | offset=0x73c, range=32 |
| Gamma_seq3_0_conv1_1             | s_axi_control Gamma_seq3_0_conv1_1_2             | register  | offset   | offset=0x740, range=32 |
| Gamma_seq3_0_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_0_conv2_0_1           | s_axi_control Gamma_seq3_0_conv2_0_1_1           | register  | offset   | offset=0x748, range=32 |
| Gamma_seq3_0_conv2_0_1           | s_axi_control Gamma_seq3_0_conv2_0_1_2           | register  | offset   | offset=0x74c, range=32 |
| Gamma_seq3_0_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_0_conv2_1             | s_axi_control Gamma_seq3_0_conv2_1_1             | register  | offset   | offset=0x754, range=32 |
| Gamma_seq3_0_conv2_1             | s_axi_control Gamma_seq3_0_conv2_1_2             | register  | offset   | offset=0x758, range=32 |
| Gamma_seq3_0_downsample_1        | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_0_downsample_1        | s_axi_control Gamma_seq3_0_downsample_1_1        | register  | offset   | offset=0x760, range=32 |
| Gamma_seq3_0_downsample_1        | s_axi_control Gamma_seq3_0_downsample_1_2        | register  | offset   | offset=0x764, range=32 |
| Gamma_seq3_1_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_1_conv1_0_1           | s_axi_control Gamma_seq3_1_conv1_0_1_1           | register  | offset   | offset=0x76c, range=32 |
| Gamma_seq3_1_conv1_0_1           | s_axi_control Gamma_seq3_1_conv1_0_1_2           | register  | offset   | offset=0x770, range=32 |
| Gamma_seq3_1_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_1_conv1_1             | s_axi_control Gamma_seq3_1_conv1_1_1             | register  | offset   | offset=0x778, range=32 |
| Gamma_seq3_1_conv1_1             | s_axi_control Gamma_seq3_1_conv1_1_2             | register  | offset   | offset=0x77c, range=32 |
| Gamma_seq3_1_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_1_conv2_0_1           | s_axi_control Gamma_seq3_1_conv2_0_1_1           | register  | offset   | offset=0x784, range=32 |
| Gamma_seq3_1_conv2_0_1           | s_axi_control Gamma_seq3_1_conv2_0_1_2           | register  | offset   | offset=0x788, range=32 |
| Gamma_seq3_1_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_1_conv2_1             | s_axi_control Gamma_seq3_1_conv2_1_1             | register  | offset   | offset=0x790, range=32 |
| Gamma_seq3_1_conv2_1             | s_axi_control Gamma_seq3_1_conv2_1_2             | register  | offset   | offset=0x794, range=32 |
| Bias_seq3_0_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_0_conv1_0_1            | s_axi_control Bias_seq3_0_conv1_0_1_1            | register  | offset   | offset=0x79c, range=32 |
| Bias_seq3_0_conv1_0_1            | s_axi_control Bias_seq3_0_conv1_0_1_2            | register  | offset   | offset=0x7a0, range=32 |
| Bias_seq3_0_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_0_conv1_1              | s_axi_control Bias_seq3_0_conv1_1_1              | register  | offset   | offset=0x7a8, range=32 |
| Bias_seq3_0_conv1_1              | s_axi_control Bias_seq3_0_conv1_1_2              | register  | offset   | offset=0x7ac, range=32 |
| Bias_seq3_0_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_0_conv2_0_1            | s_axi_control Bias_seq3_0_conv2_0_1_1            | register  | offset   | offset=0x7b4, range=32 |
| Bias_seq3_0_conv2_0_1            | s_axi_control Bias_seq3_0_conv2_0_1_2            | register  | offset   | offset=0x7b8, range=32 |
| Bias_seq3_0_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_0_conv2_1              | s_axi_control Bias_seq3_0_conv2_1_1              | register  | offset   | offset=0x7c0, range=32 |
| Bias_seq3_0_conv2_1              | s_axi_control Bias_seq3_0_conv2_1_2              | register  | offset   | offset=0x7c4, range=32 |
| Bias_seq3_0_downsample_1         | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_0_downsample_1         | s_axi_control Bias_seq3_0_downsample_1_1         | register  | offset   | offset=0x7cc, range=32 |
| Bias_seq3_0_downsample_1         | s_axi_control Bias_seq3_0_downsample_1_2         | register  | offset   | offset=0x7d0, range=32 |
| Bias_seq3_1_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_1_conv1_0_1            | s_axi_control Bias_seq3_1_conv1_0_1_1            | register  | offset   | offset=0x7d8, range=32 |
| Bias_seq3_1_conv1_0_1            | s_axi_control Bias_seq3_1_conv1_0_1_2            | register  | offset   | offset=0x7dc, range=32 |
| Bias_seq3_1_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_1_conv1_1              | s_axi_control Bias_seq3_1_conv1_1_1              | register  | offset   | offset=0x7e4, range=32 |
| Bias_seq3_1_conv1_1              | s_axi_control Bias_seq3_1_conv1_1_2              | register  | offset   | offset=0x7e8, range=32 |
| Bias_seq3_1_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_1_conv2_0_1            | s_axi_control Bias_seq3_1_conv2_0_1_1            | register  | offset   | offset=0x7f0, range=32 |
| Bias_seq3_1_conv2_0_1            | s_axi_control Bias_seq3_1_conv2_0_1_2            | register  | offset   | offset=0x7f4, range=32 |
| Bias_seq3_1_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_1_conv2_1              | s_axi_control Bias_seq3_1_conv2_1_1              | register  | offset   | offset=0x7fc, range=32 |
| Bias_seq3_1_conv2_1              | s_axi_control Bias_seq3_1_conv2_1_2              | register  | offset   | offset=0x800, range=32 |
| Kernel_seq4_0_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv1_0_0          | s_axi_control Kernel_seq4_0_conv1_0_0_1          | register  | offset   | offset=0x808, range=32 |
| Kernel_seq4_0_conv1_0_0          | s_axi_control Kernel_seq4_0_conv1_0_0_2          | register  | offset   | offset=0x80c, range=32 |
| Kernel_seq4_0_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv1_0_3          | s_axi_control Kernel_seq4_0_conv1_0_3_1          | register  | offset   | offset=0x814, range=32 |
| Kernel_seq4_0_conv1_0_3          | s_axi_control Kernel_seq4_0_conv1_0_3_2          | register  | offset   | offset=0x818, range=32 |
| Kernel_seq4_0_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv2_0_0          | s_axi_control Kernel_seq4_0_conv2_0_0_1          | register  | offset   | offset=0x820, range=32 |
| Kernel_seq4_0_conv2_0_0          | s_axi_control Kernel_seq4_0_conv2_0_0_2          | register  | offset   | offset=0x824, range=32 |
| Kernel_seq4_0_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv2_0_3          | s_axi_control Kernel_seq4_0_conv2_0_3_1          | register  | offset   | offset=0x82c, range=32 |
| Kernel_seq4_0_conv2_0_3          | s_axi_control Kernel_seq4_0_conv2_0_3_2          | register  | offset   | offset=0x830, range=32 |
| Kernel_seq4_0_downsample_0       | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_downsample_0       | s_axi_control Kernel_seq4_0_downsample_0_1       | register  | offset   | offset=0x838, range=32 |
| Kernel_seq4_0_downsample_0       | s_axi_control Kernel_seq4_0_downsample_0_2       | register  | offset   | offset=0x83c, range=32 |
| Kernel_seq4_1_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv1_0_0          | s_axi_control Kernel_seq4_1_conv1_0_0_1          | register  | offset   | offset=0x844, range=32 |
| Kernel_seq4_1_conv1_0_0          | s_axi_control Kernel_seq4_1_conv1_0_0_2          | register  | offset   | offset=0x848, range=32 |
| Kernel_seq4_1_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv1_0_3          | s_axi_control Kernel_seq4_1_conv1_0_3_1          | register  | offset   | offset=0x850, range=32 |
| Kernel_seq4_1_conv1_0_3          | s_axi_control Kernel_seq4_1_conv1_0_3_2          | register  | offset   | offset=0x854, range=32 |
| Kernel_seq4_1_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv2_0_0          | s_axi_control Kernel_seq4_1_conv2_0_0_1          | register  | offset   | offset=0x85c, range=32 |
| Kernel_seq4_1_conv2_0_0          | s_axi_control Kernel_seq4_1_conv2_0_0_2          | register  | offset   | offset=0x860, range=32 |
| Kernel_seq4_1_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv2_0_3          | s_axi_control Kernel_seq4_1_conv2_0_3_1          | register  | offset   | offset=0x868, range=32 |
| Kernel_seq4_1_conv2_0_3          | s_axi_control Kernel_seq4_1_conv2_0_3_2          | register  | offset   | offset=0x86c, range=32 |
| Kernel_seq4_0_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv1_0_0_scale    | s_axi_control Kernel_seq4_0_conv1_0_0_scale_1    | register  | offset   | offset=0x874, range=32 |
| Kernel_seq4_0_conv1_0_0_scale    | s_axi_control Kernel_seq4_0_conv1_0_0_scale_2    | register  | offset   | offset=0x878, range=32 |
| Kernel_seq4_0_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv1_0_3_scale    | s_axi_control Kernel_seq4_0_conv1_0_3_scale_1    | register  | offset   | offset=0x880, range=32 |
| Kernel_seq4_0_conv1_0_3_scale    | s_axi_control Kernel_seq4_0_conv1_0_3_scale_2    | register  | offset   | offset=0x884, range=32 |
| Kernel_seq4_0_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv2_0_0_scale    | s_axi_control Kernel_seq4_0_conv2_0_0_scale_1    | register  | offset   | offset=0x88c, range=32 |
| Kernel_seq4_0_conv2_0_0_scale    | s_axi_control Kernel_seq4_0_conv2_0_0_scale_2    | register  | offset   | offset=0x890, range=32 |
| Kernel_seq4_0_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv2_0_3_scale    | s_axi_control Kernel_seq4_0_conv2_0_3_scale_1    | register  | offset   | offset=0x898, range=32 |
| Kernel_seq4_0_conv2_0_3_scale    | s_axi_control Kernel_seq4_0_conv2_0_3_scale_2    | register  | offset   | offset=0x89c, range=32 |
| Kernel_seq4_0_downsample_0_scale | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_downsample_0_scale | s_axi_control Kernel_seq4_0_downsample_0_scale_1 | register  | offset   | offset=0x8a4, range=32 |
| Kernel_seq4_0_downsample_0_scale | s_axi_control Kernel_seq4_0_downsample_0_scale_2 | register  | offset   | offset=0x8a8, range=32 |
| Kernel_seq4_1_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv1_0_0_scale    | s_axi_control Kernel_seq4_1_conv1_0_0_scale_1    | register  | offset   | offset=0x8b0, range=32 |
| Kernel_seq4_1_conv1_0_0_scale    | s_axi_control Kernel_seq4_1_conv1_0_0_scale_2    | register  | offset   | offset=0x8b4, range=32 |
| Kernel_seq4_1_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv1_0_3_scale    | s_axi_control Kernel_seq4_1_conv1_0_3_scale_1    | register  | offset   | offset=0x8bc, range=32 |
| Kernel_seq4_1_conv1_0_3_scale    | s_axi_control Kernel_seq4_1_conv1_0_3_scale_2    | register  | offset   | offset=0x8c0, range=32 |
| Kernel_seq4_1_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv2_0_0_scale    | s_axi_control Kernel_seq4_1_conv2_0_0_scale_1    | register  | offset   | offset=0x8c8, range=32 |
| Kernel_seq4_1_conv2_0_0_scale    | s_axi_control Kernel_seq4_1_conv2_0_0_scale_2    | register  | offset   | offset=0x8cc, range=32 |
| Kernel_seq4_1_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv2_0_3_scale    | s_axi_control Kernel_seq4_1_conv2_0_3_scale_1    | register  | offset   | offset=0x8d4, range=32 |
| Kernel_seq4_1_conv2_0_3_scale    | s_axi_control Kernel_seq4_1_conv2_0_3_scale_2    | register  | offset   | offset=0x8d8, range=32 |
| Mu_seq4_0_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_0_conv1_0_1              | s_axi_control Mu_seq4_0_conv1_0_1_1              | register  | offset   | offset=0x8e0, range=32 |
| Mu_seq4_0_conv1_0_1              | s_axi_control Mu_seq4_0_conv1_0_1_2              | register  | offset   | offset=0x8e4, range=32 |
| Mu_seq4_0_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_0_conv1_1                | s_axi_control Mu_seq4_0_conv1_1_1                | register  | offset   | offset=0x8ec, range=32 |
| Mu_seq4_0_conv1_1                | s_axi_control Mu_seq4_0_conv1_1_2                | register  | offset   | offset=0x8f0, range=32 |
| Mu_seq4_0_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_0_conv2_0_1              | s_axi_control Mu_seq4_0_conv2_0_1_1              | register  | offset   | offset=0x8f8, range=32 |
| Mu_seq4_0_conv2_0_1              | s_axi_control Mu_seq4_0_conv2_0_1_2              | register  | offset   | offset=0x8fc, range=32 |
| Mu_seq4_0_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_0_conv2_1                | s_axi_control Mu_seq4_0_conv2_1_1                | register  | offset   | offset=0x904, range=32 |
| Mu_seq4_0_conv2_1                | s_axi_control Mu_seq4_0_conv2_1_2                | register  | offset   | offset=0x908, range=32 |
| Mu_seq4_0_downsample_1           | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_0_downsample_1           | s_axi_control Mu_seq4_0_downsample_1_1           | register  | offset   | offset=0x910, range=32 |
| Mu_seq4_0_downsample_1           | s_axi_control Mu_seq4_0_downsample_1_2           | register  | offset   | offset=0x914, range=32 |
| Mu_seq4_1_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_1_conv1_0_1              | s_axi_control Mu_seq4_1_conv1_0_1_1              | register  | offset   | offset=0x91c, range=32 |
| Mu_seq4_1_conv1_0_1              | s_axi_control Mu_seq4_1_conv1_0_1_2              | register  | offset   | offset=0x920, range=32 |
| Mu_seq4_1_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_1_conv1_1                | s_axi_control Mu_seq4_1_conv1_1_1                | register  | offset   | offset=0x928, range=32 |
| Mu_seq4_1_conv1_1                | s_axi_control Mu_seq4_1_conv1_1_2                | register  | offset   | offset=0x92c, range=32 |
| Mu_seq4_1_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_1_conv2_0_1              | s_axi_control Mu_seq4_1_conv2_0_1_1              | register  | offset   | offset=0x934, range=32 |
| Mu_seq4_1_conv2_0_1              | s_axi_control Mu_seq4_1_conv2_0_1_2              | register  | offset   | offset=0x938, range=32 |
| Mu_seq4_1_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_1_conv2_1                | s_axi_control Mu_seq4_1_conv2_1_1                | register  | offset   | offset=0x940, range=32 |
| Mu_seq4_1_conv2_1                | s_axi_control Mu_seq4_1_conv2_1_2                | register  | offset   | offset=0x944, range=32 |
| Var_seq4_0_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_0_conv1_0_1             | s_axi_control Var_seq4_0_conv1_0_1_1             | register  | offset   | offset=0x94c, range=32 |
| Var_seq4_0_conv1_0_1             | s_axi_control Var_seq4_0_conv1_0_1_2             | register  | offset   | offset=0x950, range=32 |
| Var_seq4_0_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_0_conv1_1               | s_axi_control Var_seq4_0_conv1_1_1               | register  | offset   | offset=0x958, range=32 |
| Var_seq4_0_conv1_1               | s_axi_control Var_seq4_0_conv1_1_2               | register  | offset   | offset=0x95c, range=32 |
| Var_seq4_0_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_0_conv2_0_1             | s_axi_control Var_seq4_0_conv2_0_1_1             | register  | offset   | offset=0x964, range=32 |
| Var_seq4_0_conv2_0_1             | s_axi_control Var_seq4_0_conv2_0_1_2             | register  | offset   | offset=0x968, range=32 |
| Var_seq4_0_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_0_conv2_1               | s_axi_control Var_seq4_0_conv2_1_1               | register  | offset   | offset=0x970, range=32 |
| Var_seq4_0_conv2_1               | s_axi_control Var_seq4_0_conv2_1_2               | register  | offset   | offset=0x974, range=32 |
| Var_seq4_0_downsample_1          | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_0_downsample_1          | s_axi_control Var_seq4_0_downsample_1_1          | register  | offset   | offset=0x97c, range=32 |
| Var_seq4_0_downsample_1          | s_axi_control Var_seq4_0_downsample_1_2          | register  | offset   | offset=0x980, range=32 |
| Var_seq4_1_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_1_conv1_0_1             | s_axi_control Var_seq4_1_conv1_0_1_1             | register  | offset   | offset=0x988, range=32 |
| Var_seq4_1_conv1_0_1             | s_axi_control Var_seq4_1_conv1_0_1_2             | register  | offset   | offset=0x98c, range=32 |
| Var_seq4_1_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_1_conv1_1               | s_axi_control Var_seq4_1_conv1_1_1               | register  | offset   | offset=0x994, range=32 |
| Var_seq4_1_conv1_1               | s_axi_control Var_seq4_1_conv1_1_2               | register  | offset   | offset=0x998, range=32 |
| Var_seq4_1_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_1_conv2_0_1             | s_axi_control Var_seq4_1_conv2_0_1_1             | register  | offset   | offset=0x9a0, range=32 |
| Var_seq4_1_conv2_0_1             | s_axi_control Var_seq4_1_conv2_0_1_2             | register  | offset   | offset=0x9a4, range=32 |
| Var_seq4_1_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_1_conv2_1               | s_axi_control Var_seq4_1_conv2_1_1               | register  | offset   | offset=0x9ac, range=32 |
| Var_seq4_1_conv2_1               | s_axi_control Var_seq4_1_conv2_1_2               | register  | offset   | offset=0x9b0, range=32 |
| Gamma_seq4_0_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_0_conv1_0_1           | s_axi_control Gamma_seq4_0_conv1_0_1_1           | register  | offset   | offset=0x9b8, range=32 |
| Gamma_seq4_0_conv1_0_1           | s_axi_control Gamma_seq4_0_conv1_0_1_2           | register  | offset   | offset=0x9bc, range=32 |
| Gamma_seq4_0_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_0_conv1_1             | s_axi_control Gamma_seq4_0_conv1_1_1             | register  | offset   | offset=0x9c4, range=32 |
| Gamma_seq4_0_conv1_1             | s_axi_control Gamma_seq4_0_conv1_1_2             | register  | offset   | offset=0x9c8, range=32 |
| Gamma_seq4_0_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_0_conv2_0_1           | s_axi_control Gamma_seq4_0_conv2_0_1_1           | register  | offset   | offset=0x9d0, range=32 |
| Gamma_seq4_0_conv2_0_1           | s_axi_control Gamma_seq4_0_conv2_0_1_2           | register  | offset   | offset=0x9d4, range=32 |
| Gamma_seq4_0_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_0_conv2_1             | s_axi_control Gamma_seq4_0_conv2_1_1             | register  | offset   | offset=0x9dc, range=32 |
| Gamma_seq4_0_conv2_1             | s_axi_control Gamma_seq4_0_conv2_1_2             | register  | offset   | offset=0x9e0, range=32 |
| Gamma_seq4_0_downsample_1        | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_0_downsample_1        | s_axi_control Gamma_seq4_0_downsample_1_1        | register  | offset   | offset=0x9e8, range=32 |
| Gamma_seq4_0_downsample_1        | s_axi_control Gamma_seq4_0_downsample_1_2        | register  | offset   | offset=0x9ec, range=32 |
| Gamma_seq4_1_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_1_conv1_0_1           | s_axi_control Gamma_seq4_1_conv1_0_1_1           | register  | offset   | offset=0x9f4, range=32 |
| Gamma_seq4_1_conv1_0_1           | s_axi_control Gamma_seq4_1_conv1_0_1_2           | register  | offset   | offset=0x9f8, range=32 |
| Gamma_seq4_1_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_1_conv1_1             | s_axi_control Gamma_seq4_1_conv1_1_1             | register  | offset   | offset=0xa00, range=32 |
| Gamma_seq4_1_conv1_1             | s_axi_control Gamma_seq4_1_conv1_1_2             | register  | offset   | offset=0xa04, range=32 |
| Gamma_seq4_1_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_1_conv2_0_1           | s_axi_control Gamma_seq4_1_conv2_0_1_1           | register  | offset   | offset=0xa0c, range=32 |
| Gamma_seq4_1_conv2_0_1           | s_axi_control Gamma_seq4_1_conv2_0_1_2           | register  | offset   | offset=0xa10, range=32 |
| Gamma_seq4_1_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_1_conv2_1             | s_axi_control Gamma_seq4_1_conv2_1_1             | register  | offset   | offset=0xa18, range=32 |
| Gamma_seq4_1_conv2_1             | s_axi_control Gamma_seq4_1_conv2_1_2             | register  | offset   | offset=0xa1c, range=32 |
| Bias_seq4_0_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_0_conv1_0_1            | s_axi_control Bias_seq4_0_conv1_0_1_1            | register  | offset   | offset=0xa24, range=32 |
| Bias_seq4_0_conv1_0_1            | s_axi_control Bias_seq4_0_conv1_0_1_2            | register  | offset   | offset=0xa28, range=32 |
| Bias_seq4_0_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_0_conv1_1              | s_axi_control Bias_seq4_0_conv1_1_1              | register  | offset   | offset=0xa30, range=32 |
| Bias_seq4_0_conv1_1              | s_axi_control Bias_seq4_0_conv1_1_2              | register  | offset   | offset=0xa34, range=32 |
| Bias_seq4_0_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_0_conv2_0_1            | s_axi_control Bias_seq4_0_conv2_0_1_1            | register  | offset   | offset=0xa3c, range=32 |
| Bias_seq4_0_conv2_0_1            | s_axi_control Bias_seq4_0_conv2_0_1_2            | register  | offset   | offset=0xa40, range=32 |
| Bias_seq4_0_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_0_conv2_1              | s_axi_control Bias_seq4_0_conv2_1_1              | register  | offset   | offset=0xa48, range=32 |
| Bias_seq4_0_conv2_1              | s_axi_control Bias_seq4_0_conv2_1_2              | register  | offset   | offset=0xa4c, range=32 |
| Bias_seq4_0_downsample_1         | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_0_downsample_1         | s_axi_control Bias_seq4_0_downsample_1_1         | register  | offset   | offset=0xa54, range=32 |
| Bias_seq4_0_downsample_1         | s_axi_control Bias_seq4_0_downsample_1_2         | register  | offset   | offset=0xa58, range=32 |
| Bias_seq4_1_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_1_conv1_0_1            | s_axi_control Bias_seq4_1_conv1_0_1_1            | register  | offset   | offset=0xa60, range=32 |
| Bias_seq4_1_conv1_0_1            | s_axi_control Bias_seq4_1_conv1_0_1_2            | register  | offset   | offset=0xa64, range=32 |
| Bias_seq4_1_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_1_conv1_1              | s_axi_control Bias_seq4_1_conv1_1_1              | register  | offset   | offset=0xa6c, range=32 |
| Bias_seq4_1_conv1_1              | s_axi_control Bias_seq4_1_conv1_1_2              | register  | offset   | offset=0xa70, range=32 |
| Bias_seq4_1_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_1_conv2_0_1            | s_axi_control Bias_seq4_1_conv2_0_1_1            | register  | offset   | offset=0xa78, range=32 |
| Bias_seq4_1_conv2_0_1            | s_axi_control Bias_seq4_1_conv2_0_1_2            | register  | offset   | offset=0xa7c, range=32 |
| Bias_seq4_1_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_1_conv2_1              | s_axi_control Bias_seq4_1_conv2_1_1              | register  | offset   | offset=0xa84, range=32 |
| Bias_seq4_1_conv2_1              | s_axi_control Bias_seq4_1_conv2_1_2              | register  | offset   | offset=0xa88, range=32 |
| Kernel_linear                    | m_axi_gmem                                       | interface |          |                        |
| Kernel_linear                    | s_axi_control Kernel_linear_1                    | register  | offset   | offset=0xa90, range=32 |
| Kernel_linear                    | s_axi_control Kernel_linear_2                    | register  | offset   | offset=0xa94, range=32 |
| Kernel_linear_scale              | m_axi_gmem                                       | interface |          |                        |
| Kernel_linear_scale              | s_axi_control Kernel_linear_scale_1              | register  | offset   | offset=0xa9c, range=32 |
| Kernel_linear_scale              | s_axi_control Kernel_linear_scale_2              | register  | offset   | offset=0xaa0, range=32 |
+----------------------------------+--------------------------------------------------+-----------+----------+------------------------+


================================================================
== M_AXI Burst Information
================================================================
* Bursts and Widening Missed
+--------------+---------------------+---------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------+
| HW Interface | Variable            | Problem                                                                                                             | Resolution | Location                                  |
+--------------+---------------------+---------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------+
| m_axi_gmem   | 1                   | Could not widen since the size of type 'i8' is greater than or equal to the max_widen_bitwidth threshold of '0'.    |            | ../23th-project/R2+1D/r2plus1d.cpp:353:23 |
| m_axi_gmem   | Kernel_linear_scale | Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | ../23th-project/R2+1D/Linear.cpp:37:26    |
| m_axi_gmem   | Kernel_linear       | Could not widen since the size of type 'i8' is greater than or equal to the max_widen_bitwidth threshold of '0'.    |            | ../23th-project/R2+1D/Linear.cpp:37:26    |
| m_axi_gmem   |                     | Could not burst due to multiple potential reads to the same bundle in the same region.                              | 214-224    | ../23th-project/R2+1D/Linear.cpp:37:26    |
+--------------+---------------------+---------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

