
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fe4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000053c  080091b4  080091b4  000191b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080096f0  080096f0  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  080096f0  080096f0  000196f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080096f8  080096f8  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080096f8  080096f8  000196f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080096fc  080096fc  000196fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08009700  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000068f8  20000088  08009788  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006980  08009788  00026980  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017009  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003043  00000000  00000000  000370c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001330  00000000  00000000  0003a108  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011b8  00000000  00000000  0003b438  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002470f  00000000  00000000  0003c5f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010cc8  00000000  00000000  00060cff  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d7cd3  00000000  00000000  000719c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014969a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054a0  00000000  00000000  00149718  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000088 	.word	0x20000088
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800919c 	.word	0x0800919c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000008c 	.word	0x2000008c
 800020c:	0800919c 	.word	0x0800919c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_uldivmod>:
 8000a9c:	b953      	cbnz	r3, 8000ab4 <__aeabi_uldivmod+0x18>
 8000a9e:	b94a      	cbnz	r2, 8000ab4 <__aeabi_uldivmod+0x18>
 8000aa0:	2900      	cmp	r1, #0
 8000aa2:	bf08      	it	eq
 8000aa4:	2800      	cmpeq	r0, #0
 8000aa6:	bf1c      	itt	ne
 8000aa8:	f04f 31ff 	movne.w	r1, #4294967295
 8000aac:	f04f 30ff 	movne.w	r0, #4294967295
 8000ab0:	f000 b972 	b.w	8000d98 <__aeabi_idiv0>
 8000ab4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000abc:	f000 f806 	bl	8000acc <__udivmoddi4>
 8000ac0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac8:	b004      	add	sp, #16
 8000aca:	4770      	bx	lr

08000acc <__udivmoddi4>:
 8000acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad0:	9e08      	ldr	r6, [sp, #32]
 8000ad2:	4604      	mov	r4, r0
 8000ad4:	4688      	mov	r8, r1
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d14b      	bne.n	8000b72 <__udivmoddi4+0xa6>
 8000ada:	428a      	cmp	r2, r1
 8000adc:	4615      	mov	r5, r2
 8000ade:	d967      	bls.n	8000bb0 <__udivmoddi4+0xe4>
 8000ae0:	fab2 f282 	clz	r2, r2
 8000ae4:	b14a      	cbz	r2, 8000afa <__udivmoddi4+0x2e>
 8000ae6:	f1c2 0720 	rsb	r7, r2, #32
 8000aea:	fa01 f302 	lsl.w	r3, r1, r2
 8000aee:	fa20 f707 	lsr.w	r7, r0, r7
 8000af2:	4095      	lsls	r5, r2
 8000af4:	ea47 0803 	orr.w	r8, r7, r3
 8000af8:	4094      	lsls	r4, r2
 8000afa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000afe:	0c23      	lsrs	r3, r4, #16
 8000b00:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b04:	fa1f fc85 	uxth.w	ip, r5
 8000b08:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b0c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b10:	fb07 f10c 	mul.w	r1, r7, ip
 8000b14:	4299      	cmp	r1, r3
 8000b16:	d909      	bls.n	8000b2c <__udivmoddi4+0x60>
 8000b18:	18eb      	adds	r3, r5, r3
 8000b1a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b1e:	f080 811b 	bcs.w	8000d58 <__udivmoddi4+0x28c>
 8000b22:	4299      	cmp	r1, r3
 8000b24:	f240 8118 	bls.w	8000d58 <__udivmoddi4+0x28c>
 8000b28:	3f02      	subs	r7, #2
 8000b2a:	442b      	add	r3, r5
 8000b2c:	1a5b      	subs	r3, r3, r1
 8000b2e:	b2a4      	uxth	r4, r4
 8000b30:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b34:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b3c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b40:	45a4      	cmp	ip, r4
 8000b42:	d909      	bls.n	8000b58 <__udivmoddi4+0x8c>
 8000b44:	192c      	adds	r4, r5, r4
 8000b46:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b4a:	f080 8107 	bcs.w	8000d5c <__udivmoddi4+0x290>
 8000b4e:	45a4      	cmp	ip, r4
 8000b50:	f240 8104 	bls.w	8000d5c <__udivmoddi4+0x290>
 8000b54:	3802      	subs	r0, #2
 8000b56:	442c      	add	r4, r5
 8000b58:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b5c:	eba4 040c 	sub.w	r4, r4, ip
 8000b60:	2700      	movs	r7, #0
 8000b62:	b11e      	cbz	r6, 8000b6c <__udivmoddi4+0xa0>
 8000b64:	40d4      	lsrs	r4, r2
 8000b66:	2300      	movs	r3, #0
 8000b68:	e9c6 4300 	strd	r4, r3, [r6]
 8000b6c:	4639      	mov	r1, r7
 8000b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b72:	428b      	cmp	r3, r1
 8000b74:	d909      	bls.n	8000b8a <__udivmoddi4+0xbe>
 8000b76:	2e00      	cmp	r6, #0
 8000b78:	f000 80eb 	beq.w	8000d52 <__udivmoddi4+0x286>
 8000b7c:	2700      	movs	r7, #0
 8000b7e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b82:	4638      	mov	r0, r7
 8000b84:	4639      	mov	r1, r7
 8000b86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b8a:	fab3 f783 	clz	r7, r3
 8000b8e:	2f00      	cmp	r7, #0
 8000b90:	d147      	bne.n	8000c22 <__udivmoddi4+0x156>
 8000b92:	428b      	cmp	r3, r1
 8000b94:	d302      	bcc.n	8000b9c <__udivmoddi4+0xd0>
 8000b96:	4282      	cmp	r2, r0
 8000b98:	f200 80fa 	bhi.w	8000d90 <__udivmoddi4+0x2c4>
 8000b9c:	1a84      	subs	r4, r0, r2
 8000b9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000ba2:	2001      	movs	r0, #1
 8000ba4:	4698      	mov	r8, r3
 8000ba6:	2e00      	cmp	r6, #0
 8000ba8:	d0e0      	beq.n	8000b6c <__udivmoddi4+0xa0>
 8000baa:	e9c6 4800 	strd	r4, r8, [r6]
 8000bae:	e7dd      	b.n	8000b6c <__udivmoddi4+0xa0>
 8000bb0:	b902      	cbnz	r2, 8000bb4 <__udivmoddi4+0xe8>
 8000bb2:	deff      	udf	#255	; 0xff
 8000bb4:	fab2 f282 	clz	r2, r2
 8000bb8:	2a00      	cmp	r2, #0
 8000bba:	f040 808f 	bne.w	8000cdc <__udivmoddi4+0x210>
 8000bbe:	1b49      	subs	r1, r1, r5
 8000bc0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bc4:	fa1f f885 	uxth.w	r8, r5
 8000bc8:	2701      	movs	r7, #1
 8000bca:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bce:	0c23      	lsrs	r3, r4, #16
 8000bd0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bd4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bd8:	fb08 f10c 	mul.w	r1, r8, ip
 8000bdc:	4299      	cmp	r1, r3
 8000bde:	d907      	bls.n	8000bf0 <__udivmoddi4+0x124>
 8000be0:	18eb      	adds	r3, r5, r3
 8000be2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000be6:	d202      	bcs.n	8000bee <__udivmoddi4+0x122>
 8000be8:	4299      	cmp	r1, r3
 8000bea:	f200 80cd 	bhi.w	8000d88 <__udivmoddi4+0x2bc>
 8000bee:	4684      	mov	ip, r0
 8000bf0:	1a59      	subs	r1, r3, r1
 8000bf2:	b2a3      	uxth	r3, r4
 8000bf4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bf8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bfc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c00:	fb08 f800 	mul.w	r8, r8, r0
 8000c04:	45a0      	cmp	r8, r4
 8000c06:	d907      	bls.n	8000c18 <__udivmoddi4+0x14c>
 8000c08:	192c      	adds	r4, r5, r4
 8000c0a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0x14a>
 8000c10:	45a0      	cmp	r8, r4
 8000c12:	f200 80b6 	bhi.w	8000d82 <__udivmoddi4+0x2b6>
 8000c16:	4618      	mov	r0, r3
 8000c18:	eba4 0408 	sub.w	r4, r4, r8
 8000c1c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c20:	e79f      	b.n	8000b62 <__udivmoddi4+0x96>
 8000c22:	f1c7 0c20 	rsb	ip, r7, #32
 8000c26:	40bb      	lsls	r3, r7
 8000c28:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c2c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c30:	fa01 f407 	lsl.w	r4, r1, r7
 8000c34:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c38:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c3c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c40:	4325      	orrs	r5, r4
 8000c42:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c46:	0c2c      	lsrs	r4, r5, #16
 8000c48:	fb08 3319 	mls	r3, r8, r9, r3
 8000c4c:	fa1f fa8e 	uxth.w	sl, lr
 8000c50:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c54:	fb09 f40a 	mul.w	r4, r9, sl
 8000c58:	429c      	cmp	r4, r3
 8000c5a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c5e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c62:	d90b      	bls.n	8000c7c <__udivmoddi4+0x1b0>
 8000c64:	eb1e 0303 	adds.w	r3, lr, r3
 8000c68:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c6c:	f080 8087 	bcs.w	8000d7e <__udivmoddi4+0x2b2>
 8000c70:	429c      	cmp	r4, r3
 8000c72:	f240 8084 	bls.w	8000d7e <__udivmoddi4+0x2b2>
 8000c76:	f1a9 0902 	sub.w	r9, r9, #2
 8000c7a:	4473      	add	r3, lr
 8000c7c:	1b1b      	subs	r3, r3, r4
 8000c7e:	b2ad      	uxth	r5, r5
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c8c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c90:	45a2      	cmp	sl, r4
 8000c92:	d908      	bls.n	8000ca6 <__udivmoddi4+0x1da>
 8000c94:	eb1e 0404 	adds.w	r4, lr, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	d26b      	bcs.n	8000d76 <__udivmoddi4+0x2aa>
 8000c9e:	45a2      	cmp	sl, r4
 8000ca0:	d969      	bls.n	8000d76 <__udivmoddi4+0x2aa>
 8000ca2:	3802      	subs	r0, #2
 8000ca4:	4474      	add	r4, lr
 8000ca6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000caa:	fba0 8902 	umull	r8, r9, r0, r2
 8000cae:	eba4 040a 	sub.w	r4, r4, sl
 8000cb2:	454c      	cmp	r4, r9
 8000cb4:	46c2      	mov	sl, r8
 8000cb6:	464b      	mov	r3, r9
 8000cb8:	d354      	bcc.n	8000d64 <__udivmoddi4+0x298>
 8000cba:	d051      	beq.n	8000d60 <__udivmoddi4+0x294>
 8000cbc:	2e00      	cmp	r6, #0
 8000cbe:	d069      	beq.n	8000d94 <__udivmoddi4+0x2c8>
 8000cc0:	ebb1 050a 	subs.w	r5, r1, sl
 8000cc4:	eb64 0403 	sbc.w	r4, r4, r3
 8000cc8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ccc:	40fd      	lsrs	r5, r7
 8000cce:	40fc      	lsrs	r4, r7
 8000cd0:	ea4c 0505 	orr.w	r5, ip, r5
 8000cd4:	e9c6 5400 	strd	r5, r4, [r6]
 8000cd8:	2700      	movs	r7, #0
 8000cda:	e747      	b.n	8000b6c <__udivmoddi4+0xa0>
 8000cdc:	f1c2 0320 	rsb	r3, r2, #32
 8000ce0:	fa20 f703 	lsr.w	r7, r0, r3
 8000ce4:	4095      	lsls	r5, r2
 8000ce6:	fa01 f002 	lsl.w	r0, r1, r2
 8000cea:	fa21 f303 	lsr.w	r3, r1, r3
 8000cee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cf2:	4338      	orrs	r0, r7
 8000cf4:	0c01      	lsrs	r1, r0, #16
 8000cf6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000cfa:	fa1f f885 	uxth.w	r8, r5
 8000cfe:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d02:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d06:	fb07 f308 	mul.w	r3, r7, r8
 8000d0a:	428b      	cmp	r3, r1
 8000d0c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d10:	d907      	bls.n	8000d22 <__udivmoddi4+0x256>
 8000d12:	1869      	adds	r1, r5, r1
 8000d14:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d18:	d22f      	bcs.n	8000d7a <__udivmoddi4+0x2ae>
 8000d1a:	428b      	cmp	r3, r1
 8000d1c:	d92d      	bls.n	8000d7a <__udivmoddi4+0x2ae>
 8000d1e:	3f02      	subs	r7, #2
 8000d20:	4429      	add	r1, r5
 8000d22:	1acb      	subs	r3, r1, r3
 8000d24:	b281      	uxth	r1, r0
 8000d26:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d2a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d32:	fb00 f308 	mul.w	r3, r0, r8
 8000d36:	428b      	cmp	r3, r1
 8000d38:	d907      	bls.n	8000d4a <__udivmoddi4+0x27e>
 8000d3a:	1869      	adds	r1, r5, r1
 8000d3c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d40:	d217      	bcs.n	8000d72 <__udivmoddi4+0x2a6>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d915      	bls.n	8000d72 <__udivmoddi4+0x2a6>
 8000d46:	3802      	subs	r0, #2
 8000d48:	4429      	add	r1, r5
 8000d4a:	1ac9      	subs	r1, r1, r3
 8000d4c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d50:	e73b      	b.n	8000bca <__udivmoddi4+0xfe>
 8000d52:	4637      	mov	r7, r6
 8000d54:	4630      	mov	r0, r6
 8000d56:	e709      	b.n	8000b6c <__udivmoddi4+0xa0>
 8000d58:	4607      	mov	r7, r0
 8000d5a:	e6e7      	b.n	8000b2c <__udivmoddi4+0x60>
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	e6fb      	b.n	8000b58 <__udivmoddi4+0x8c>
 8000d60:	4541      	cmp	r1, r8
 8000d62:	d2ab      	bcs.n	8000cbc <__udivmoddi4+0x1f0>
 8000d64:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d68:	eb69 020e 	sbc.w	r2, r9, lr
 8000d6c:	3801      	subs	r0, #1
 8000d6e:	4613      	mov	r3, r2
 8000d70:	e7a4      	b.n	8000cbc <__udivmoddi4+0x1f0>
 8000d72:	4660      	mov	r0, ip
 8000d74:	e7e9      	b.n	8000d4a <__udivmoddi4+0x27e>
 8000d76:	4618      	mov	r0, r3
 8000d78:	e795      	b.n	8000ca6 <__udivmoddi4+0x1da>
 8000d7a:	4667      	mov	r7, ip
 8000d7c:	e7d1      	b.n	8000d22 <__udivmoddi4+0x256>
 8000d7e:	4681      	mov	r9, r0
 8000d80:	e77c      	b.n	8000c7c <__udivmoddi4+0x1b0>
 8000d82:	3802      	subs	r0, #2
 8000d84:	442c      	add	r4, r5
 8000d86:	e747      	b.n	8000c18 <__udivmoddi4+0x14c>
 8000d88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d8c:	442b      	add	r3, r5
 8000d8e:	e72f      	b.n	8000bf0 <__udivmoddi4+0x124>
 8000d90:	4638      	mov	r0, r7
 8000d92:	e708      	b.n	8000ba6 <__udivmoddi4+0xda>
 8000d94:	4637      	mov	r7, r6
 8000d96:	e6e9      	b.n	8000b6c <__udivmoddi4+0xa0>

08000d98 <__aeabi_idiv0>:
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop

08000d9c <SELECT>:
static uint8_t PowerFlag = 0;                           /* Power condition Flag */


/* SPI Chip Select */
static void SELECT(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000da0:	2200      	movs	r2, #0
 8000da2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000da6:	4802      	ldr	r0, [pc, #8]	; (8000db0 <SELECT+0x14>)
 8000da8:	f002 fd24 	bl	80037f4 <HAL_GPIO_WritePin>
}
 8000dac:	bf00      	nop
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	40020c00 	.word	0x40020c00

08000db4 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000db8:	2201      	movs	r2, #1
 8000dba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dbe:	4802      	ldr	r0, [pc, #8]	; (8000dc8 <DESELECT+0x14>)
 8000dc0:	f002 fd18 	bl	80037f4 <HAL_GPIO_WritePin>
}
 8000dc4:	bf00      	nop
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	40020c00 	.word	0x40020c00

08000dcc <SPI_TxByte>:

/* SPI Transmit*/
static void SPI_TxByte(BYTE data)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000dd6:	bf00      	nop
 8000dd8:	4808      	ldr	r0, [pc, #32]	; (8000dfc <SPI_TxByte+0x30>)
 8000dda:	f003 fd25 	bl	8004828 <HAL_SPI_GetState>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d1f9      	bne.n	8000dd8 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi1, &data, 1, SPI_TIMEOUT);
 8000de4:	1df9      	adds	r1, r7, #7
 8000de6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dea:	2201      	movs	r2, #1
 8000dec:	4803      	ldr	r0, [pc, #12]	; (8000dfc <SPI_TxByte+0x30>)
 8000dee:	f003 fa45 	bl	800427c <HAL_SPI_Transmit>
}
 8000df2:	bf00      	nop
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	20001874 	.word	0x20001874

08000e00 <SPI_RxByte>:

/* SPI Data send / receive return type function */
static uint8_t SPI_RxByte(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8000e06:	23ff      	movs	r3, #255	; 0xff
 8000e08:	71fb      	strb	r3, [r7, #7]
  data = 0;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	71bb      	strb	r3, [r7, #6]
  
  while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 8000e0e:	bf00      	nop
 8000e10:	4809      	ldr	r0, [pc, #36]	; (8000e38 <SPI_RxByte+0x38>)
 8000e12:	f003 fd09 	bl	8004828 <HAL_SPI_GetState>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d1f9      	bne.n	8000e10 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, SPI_TIMEOUT);
 8000e1c:	1dba      	adds	r2, r7, #6
 8000e1e:	1df9      	adds	r1, r7, #7
 8000e20:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e24:	9300      	str	r3, [sp, #0]
 8000e26:	2301      	movs	r3, #1
 8000e28:	4803      	ldr	r0, [pc, #12]	; (8000e38 <SPI_RxByte+0x38>)
 8000e2a:	f003 fb5b 	bl	80044e4 <HAL_SPI_TransmitReceive>
  
  return data;
 8000e2e:	79bb      	ldrb	r3, [r7, #6]
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3708      	adds	r7, #8
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20001874 	.word	0x20001874

08000e3c <SPI_RxBytePtr>:

/* SPI Data send / receive pointer type function*/
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8000e44:	f7ff ffdc 	bl	8000e00 <SPI_RxByte>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	701a      	strb	r2, [r3, #0]
}
 8000e50:	bf00      	nop
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <SD_ReadyWait>:

/* SD CARD Ready wait */
static uint8_t SD_ReadyWait(void) 
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
  uint8_t res;
  
  /* 500ms Counter preparation*/
  Timer2 = 50;
 8000e5e:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <SD_ReadyWait+0x34>)
 8000e60:	2232      	movs	r2, #50	; 0x32
 8000e62:	701a      	strb	r2, [r3, #0]

  SPI_RxByte();
 8000e64:	f7ff ffcc 	bl	8000e00 <SPI_RxByte>
  
  do
  {
    /* 0xFF SPI communication until a value is received */
    res = SPI_RxByte();
 8000e68:	f7ff ffca 	bl	8000e00 <SPI_RxByte>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8000e70:	79fb      	ldrb	r3, [r7, #7]
 8000e72:	2bff      	cmp	r3, #255	; 0xff
 8000e74:	d004      	beq.n	8000e80 <SD_ReadyWait+0x28>
 8000e76:	4b05      	ldr	r3, [pc, #20]	; (8000e8c <SD_ReadyWait+0x34>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d1f3      	bne.n	8000e68 <SD_ReadyWait+0x10>
  
  return res;
 8000e80:	79fb      	ldrb	r3, [r7, #7]
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20004904 	.word	0x20004904

08000e90 <SD_PowerOn>:

/*Power on*/
static void SD_PowerOn(void) 
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b086      	sub	sp, #24
 8000e94:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 8000e96:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000e9a:	617b      	str	r3, [r7, #20]
  

  DESELECT();
 8000e9c:	f7ff ff8a 	bl	8000db4 <DESELECT>
  
  for(int i = 0; i < 10; i++)
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	613b      	str	r3, [r7, #16]
 8000ea4:	e005      	b.n	8000eb2 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8000ea6:	20ff      	movs	r0, #255	; 0xff
 8000ea8:	f7ff ff90 	bl	8000dcc <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8000eac:	693b      	ldr	r3, [r7, #16]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	613b      	str	r3, [r7, #16]
 8000eb2:	693b      	ldr	r3, [r7, #16]
 8000eb4:	2b09      	cmp	r3, #9
 8000eb6:	ddf6      	ble.n	8000ea6 <SD_PowerOn+0x16>
  }
  
  /* SPI Chips Select */
  SELECT();
 8000eb8:	f7ff ff70 	bl	8000d9c <SELECT>
  
  /*  GO_IDLE_STATE State transitions*/
  cmd_arg[0] = (CMD0 | 0x40);
 8000ebc:	2340      	movs	r3, #64	; 0x40
 8000ebe:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8000ed0:	2395      	movs	r3, #149	; 0x95
 8000ed2:	727b      	strb	r3, [r7, #9]
  
  /* Command transmission*/
  for (int i = 0; i < 6; i++)
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60fb      	str	r3, [r7, #12]
 8000ed8:	e009      	b.n	8000eee <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 8000eda:	1d3a      	adds	r2, r7, #4
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	4413      	add	r3, r2
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f7ff ff72 	bl	8000dcc <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	3301      	adds	r3, #1
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	2b05      	cmp	r3, #5
 8000ef2:	ddf2      	ble.n	8000eda <SD_PowerOn+0x4a>
  }
  
  /* Answer waiting*/
  while ((SPI_RxByte() != 0x01) && Count)
 8000ef4:	e002      	b.n	8000efc <SD_PowerOn+0x6c>
  {
    Count--;
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	3b01      	subs	r3, #1
 8000efa:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 8000efc:	f7ff ff80 	bl	8000e00 <SPI_RxByte>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d002      	beq.n	8000f0c <SD_PowerOn+0x7c>
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d1f4      	bne.n	8000ef6 <SD_PowerOn+0x66>
  }
  
  DESELECT();
 8000f0c:	f7ff ff52 	bl	8000db4 <DESELECT>
  SPI_TxByte(0XFF);
 8000f10:	20ff      	movs	r0, #255	; 0xff
 8000f12:	f7ff ff5b 	bl	8000dcc <SPI_TxByte>
  
  PowerFlag = 1;
 8000f16:	4b03      	ldr	r3, [pc, #12]	; (8000f24 <SD_PowerOn+0x94>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	701a      	strb	r2, [r3, #0]
}
 8000f1c:	bf00      	nop
 8000f1e:	3718      	adds	r7, #24
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	200000a5 	.word	0x200000a5

08000f28 <SD_PowerOff>:

/* 전원 끄기 */
static void SD_PowerOff(void) 
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8000f2c:	4b03      	ldr	r3, [pc, #12]	; (8000f3c <SD_PowerOff+0x14>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	701a      	strb	r2, [r3, #0]
}
 8000f32:	bf00      	nop
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	200000a5 	.word	0x200000a5

08000f40 <SD_CheckPower>:

/* 전원 상태 확인 */
static uint8_t SD_CheckPower(void) 
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 8000f44:	4b03      	ldr	r3, [pc, #12]	; (8000f54 <SD_CheckPower+0x14>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	200000a5 	.word	0x200000a5

08000f58 <SD_RxDataBlock>:

/* 데이터 패킷 수신 */
static bool SD_RxDataBlock(BYTE *buff, UINT btr) 
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
  uint8_t token;
  
  /* 100ms 타이머 */
  Timer1 = 10;
 8000f62:	4b17      	ldr	r3, [pc, #92]	; (8000fc0 <SD_RxDataBlock+0x68>)
 8000f64:	220a      	movs	r2, #10
 8000f66:	701a      	strb	r2, [r3, #0]

  /* 응답 대기 */		
  do 
  {    
    token = SPI_RxByte();
 8000f68:	f7ff ff4a 	bl	8000e00 <SPI_RxByte>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
 8000f72:	2bff      	cmp	r3, #255	; 0xff
 8000f74:	d104      	bne.n	8000f80 <SD_RxDataBlock+0x28>
 8000f76:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <SD_RxDataBlock+0x68>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d1f3      	bne.n	8000f68 <SD_RxDataBlock+0x10>
  
  /* 0xFE 이외 Token 수신 시 에러 처리 */
  if(token != 0xFE)
 8000f80:	7bfb      	ldrb	r3, [r7, #15]
 8000f82:	2bfe      	cmp	r3, #254	; 0xfe
 8000f84:	d001      	beq.n	8000f8a <SD_RxDataBlock+0x32>
    return FALSE;
 8000f86:	2300      	movs	r3, #0
 8000f88:	e016      	b.n	8000fb8 <SD_RxDataBlock+0x60>
  
  /* 버퍼에 데이터 수신 */
  do 
  {     
    SPI_RxBytePtr(buff++);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	1c5a      	adds	r2, r3, #1
 8000f8e:	607a      	str	r2, [r7, #4]
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff ff53 	bl	8000e3c <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	1c5a      	adds	r2, r3, #1
 8000f9a:	607a      	str	r2, [r7, #4]
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff ff4d 	bl	8000e3c <SPI_RxBytePtr>
  } while(btr -= 2);
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	3b02      	subs	r3, #2
 8000fa6:	603b      	str	r3, [r7, #0]
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d1ed      	bne.n	8000f8a <SD_RxDataBlock+0x32>
  
  SPI_RxByte(); /* CRC 무시 */
 8000fae:	f7ff ff27 	bl	8000e00 <SPI_RxByte>
  SPI_RxByte();
 8000fb2:	f7ff ff25 	bl	8000e00 <SPI_RxByte>
  
  return TRUE;
 8000fb6:	2301      	movs	r3, #1
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3710      	adds	r7, #16
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20004905 	.word	0x20004905

08000fc4 <SD_TxDataBlock>:

/* 데이터 전송 패킷 */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	460b      	mov	r3, r1
 8000fce:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	737b      	strb	r3, [r7, #13]
    
  /* SD카드 준비 대기 */
  if (SD_ReadyWait() != 0xFF)
 8000fd4:	f7ff ff40 	bl	8000e58 <SD_ReadyWait>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2bff      	cmp	r3, #255	; 0xff
 8000fdc:	d001      	beq.n	8000fe2 <SD_TxDataBlock+0x1e>
    return FALSE;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	e040      	b.n	8001064 <SD_TxDataBlock+0xa0>
  
  /* 토큰 전송 */
  SPI_TxByte(token);      
 8000fe2:	78fb      	ldrb	r3, [r7, #3]
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff fef1 	bl	8000dcc <SPI_TxByte>
  
  /* 데이터 토큰인 경우 */
  if (token != 0xFD) 
 8000fea:	78fb      	ldrb	r3, [r7, #3]
 8000fec:	2bfd      	cmp	r3, #253	; 0xfd
 8000fee:	d031      	beq.n	8001054 <SD_TxDataBlock+0x90>
  { 
    wc = 0;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	73bb      	strb	r3, [r7, #14]
    
    /* 512 바이트 데이터 전송 */
    do 
    { 
      SPI_TxByte(*buff++);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	1c5a      	adds	r2, r3, #1
 8000ff8:	607a      	str	r2, [r7, #4]
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff fee5 	bl	8000dcc <SPI_TxByte>
      SPI_TxByte(*buff++);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	1c5a      	adds	r2, r3, #1
 8001006:	607a      	str	r2, [r7, #4]
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff fede 	bl	8000dcc <SPI_TxByte>
    } while (--wc);
 8001010:	7bbb      	ldrb	r3, [r7, #14]
 8001012:	3b01      	subs	r3, #1
 8001014:	73bb      	strb	r3, [r7, #14]
 8001016:	7bbb      	ldrb	r3, [r7, #14]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d1eb      	bne.n	8000ff4 <SD_TxDataBlock+0x30>
    
    SPI_RxByte();       /* CRC 무시 */
 800101c:	f7ff fef0 	bl	8000e00 <SPI_RxByte>
    SPI_RxByte();
 8001020:	f7ff feee 	bl	8000e00 <SPI_RxByte>
    
    /* 데이트 응답 수신 */        
    while (i <= 64) 
 8001024:	e00b      	b.n	800103e <SD_TxDataBlock+0x7a>
    {			
      resp = SPI_RxByte();
 8001026:	f7ff feeb 	bl	8000e00 <SPI_RxByte>
 800102a:	4603      	mov	r3, r0
 800102c:	73fb      	strb	r3, [r7, #15]
      
      /* 에러 응답 처리 */
      if ((resp & 0x1F) == 0x05) 
 800102e:	7bfb      	ldrb	r3, [r7, #15]
 8001030:	f003 031f 	and.w	r3, r3, #31
 8001034:	2b05      	cmp	r3, #5
 8001036:	d006      	beq.n	8001046 <SD_TxDataBlock+0x82>
        break;
      
      i++;
 8001038:	7b7b      	ldrb	r3, [r7, #13]
 800103a:	3301      	adds	r3, #1
 800103c:	737b      	strb	r3, [r7, #13]
    while (i <= 64) 
 800103e:	7b7b      	ldrb	r3, [r7, #13]
 8001040:	2b40      	cmp	r3, #64	; 0x40
 8001042:	d9f0      	bls.n	8001026 <SD_TxDataBlock+0x62>
 8001044:	e000      	b.n	8001048 <SD_TxDataBlock+0x84>
        break;
 8001046:	bf00      	nop
    }
    
    /* SPI 수신 버퍼 Clear */
    while (SPI_RxByte() == 0);
 8001048:	bf00      	nop
 800104a:	f7ff fed9 	bl	8000e00 <SPI_RxByte>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d0fa      	beq.n	800104a <SD_TxDataBlock+0x86>
  }
  
  if ((resp & 0x1F) == 0x05)
 8001054:	7bfb      	ldrb	r3, [r7, #15]
 8001056:	f003 031f 	and.w	r3, r3, #31
 800105a:	2b05      	cmp	r3, #5
 800105c:	d101      	bne.n	8001062 <SD_TxDataBlock+0x9e>
    return TRUE;
 800105e:	2301      	movs	r3, #1
 8001060:	e000      	b.n	8001064 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 8001062:	2300      	movs	r3, #0
}
 8001064:	4618      	mov	r0, r3
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <SD_SendCmd>:
#endif /* _READONLY */

/* CMD 패킷 전송 */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg) 
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	6039      	str	r1, [r7, #0]
 8001076:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  
  /* SD카드 대기 */
  if (SD_ReadyWait() != 0xFF)
 8001078:	f7ff feee 	bl	8000e58 <SD_ReadyWait>
 800107c:	4603      	mov	r3, r0
 800107e:	2bff      	cmp	r3, #255	; 0xff
 8001080:	d001      	beq.n	8001086 <SD_SendCmd+0x1a>
    return 0xFF;
 8001082:	23ff      	movs	r3, #255	; 0xff
 8001084:	e040      	b.n	8001108 <SD_SendCmd+0x9c>
  
  /* 명령 패킷 전송 */
  SPI_TxByte(cmd); 			/* Command */
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fe9f 	bl	8000dcc <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	0e1b      	lsrs	r3, r3, #24
 8001092:	b2db      	uxtb	r3, r3
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff fe99 	bl	8000dcc <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	0c1b      	lsrs	r3, r3, #16
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff fe93 	bl	8000dcc <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	0a1b      	lsrs	r3, r3, #8
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff fe8d 	bl	8000dcc <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fe88 	bl	8000dcc <SPI_TxByte>
  
  /* 명령별 CRC 준비 */
  crc = 0;  
 80010bc:	2300      	movs	r3, #0
 80010be:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	2b40      	cmp	r3, #64	; 0x40
 80010c4:	d101      	bne.n	80010ca <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 80010c6:	2395      	movs	r3, #149	; 0x95
 80010c8:	73fb      	strb	r3, [r7, #15]
  
  if (cmd == CMD8)
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	2b48      	cmp	r3, #72	; 0x48
 80010ce:	d101      	bne.n	80010d4 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 80010d0:	2387      	movs	r3, #135	; 0x87
 80010d2:	73fb      	strb	r3, [r7, #15]
  
  /* CRC 전송 */
  SPI_TxByte(crc);
 80010d4:	7bfb      	ldrb	r3, [r7, #15]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff fe78 	bl	8000dcc <SPI_TxByte>
  
  /* CMD12 Stop Reading 명령인 경우에는 응답 바이트 하나를 버린다 */
  if (cmd == CMD12)
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	2b4c      	cmp	r3, #76	; 0x4c
 80010e0:	d101      	bne.n	80010e6 <SD_SendCmd+0x7a>
    SPI_RxByte();
 80010e2:	f7ff fe8d 	bl	8000e00 <SPI_RxByte>
  
  /* 10회 내에 정상 데이터를 수신한다. */
  uint8_t n = 10; 
 80010e6:	230a      	movs	r3, #10
 80010e8:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 80010ea:	f7ff fe89 	bl	8000e00 <SPI_RxByte>
 80010ee:	4603      	mov	r3, r0
 80010f0:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 80010f2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	da05      	bge.n	8001106 <SD_SendCmd+0x9a>
 80010fa:	7bbb      	ldrb	r3, [r7, #14]
 80010fc:	3b01      	subs	r3, #1
 80010fe:	73bb      	strb	r3, [r7, #14]
 8001100:	7bbb      	ldrb	r3, [r7, #14]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d1f1      	bne.n	80010ea <SD_SendCmd+0x7e>
  
  return res;
 8001106:	7b7b      	ldrb	r3, [r7, #13]
}
 8001108:	4618      	mov	r0, r3
 800110a:	3710      	adds	r7, #16
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <SD_disk_initialize>:
  user_diskio.c 파일에서 사용된다.
-----------------------------------------------------------------------*/

/* SD카드 초기화 */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8001110:	b590      	push	{r4, r7, lr}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  
  /* 한종류의 드라이브만 지원 */
  if(drv)
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <SD_disk_initialize+0x14>
    return STA_NOINIT;  
 8001120:	2301      	movs	r3, #1
 8001122:	e0d5      	b.n	80012d0 <SD_disk_initialize+0x1c0>
  
  /* SD카드 미삽입 */
  if(Stat & STA_NODISK)
 8001124:	4b6c      	ldr	r3, [pc, #432]	; (80012d8 <SD_disk_initialize+0x1c8>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	b2db      	uxtb	r3, r3
 800112a:	f003 0302 	and.w	r3, r3, #2
 800112e:	2b00      	cmp	r3, #0
 8001130:	d003      	beq.n	800113a <SD_disk_initialize+0x2a>
    return Stat;        
 8001132:	4b69      	ldr	r3, [pc, #420]	; (80012d8 <SD_disk_initialize+0x1c8>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	b2db      	uxtb	r3, r3
 8001138:	e0ca      	b.n	80012d0 <SD_disk_initialize+0x1c0>
  
  /* SD카드 Power On */
  SD_PowerOn();         
 800113a:	f7ff fea9 	bl	8000e90 <SD_PowerOn>
  
  /* SPI 통신을 위해 Chip Select */
  SELECT();             
 800113e:	f7ff fe2d 	bl	8000d9c <SELECT>
  
  /* SD카드 타입변수 초기화 */
  type = 0;
 8001142:	2300      	movs	r3, #0
 8001144:	73bb      	strb	r3, [r7, #14]
  
  /* Idle 상태 진입 */
  if (SD_SendCmd(CMD0, 0) == 1) 
 8001146:	2100      	movs	r1, #0
 8001148:	2040      	movs	r0, #64	; 0x40
 800114a:	f7ff ff8f 	bl	800106c <SD_SendCmd>
 800114e:	4603      	mov	r3, r0
 8001150:	2b01      	cmp	r3, #1
 8001152:	f040 80a5 	bne.w	80012a0 <SD_disk_initialize+0x190>
  { 
    /* 타이머 1초 설정 */
    Timer1 = 100;
 8001156:	4b61      	ldr	r3, [pc, #388]	; (80012dc <SD_disk_initialize+0x1cc>)
 8001158:	2264      	movs	r2, #100	; 0x64
 800115a:	701a      	strb	r2, [r3, #0]
    
    /* SD 인터페이스 동작 조건 확인 */
    if (SD_SendCmd(CMD8, 0x1AA) == 1) 
 800115c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8001160:	2048      	movs	r0, #72	; 0x48
 8001162:	f7ff ff83 	bl	800106c <SD_SendCmd>
 8001166:	4603      	mov	r3, r0
 8001168:	2b01      	cmp	r3, #1
 800116a:	d158      	bne.n	800121e <SD_disk_initialize+0x10e>
    { 
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 800116c:	2300      	movs	r3, #0
 800116e:	73fb      	strb	r3, [r7, #15]
 8001170:	e00c      	b.n	800118c <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 8001172:	7bfc      	ldrb	r4, [r7, #15]
 8001174:	f7ff fe44 	bl	8000e00 <SPI_RxByte>
 8001178:	4603      	mov	r3, r0
 800117a:	461a      	mov	r2, r3
 800117c:	f107 0310 	add.w	r3, r7, #16
 8001180:	4423      	add	r3, r4
 8001182:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8001186:	7bfb      	ldrb	r3, [r7, #15]
 8001188:	3301      	adds	r3, #1
 800118a:	73fb      	strb	r3, [r7, #15]
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	2b03      	cmp	r3, #3
 8001190:	d9ef      	bls.n	8001172 <SD_disk_initialize+0x62>
      }
      
      if (ocr[2] == 0x01 && ocr[3] == 0xAA) 
 8001192:	7abb      	ldrb	r3, [r7, #10]
 8001194:	2b01      	cmp	r3, #1
 8001196:	f040 8083 	bne.w	80012a0 <SD_disk_initialize+0x190>
 800119a:	7afb      	ldrb	r3, [r7, #11]
 800119c:	2baa      	cmp	r3, #170	; 0xaa
 800119e:	d17f      	bne.n	80012a0 <SD_disk_initialize+0x190>
      { 
        /* 2.7-3.6V 전압범위 동작 */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 80011a0:	2100      	movs	r1, #0
 80011a2:	2077      	movs	r0, #119	; 0x77
 80011a4:	f7ff ff62 	bl	800106c <SD_SendCmd>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d807      	bhi.n	80011be <SD_disk_initialize+0xae>
 80011ae:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80011b2:	2069      	movs	r0, #105	; 0x69
 80011b4:	f7ff ff5a 	bl	800106c <SD_SendCmd>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d005      	beq.n	80011ca <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 80011be:	4b47      	ldr	r3, [pc, #284]	; (80012dc <SD_disk_initialize+0x1cc>)
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d1eb      	bne.n	80011a0 <SD_disk_initialize+0x90>
 80011c8:	e000      	b.n	80011cc <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 80011ca:	bf00      	nop
        
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0) 
 80011cc:	4b43      	ldr	r3, [pc, #268]	; (80012dc <SD_disk_initialize+0x1cc>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d064      	beq.n	80012a0 <SD_disk_initialize+0x190>
 80011d6:	2100      	movs	r1, #0
 80011d8:	207a      	movs	r0, #122	; 0x7a
 80011da:	f7ff ff47 	bl	800106c <SD_SendCmd>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d15d      	bne.n	80012a0 <SD_disk_initialize+0x190>
        { 
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 80011e4:	2300      	movs	r3, #0
 80011e6:	73fb      	strb	r3, [r7, #15]
 80011e8:	e00c      	b.n	8001204 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 80011ea:	7bfc      	ldrb	r4, [r7, #15]
 80011ec:	f7ff fe08 	bl	8000e00 <SPI_RxByte>
 80011f0:	4603      	mov	r3, r0
 80011f2:	461a      	mov	r2, r3
 80011f4:	f107 0310 	add.w	r3, r7, #16
 80011f8:	4423      	add	r3, r4
 80011fa:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80011fe:	7bfb      	ldrb	r3, [r7, #15]
 8001200:	3301      	adds	r3, #1
 8001202:	73fb      	strb	r3, [r7, #15]
 8001204:	7bfb      	ldrb	r3, [r7, #15]
 8001206:	2b03      	cmp	r3, #3
 8001208:	d9ef      	bls.n	80011ea <SD_disk_initialize+0xda>
          }
          
          type = (ocr[0] & 0x40) ? 6 : 2;
 800120a:	7a3b      	ldrb	r3, [r7, #8]
 800120c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <SD_disk_initialize+0x108>
 8001214:	2306      	movs	r3, #6
 8001216:	e000      	b.n	800121a <SD_disk_initialize+0x10a>
 8001218:	2302      	movs	r3, #2
 800121a:	73bb      	strb	r3, [r7, #14]
 800121c:	e040      	b.n	80012a0 <SD_disk_initialize+0x190>
      }
    } 
    else 
    { 
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 800121e:	2100      	movs	r1, #0
 8001220:	2077      	movs	r0, #119	; 0x77
 8001222:	f7ff ff23 	bl	800106c <SD_SendCmd>
 8001226:	4603      	mov	r3, r0
 8001228:	2b01      	cmp	r3, #1
 800122a:	d808      	bhi.n	800123e <SD_disk_initialize+0x12e>
 800122c:	2100      	movs	r1, #0
 800122e:	2069      	movs	r0, #105	; 0x69
 8001230:	f7ff ff1c 	bl	800106c <SD_SendCmd>
 8001234:	4603      	mov	r3, r0
 8001236:	2b01      	cmp	r3, #1
 8001238:	d801      	bhi.n	800123e <SD_disk_initialize+0x12e>
 800123a:	2302      	movs	r3, #2
 800123c:	e000      	b.n	8001240 <SD_disk_initialize+0x130>
 800123e:	2301      	movs	r3, #1
 8001240:	73bb      	strb	r3, [r7, #14]
      
      do {
        if (type == 2) 
 8001242:	7bbb      	ldrb	r3, [r7, #14]
 8001244:	2b02      	cmp	r3, #2
 8001246:	d10e      	bne.n	8001266 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 8001248:	2100      	movs	r1, #0
 800124a:	2077      	movs	r0, #119	; 0x77
 800124c:	f7ff ff0e 	bl	800106c <SD_SendCmd>
 8001250:	4603      	mov	r3, r0
 8001252:	2b01      	cmp	r3, #1
 8001254:	d80e      	bhi.n	8001274 <SD_disk_initialize+0x164>
 8001256:	2100      	movs	r1, #0
 8001258:	2069      	movs	r0, #105	; 0x69
 800125a:	f7ff ff07 	bl	800106c <SD_SendCmd>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d107      	bne.n	8001274 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 8001264:	e00d      	b.n	8001282 <SD_disk_initialize+0x172>
        } 
        else 
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 8001266:	2100      	movs	r1, #0
 8001268:	2041      	movs	r0, #65	; 0x41
 800126a:	f7ff feff 	bl	800106c <SD_SendCmd>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d005      	beq.n	8001280 <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 8001274:	4b19      	ldr	r3, [pc, #100]	; (80012dc <SD_disk_initialize+0x1cc>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	b2db      	uxtb	r3, r3
 800127a:	2b00      	cmp	r3, #0
 800127c:	d1e1      	bne.n	8001242 <SD_disk_initialize+0x132>
 800127e:	e000      	b.n	8001282 <SD_disk_initialize+0x172>
            break; /* CMD1 */
 8001280:	bf00      	nop
      
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) 
 8001282:	4b16      	ldr	r3, [pc, #88]	; (80012dc <SD_disk_initialize+0x1cc>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	b2db      	uxtb	r3, r3
 8001288:	2b00      	cmp	r3, #0
 800128a:	d007      	beq.n	800129c <SD_disk_initialize+0x18c>
 800128c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001290:	2050      	movs	r0, #80	; 0x50
 8001292:	f7ff feeb 	bl	800106c <SD_SendCmd>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <SD_disk_initialize+0x190>
      {
        /* 블럭 길이 선택 */
        type = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	73bb      	strb	r3, [r7, #14]
      }
    }
  }
  
  CardType = type;
 80012a0:	4a0f      	ldr	r2, [pc, #60]	; (80012e0 <SD_disk_initialize+0x1d0>)
 80012a2:	7bbb      	ldrb	r3, [r7, #14]
 80012a4:	7013      	strb	r3, [r2, #0]
  
  DESELECT();
 80012a6:	f7ff fd85 	bl	8000db4 <DESELECT>
  
  SPI_RxByte(); /* Idle 상태 전환 (Release DO) */
 80012aa:	f7ff fda9 	bl	8000e00 <SPI_RxByte>
  
  if (type) 
 80012ae:	7bbb      	ldrb	r3, [r7, #14]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d008      	beq.n	80012c6 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT; 
 80012b4:	4b08      	ldr	r3, [pc, #32]	; (80012d8 <SD_disk_initialize+0x1c8>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	f023 0301 	bic.w	r3, r3, #1
 80012be:	b2da      	uxtb	r2, r3
 80012c0:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <SD_disk_initialize+0x1c8>)
 80012c2:	701a      	strb	r2, [r3, #0]
 80012c4:	e001      	b.n	80012ca <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 80012c6:	f7ff fe2f 	bl	8000f28 <SD_PowerOff>
  }
  
  return Stat;
 80012ca:	4b03      	ldr	r3, [pc, #12]	; (80012d8 <SD_disk_initialize+0x1c8>)
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	b2db      	uxtb	r3, r3
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3714      	adds	r7, #20
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd90      	pop	{r4, r7, pc}
 80012d8:	20000000 	.word	0x20000000
 80012dc:	20004905 	.word	0x20004905
 80012e0:	200000a4 	.word	0x200000a4

080012e4 <SD_disk_status>:

/* 디스크 상태 확인 */
DSTATUS SD_disk_status(BYTE drv) 
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	71fb      	strb	r3, [r7, #7]
  if (drv)
 80012ee:	79fb      	ldrb	r3, [r7, #7]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <SD_disk_status+0x14>
    return STA_NOINIT; 
 80012f4:	2301      	movs	r3, #1
 80012f6:	e002      	b.n	80012fe <SD_disk_status+0x1a>
  
  return Stat;
 80012f8:	4b04      	ldr	r3, [pc, #16]	; (800130c <SD_disk_status+0x28>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	b2db      	uxtb	r3, r3
}
 80012fe:	4618      	mov	r0, r3
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	20000000 	.word	0x20000000

08001310 <SD_disk_read>:

/* 섹터 읽기 */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	60b9      	str	r1, [r7, #8]
 8001318:	607a      	str	r2, [r7, #4]
 800131a:	603b      	str	r3, [r7, #0]
 800131c:	4603      	mov	r3, r0
 800131e:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001320:	7bfb      	ldrb	r3, [r7, #15]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d102      	bne.n	800132c <SD_disk_read+0x1c>
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d101      	bne.n	8001330 <SD_disk_read+0x20>
    return RES_PARERR;
 800132c:	2304      	movs	r3, #4
 800132e:	e051      	b.n	80013d4 <SD_disk_read+0xc4>
  
  if (Stat & STA_NOINIT)
 8001330:	4b2a      	ldr	r3, [pc, #168]	; (80013dc <SD_disk_read+0xcc>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	b2db      	uxtb	r3, r3
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <SD_disk_read+0x32>
    return RES_NOTRDY;
 800133e:	2303      	movs	r3, #3
 8001340:	e048      	b.n	80013d4 <SD_disk_read+0xc4>
  
  if (!(CardType & 4))
 8001342:	4b27      	ldr	r3, [pc, #156]	; (80013e0 <SD_disk_read+0xd0>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	f003 0304 	and.w	r3, r3, #4
 800134a:	2b00      	cmp	r3, #0
 800134c:	d102      	bne.n	8001354 <SD_disk_read+0x44>
    sector *= 512;      /* 지정 sector를 Byte addressing 단위로 변경 */
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	025b      	lsls	r3, r3, #9
 8001352:	607b      	str	r3, [r7, #4]
  
  SELECT();
 8001354:	f7ff fd22 	bl	8000d9c <SELECT>
  
  if (count == 1) 
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d111      	bne.n	8001382 <SD_disk_read+0x72>
  { 
    /* 싱글 블록 읽기 */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 800135e:	6879      	ldr	r1, [r7, #4]
 8001360:	2051      	movs	r0, #81	; 0x51
 8001362:	f7ff fe83 	bl	800106c <SD_SendCmd>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d129      	bne.n	80013c0 <SD_disk_read+0xb0>
 800136c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001370:	68b8      	ldr	r0, [r7, #8]
 8001372:	f7ff fdf1 	bl	8000f58 <SD_RxDataBlock>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d021      	beq.n	80013c0 <SD_disk_read+0xb0>
      count = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	603b      	str	r3, [r7, #0]
 8001380:	e01e      	b.n	80013c0 <SD_disk_read+0xb0>
  } 
  else 
  { 
    /* 다중 블록 읽기 */
    if (SD_SendCmd(CMD18, sector) == 0) 
 8001382:	6879      	ldr	r1, [r7, #4]
 8001384:	2052      	movs	r0, #82	; 0x52
 8001386:	f7ff fe71 	bl	800106c <SD_SendCmd>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d117      	bne.n	80013c0 <SD_disk_read+0xb0>
    {       
      do {
        if (!SD_RxDataBlock(buff, 512))
 8001390:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001394:	68b8      	ldr	r0, [r7, #8]
 8001396:	f7ff fddf 	bl	8000f58 <SD_RxDataBlock>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d00a      	beq.n	80013b6 <SD_disk_read+0xa6>
          break;
        
        buff += 512;
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80013a6:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	3b01      	subs	r3, #1
 80013ac:	603b      	str	r3, [r7, #0]
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1ed      	bne.n	8001390 <SD_disk_read+0x80>
 80013b4:	e000      	b.n	80013b8 <SD_disk_read+0xa8>
          break;
 80013b6:	bf00      	nop
      
      /* STOP_TRANSMISSION, 모든 블럭을 다 읽은 후, 전송 중지 요청 */
      SD_SendCmd(CMD12, 0); 
 80013b8:	2100      	movs	r1, #0
 80013ba:	204c      	movs	r0, #76	; 0x4c
 80013bc:	f7ff fe56 	bl	800106c <SD_SendCmd>
    }
  }
  
  DESELECT();
 80013c0:	f7ff fcf8 	bl	8000db4 <DESELECT>
  SPI_RxByte(); /* Idle 상태(Release DO) */
 80013c4:	f7ff fd1c 	bl	8000e00 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	bf14      	ite	ne
 80013ce:	2301      	movne	r3, #1
 80013d0:	2300      	moveq	r3, #0
 80013d2:	b2db      	uxtb	r3, r3
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	20000000 	.word	0x20000000
 80013e0:	200000a4 	.word	0x200000a4

080013e4 <SD_disk_write>:

/* 섹터 쓰기 */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60b9      	str	r1, [r7, #8]
 80013ec:	607a      	str	r2, [r7, #4]
 80013ee:	603b      	str	r3, [r7, #0]
 80013f0:	4603      	mov	r3, r0
 80013f2:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 80013f4:	7bfb      	ldrb	r3, [r7, #15]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d102      	bne.n	8001400 <SD_disk_write+0x1c>
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d101      	bne.n	8001404 <SD_disk_write+0x20>
    return RES_PARERR;
 8001400:	2304      	movs	r3, #4
 8001402:	e06b      	b.n	80014dc <SD_disk_write+0xf8>
  
  if (Stat & STA_NOINIT)
 8001404:	4b37      	ldr	r3, [pc, #220]	; (80014e4 <SD_disk_write+0x100>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	b2db      	uxtb	r3, r3
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <SD_disk_write+0x32>
    return RES_NOTRDY;
 8001412:	2303      	movs	r3, #3
 8001414:	e062      	b.n	80014dc <SD_disk_write+0xf8>
  
  if (Stat & STA_PROTECT)
 8001416:	4b33      	ldr	r3, [pc, #204]	; (80014e4 <SD_disk_write+0x100>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	b2db      	uxtb	r3, r3
 800141c:	f003 0304 	and.w	r3, r3, #4
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <SD_disk_write+0x44>
    return RES_WRPRT;
 8001424:	2302      	movs	r3, #2
 8001426:	e059      	b.n	80014dc <SD_disk_write+0xf8>
  
  if (!(CardType & 4))
 8001428:	4b2f      	ldr	r3, [pc, #188]	; (80014e8 <SD_disk_write+0x104>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	f003 0304 	and.w	r3, r3, #4
 8001430:	2b00      	cmp	r3, #0
 8001432:	d102      	bne.n	800143a <SD_disk_write+0x56>
    sector *= 512; /* 지정 sector를 Byte addressing 단위로 변경 */
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	025b      	lsls	r3, r3, #9
 8001438:	607b      	str	r3, [r7, #4]
  
  SELECT();
 800143a:	f7ff fcaf 	bl	8000d9c <SELECT>
  
  if (count == 1) 
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d110      	bne.n	8001466 <SD_disk_write+0x82>
  { 
    /* 싱글 블록 쓰기 */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001444:	6879      	ldr	r1, [r7, #4]
 8001446:	2058      	movs	r0, #88	; 0x58
 8001448:	f7ff fe10 	bl	800106c <SD_SendCmd>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d13a      	bne.n	80014c8 <SD_disk_write+0xe4>
 8001452:	21fe      	movs	r1, #254	; 0xfe
 8001454:	68b8      	ldr	r0, [r7, #8]
 8001456:	f7ff fdb5 	bl	8000fc4 <SD_TxDataBlock>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d033      	beq.n	80014c8 <SD_disk_write+0xe4>
      count = 0;
 8001460:	2300      	movs	r3, #0
 8001462:	603b      	str	r3, [r7, #0]
 8001464:	e030      	b.n	80014c8 <SD_disk_write+0xe4>
  } 
  else 
  { 
    /* 다중 블록 쓰기 */
    if (CardType & 2) 
 8001466:	4b20      	ldr	r3, [pc, #128]	; (80014e8 <SD_disk_write+0x104>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	2b00      	cmp	r3, #0
 8001470:	d007      	beq.n	8001482 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8001472:	2100      	movs	r1, #0
 8001474:	2077      	movs	r0, #119	; 0x77
 8001476:	f7ff fdf9 	bl	800106c <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 800147a:	6839      	ldr	r1, [r7, #0]
 800147c:	2057      	movs	r0, #87	; 0x57
 800147e:	f7ff fdf5 	bl	800106c <SD_SendCmd>
    }
    
    if (SD_SendCmd(CMD25, sector) == 0) 
 8001482:	6879      	ldr	r1, [r7, #4]
 8001484:	2059      	movs	r0, #89	; 0x59
 8001486:	f7ff fdf1 	bl	800106c <SD_SendCmd>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d11b      	bne.n	80014c8 <SD_disk_write+0xe4>
    {       
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8001490:	21fc      	movs	r1, #252	; 0xfc
 8001492:	68b8      	ldr	r0, [r7, #8]
 8001494:	f7ff fd96 	bl	8000fc4 <SD_TxDataBlock>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d00a      	beq.n	80014b4 <SD_disk_write+0xd0>
          break;
        
        buff += 512;
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80014a4:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	3b01      	subs	r3, #1
 80014aa:	603b      	str	r3, [r7, #0]
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1ee      	bne.n	8001490 <SD_disk_write+0xac>
 80014b2:	e000      	b.n	80014b6 <SD_disk_write+0xd2>
          break;
 80014b4:	bf00      	nop
      
      if(!SD_TxDataBlock(0, 0xFD))
 80014b6:	21fd      	movs	r1, #253	; 0xfd
 80014b8:	2000      	movs	r0, #0
 80014ba:	f7ff fd83 	bl	8000fc4 <SD_TxDataBlock>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d101      	bne.n	80014c8 <SD_disk_write+0xe4>
      {        
        count = 1;
 80014c4:	2301      	movs	r3, #1
 80014c6:	603b      	str	r3, [r7, #0]
      }
    }
  }
  
  DESELECT();
 80014c8:	f7ff fc74 	bl	8000db4 <DESELECT>
  SPI_RxByte();
 80014cc:	f7ff fc98 	bl	8000e00 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	bf14      	ite	ne
 80014d6:	2301      	movne	r3, #1
 80014d8:	2300      	moveq	r3, #0
 80014da:	b2db      	uxtb	r3, r3
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3710      	adds	r7, #16
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20000000 	.word	0x20000000
 80014e8:	200000a4 	.word	0x200000a4

080014ec <SD_disk_ioctl>:
#endif /* _READONLY */

/* 기타 함수 */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 80014ec:	b590      	push	{r4, r7, lr}
 80014ee:	b08b      	sub	sp, #44	; 0x2c
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	603a      	str	r2, [r7, #0]
 80014f6:	71fb      	strb	r3, [r7, #7]
 80014f8:	460b      	mov	r3, r1
 80014fa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	623b      	str	r3, [r7, #32]
  WORD csize;
  
  if (drv)
 8001500:	79fb      	ldrb	r3, [r7, #7]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 8001506:	2304      	movs	r3, #4
 8001508:	e117      	b.n	800173a <SD_disk_ioctl+0x24e>
  
  res = RES_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
  if (ctrl == CTRL_POWER) 
 8001510:	79bb      	ldrb	r3, [r7, #6]
 8001512:	2b05      	cmp	r3, #5
 8001514:	d126      	bne.n	8001564 <SD_disk_ioctl+0x78>
  {
    switch (*ptr) 
 8001516:	6a3b      	ldr	r3, [r7, #32]
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d00e      	beq.n	800153c <SD_disk_ioctl+0x50>
 800151e:	2b02      	cmp	r3, #2
 8001520:	d012      	beq.n	8001548 <SD_disk_ioctl+0x5c>
 8001522:	2b00      	cmp	r3, #0
 8001524:	d11a      	bne.n	800155c <SD_disk_ioctl+0x70>
    {
    case 0:
      if (SD_CheckPower())
 8001526:	f7ff fd0b 	bl	8000f40 <SD_CheckPower>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <SD_disk_ioctl+0x48>
        SD_PowerOff();          /* Power Off */
 8001530:	f7ff fcfa 	bl	8000f28 <SD_PowerOff>
      res = RES_OK;
 8001534:	2300      	movs	r3, #0
 8001536:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800153a:	e0fc      	b.n	8001736 <SD_disk_ioctl+0x24a>
    case 1:
      SD_PowerOn();             /* Power On */
 800153c:	f7ff fca8 	bl	8000e90 <SD_PowerOn>
      res = RES_OK;
 8001540:	2300      	movs	r3, #0
 8001542:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001546:	e0f6      	b.n	8001736 <SD_disk_ioctl+0x24a>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 8001548:	6a3b      	ldr	r3, [r7, #32]
 800154a:	1c5c      	adds	r4, r3, #1
 800154c:	f7ff fcf8 	bl	8000f40 <SD_CheckPower>
 8001550:	4603      	mov	r3, r0
 8001552:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 8001554:	2300      	movs	r3, #0
 8001556:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800155a:	e0ec      	b.n	8001736 <SD_disk_ioctl+0x24a>
    default:
      res = RES_PARERR;
 800155c:	2304      	movs	r3, #4
 800155e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001562:	e0e8      	b.n	8001736 <SD_disk_ioctl+0x24a>
    }
  } 
  else 
  {
    if (Stat & STA_NOINIT)
 8001564:	4b77      	ldr	r3, [pc, #476]	; (8001744 <SD_disk_ioctl+0x258>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	b2db      	uxtb	r3, r3
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <SD_disk_ioctl+0x8a>
      return RES_NOTRDY;
 8001572:	2303      	movs	r3, #3
 8001574:	e0e1      	b.n	800173a <SD_disk_ioctl+0x24e>
    
    SELECT();
 8001576:	f7ff fc11 	bl	8000d9c <SELECT>
    
    switch (ctrl) 
 800157a:	79bb      	ldrb	r3, [r7, #6]
 800157c:	2b0d      	cmp	r3, #13
 800157e:	f200 80cb 	bhi.w	8001718 <SD_disk_ioctl+0x22c>
 8001582:	a201      	add	r2, pc, #4	; (adr r2, 8001588 <SD_disk_ioctl+0x9c>)
 8001584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001588:	08001683 	.word	0x08001683
 800158c:	080015c1 	.word	0x080015c1
 8001590:	08001673 	.word	0x08001673
 8001594:	08001719 	.word	0x08001719
 8001598:	08001719 	.word	0x08001719
 800159c:	08001719 	.word	0x08001719
 80015a0:	08001719 	.word	0x08001719
 80015a4:	08001719 	.word	0x08001719
 80015a8:	08001719 	.word	0x08001719
 80015ac:	08001719 	.word	0x08001719
 80015b0:	08001719 	.word	0x08001719
 80015b4:	08001695 	.word	0x08001695
 80015b8:	080016b9 	.word	0x080016b9
 80015bc:	080016dd 	.word	0x080016dd
    {
    case GET_SECTOR_COUNT: 
      /* SD카드 내 Sector의 개수 (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16)) 
 80015c0:	2100      	movs	r1, #0
 80015c2:	2049      	movs	r0, #73	; 0x49
 80015c4:	f7ff fd52 	bl	800106c <SD_SendCmd>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	f040 80a8 	bne.w	8001720 <SD_disk_ioctl+0x234>
 80015d0:	f107 030c 	add.w	r3, r7, #12
 80015d4:	2110      	movs	r1, #16
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7ff fcbe 	bl	8000f58 <SD_RxDataBlock>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	f000 809e 	beq.w	8001720 <SD_disk_ioctl+0x234>
      {
        if ((csd[0] >> 6) == 1) 
 80015e4:	7b3b      	ldrb	r3, [r7, #12]
 80015e6:	099b      	lsrs	r3, r3, #6
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d10e      	bne.n	800160c <SD_disk_ioctl+0x120>
        { 
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80015ee:	7d7b      	ldrb	r3, [r7, #21]
 80015f0:	b29a      	uxth	r2, r3
 80015f2:	7d3b      	ldrb	r3, [r7, #20]
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	021b      	lsls	r3, r3, #8
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	4413      	add	r3, r2
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	3301      	adds	r3, #1
 8001600:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8001602:	8bfb      	ldrh	r3, [r7, #30]
 8001604:	029a      	lsls	r2, r3, #10
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	601a      	str	r2, [r3, #0]
 800160a:	e02e      	b.n	800166a <SD_disk_ioctl+0x17e>
        } 
        else 
        { 
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800160c:	7c7b      	ldrb	r3, [r7, #17]
 800160e:	f003 030f 	and.w	r3, r3, #15
 8001612:	b2da      	uxtb	r2, r3
 8001614:	7dbb      	ldrb	r3, [r7, #22]
 8001616:	09db      	lsrs	r3, r3, #7
 8001618:	b2db      	uxtb	r3, r3
 800161a:	4413      	add	r3, r2
 800161c:	b2da      	uxtb	r2, r3
 800161e:	7d7b      	ldrb	r3, [r7, #21]
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	b2db      	uxtb	r3, r3
 8001624:	f003 0306 	and.w	r3, r3, #6
 8001628:	b2db      	uxtb	r3, r3
 800162a:	4413      	add	r3, r2
 800162c:	b2db      	uxtb	r3, r3
 800162e:	3302      	adds	r3, #2
 8001630:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001634:	7d3b      	ldrb	r3, [r7, #20]
 8001636:	099b      	lsrs	r3, r3, #6
 8001638:	b2db      	uxtb	r3, r3
 800163a:	b29a      	uxth	r2, r3
 800163c:	7cfb      	ldrb	r3, [r7, #19]
 800163e:	b29b      	uxth	r3, r3
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	b29b      	uxth	r3, r3
 8001644:	4413      	add	r3, r2
 8001646:	b29a      	uxth	r2, r3
 8001648:	7cbb      	ldrb	r3, [r7, #18]
 800164a:	029b      	lsls	r3, r3, #10
 800164c:	b29b      	uxth	r3, r3
 800164e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001652:	b29b      	uxth	r3, r3
 8001654:	4413      	add	r3, r2
 8001656:	b29b      	uxth	r3, r3
 8001658:	3301      	adds	r3, #1
 800165a:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 800165c:	8bfa      	ldrh	r2, [r7, #30]
 800165e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001662:	3b09      	subs	r3, #9
 8001664:	409a      	lsls	r2, r3
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	601a      	str	r2, [r3, #0]
        }
        
        res = RES_OK;
 800166a:	2300      	movs	r3, #0
 800166c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 8001670:	e056      	b.n	8001720 <SD_disk_ioctl+0x234>
      
    case GET_SECTOR_SIZE: 
      /* 섹터의 단위 크기 (WORD) */
      *(WORD*) buff = 512;
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001678:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 800167a:	2300      	movs	r3, #0
 800167c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001680:	e055      	b.n	800172e <SD_disk_ioctl+0x242>
      
    case CTRL_SYNC: 
      /* 쓰기 동기화 */
      if (SD_ReadyWait() == 0xFF)
 8001682:	f7ff fbe9 	bl	8000e58 <SD_ReadyWait>
 8001686:	4603      	mov	r3, r0
 8001688:	2bff      	cmp	r3, #255	; 0xff
 800168a:	d14b      	bne.n	8001724 <SD_disk_ioctl+0x238>
        res = RES_OK;
 800168c:	2300      	movs	r3, #0
 800168e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001692:	e047      	b.n	8001724 <SD_disk_ioctl+0x238>
      
    case MMC_GET_CSD: 
      /* CSD 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8001694:	2100      	movs	r1, #0
 8001696:	2049      	movs	r0, #73	; 0x49
 8001698:	f7ff fce8 	bl	800106c <SD_SendCmd>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d142      	bne.n	8001728 <SD_disk_ioctl+0x23c>
 80016a2:	2110      	movs	r1, #16
 80016a4:	6a38      	ldr	r0, [r7, #32]
 80016a6:	f7ff fc57 	bl	8000f58 <SD_RxDataBlock>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d03b      	beq.n	8001728 <SD_disk_ioctl+0x23c>
        res = RES_OK;
 80016b0:	2300      	movs	r3, #0
 80016b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80016b6:	e037      	b.n	8001728 <SD_disk_ioctl+0x23c>
      
    case MMC_GET_CID: 
      /* CID 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 80016b8:	2100      	movs	r1, #0
 80016ba:	204a      	movs	r0, #74	; 0x4a
 80016bc:	f7ff fcd6 	bl	800106c <SD_SendCmd>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d132      	bne.n	800172c <SD_disk_ioctl+0x240>
 80016c6:	2110      	movs	r1, #16
 80016c8:	6a38      	ldr	r0, [r7, #32]
 80016ca:	f7ff fc45 	bl	8000f58 <SD_RxDataBlock>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d02b      	beq.n	800172c <SD_disk_ioctl+0x240>
        res = RES_OK;
 80016d4:	2300      	movs	r3, #0
 80016d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80016da:	e027      	b.n	800172c <SD_disk_ioctl+0x240>
      
    case MMC_GET_OCR: 
      /* OCR 정보 수신 (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0) 
 80016dc:	2100      	movs	r1, #0
 80016de:	207a      	movs	r0, #122	; 0x7a
 80016e0:	f7ff fcc4 	bl	800106c <SD_SendCmd>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d116      	bne.n	8001718 <SD_disk_ioctl+0x22c>
      {         
        for (n = 0; n < 4; n++)
 80016ea:	2300      	movs	r3, #0
 80016ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80016f0:	e00b      	b.n	800170a <SD_disk_ioctl+0x21e>
        {
          *ptr++ = SPI_RxByte();
 80016f2:	6a3c      	ldr	r4, [r7, #32]
 80016f4:	1c63      	adds	r3, r4, #1
 80016f6:	623b      	str	r3, [r7, #32]
 80016f8:	f7ff fb82 	bl	8000e00 <SPI_RxByte>
 80016fc:	4603      	mov	r3, r0
 80016fe:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001700:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001704:	3301      	adds	r3, #1
 8001706:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800170a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800170e:	2b03      	cmp	r3, #3
 8001710:	d9ef      	bls.n	80016f2 <SD_disk_ioctl+0x206>
        }
        
        res = RES_OK;
 8001712:	2300      	movs	r3, #0
 8001714:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }     
      
    default:
      res = RES_PARERR;
 8001718:	2304      	movs	r3, #4
 800171a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800171e:	e006      	b.n	800172e <SD_disk_ioctl+0x242>
      break;
 8001720:	bf00      	nop
 8001722:	e004      	b.n	800172e <SD_disk_ioctl+0x242>
      break;
 8001724:	bf00      	nop
 8001726:	e002      	b.n	800172e <SD_disk_ioctl+0x242>
      break;
 8001728:	bf00      	nop
 800172a:	e000      	b.n	800172e <SD_disk_ioctl+0x242>
      break;
 800172c:	bf00      	nop
    }
    
    DESELECT();
 800172e:	f7ff fb41 	bl	8000db4 <DESELECT>
    SPI_RxByte();
 8001732:	f7ff fb65 	bl	8000e00 <SPI_RxByte>
  }
  
  return res;
 8001736:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800173a:	4618      	mov	r0, r3
 800173c:	372c      	adds	r7, #44	; 0x2c
 800173e:	46bd      	mov	sp, r7
 8001740:	bd90      	pop	{r4, r7, pc}
 8001742:	bf00      	nop
 8001744:	20000000 	.word	0x20000000

08001748 <send_uart>:

FATFS *pfs;
DWORD fre_clust;
uint32_t total, free_space;

void send_uart(char *string) {
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen(string);
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7fe fd5d 	bl	8000210 <strlen>
 8001756:	4603      	mov	r3, r0
 8001758:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart1, (uint8_t*) string, len, 2000);
 800175a:	7bfb      	ldrb	r3, [r7, #15]
 800175c:	b29a      	uxth	r2, r3
 800175e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001762:	6879      	ldr	r1, [r7, #4]
 8001764:	4803      	ldr	r0, [pc, #12]	; (8001774 <send_uart+0x2c>)
 8001766:	f003 fc16 	bl	8004f96 <HAL_UART_Transmit>
}
 800176a:	bf00      	nop
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	20001388 	.word	0x20001388

08001778 <bufclear>:
	while (*buf++ != '\0')
		i++;
	return i;
}

void bufclear(void) {
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
	for (int i = 0; i < 1024; i++) {
 800177e:	2300      	movs	r3, #0
 8001780:	607b      	str	r3, [r7, #4]
 8001782:	e007      	b.n	8001794 <bufclear+0x1c>
		buffer[i] = '\0';
 8001784:	4a08      	ldr	r2, [pc, #32]	; (80017a8 <bufclear+0x30>)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	2200      	movs	r2, #0
 800178c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 1024; i++) {
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	3301      	adds	r3, #1
 8001792:	607b      	str	r3, [r7, #4]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800179a:	dbf3      	blt.n	8001784 <bufclear+0xc>
	}
}
 800179c:	bf00      	nop
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	200013c8 	.word	0x200013c8

080017ac <HAL_TIM_PeriodElapsedCallback>:

//Function called by 50Hz timer interrupt
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
	A0=raw_A0;
 80017b4:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a06      	ldr	r2, [pc, #24]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80017ba:	6013      	str	r3, [r2, #0]
	A1=raw_A1;
 80017bc:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a06      	ldr	r2, [pc, #24]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x30>)
 80017c2:	6013      	str	r3, [r2, #0]
}
 80017c4:	bf00      	nop
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr
 80017d0:	20001330 	.word	0x20001330
 80017d4:	20001334 	.word	0x20001334
 80017d8:	200002f4 	.word	0x200002f4
 80017dc:	20004900 	.word	0x20004900

080017e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017e0:	b590      	push	{r4, r7, lr}
 80017e2:	f5ad 5d00 	sub.w	sp, sp, #8192	; 0x2000
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017ea:	f000 fd8f 	bl	800230c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017ee:	f000 f8dd 	bl	80019ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017f2:	f000 fa5d 	bl	8001cb0 <MX_GPIO_Init>
  MX_DMA_Init();
 80017f6:	f000 fa3b 	bl	8001c70 <MX_DMA_Init>
  MX_ADC1_Init();
 80017fa:	f000 f943 	bl	8001a84 <MX_ADC1_Init>
  MX_SPI1_Init();
 80017fe:	f000 f9a1 	bl	8001b44 <MX_SPI1_Init>
  MX_TIM6_Init();
 8001802:	f000 f9d5 	bl	8001bb0 <MX_TIM6_Init>
  MX_FATFS_Init();
 8001806:	f004 f825 	bl	8005854 <MX_FATFS_Init>
  MX_USART1_UART_Init();
 800180a:	f000 fa07 	bl	8001c1c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	//Enable timer interrupts
	HAL_TIM_Base_Start_IT(&htim6);
 800180e:	4853      	ldr	r0, [pc, #332]	; (800195c <main+0x17c>)
 8001810:	f003 f8ef 	bl	80049f2 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buf, ADC_BUF_LEN);
 8001814:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001818:	4951      	ldr	r1, [pc, #324]	; (8001960 <main+0x180>)
 800181a:	4852      	ldr	r0, [pc, #328]	; (8001964 <main+0x184>)
 800181c:	f000 fe2c 	bl	8002478 <HAL_ADC_Start_DMA>
	//Mount SD Card
	fresult = f_mount(&fs, "", 0);
 8001820:	2200      	movs	r2, #0
 8001822:	4951      	ldr	r1, [pc, #324]	; (8001968 <main+0x188>)
 8001824:	4851      	ldr	r0, [pc, #324]	; (800196c <main+0x18c>)
 8001826:	f006 fa5b 	bl	8007ce0 <f_mount>
 800182a:	4603      	mov	r3, r0
 800182c:	461a      	mov	r2, r3
 800182e:	4b50      	ldr	r3, [pc, #320]	; (8001970 <main+0x190>)
 8001830:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 8001832:	4b4f      	ldr	r3, [pc, #316]	; (8001970 <main+0x190>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d003      	beq.n	8001842 <main+0x62>
		send_uart("error mounting SD CARD.... \n");
 800183a:	484e      	ldr	r0, [pc, #312]	; (8001974 <main+0x194>)
 800183c:	f7ff ff84 	bl	8001748 <send_uart>
 8001840:	e002      	b.n	8001848 <main+0x68>
	else
		send_uart("SD CARD mounted....\n");
 8001842:	484d      	ldr	r0, [pc, #308]	; (8001978 <main+0x198>)
 8001844:	f7ff ff80 	bl	8001748 <send_uart>

	//Get total and free space
	f_getfree("", &fre_clust, &pfs);
 8001848:	4a4c      	ldr	r2, [pc, #304]	; (800197c <main+0x19c>)
 800184a:	494d      	ldr	r1, [pc, #308]	; (8001980 <main+0x1a0>)
 800184c:	4846      	ldr	r0, [pc, #280]	; (8001968 <main+0x188>)
 800184e:	f006 fe95 	bl	800857c <f_getfree>
	total = (uint32_t) ((pfs->n_fatent - 2) * pfs->csize * 0.5);
 8001852:	4b4a      	ldr	r3, [pc, #296]	; (800197c <main+0x19c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	69db      	ldr	r3, [r3, #28]
 8001858:	3b02      	subs	r3, #2
 800185a:	4a48      	ldr	r2, [pc, #288]	; (800197c <main+0x19c>)
 800185c:	6812      	ldr	r2, [r2, #0]
 800185e:	8952      	ldrh	r2, [r2, #10]
 8001860:	fb02 f303 	mul.w	r3, r2, r3
 8001864:	4618      	mov	r0, r3
 8001866:	f7fe fe6d 	bl	8000544 <__aeabi_ui2d>
 800186a:	f04f 0200 	mov.w	r2, #0
 800186e:	4b45      	ldr	r3, [pc, #276]	; (8001984 <main+0x1a4>)
 8001870:	f7fe fee2 	bl	8000638 <__aeabi_dmul>
 8001874:	4603      	mov	r3, r0
 8001876:	460c      	mov	r4, r1
 8001878:	4618      	mov	r0, r3
 800187a:	4621      	mov	r1, r4
 800187c:	f7ff f8ee 	bl	8000a5c <__aeabi_d2uiz>
 8001880:	4602      	mov	r2, r0
 8001882:	4b41      	ldr	r3, [pc, #260]	; (8001988 <main+0x1a8>)
 8001884:	601a      	str	r2, [r3, #0]
	bufclear();
 8001886:	f7ff ff77 	bl	8001778 <bufclear>
	free_space = (uint32_t) (fre_clust * pfs->csize * 0.5);
 800188a:	4b3c      	ldr	r3, [pc, #240]	; (800197c <main+0x19c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	895b      	ldrh	r3, [r3, #10]
 8001890:	461a      	mov	r2, r3
 8001892:	4b3b      	ldr	r3, [pc, #236]	; (8001980 <main+0x1a0>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	fb03 f302 	mul.w	r3, r3, r2
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fe52 	bl	8000544 <__aeabi_ui2d>
 80018a0:	f04f 0200 	mov.w	r2, #0
 80018a4:	4b37      	ldr	r3, [pc, #220]	; (8001984 <main+0x1a4>)
 80018a6:	f7fe fec7 	bl	8000638 <__aeabi_dmul>
 80018aa:	4603      	mov	r3, r0
 80018ac:	460c      	mov	r4, r1
 80018ae:	4618      	mov	r0, r3
 80018b0:	4621      	mov	r1, r4
 80018b2:	f7ff f8d3 	bl	8000a5c <__aeabi_d2uiz>
 80018b6:	4602      	mov	r2, r0
 80018b8:	4b34      	ldr	r3, [pc, #208]	; (800198c <main+0x1ac>)
 80018ba:	601a      	str	r2, [r3, #0]

	fresult = f_open(&fil, "file5.txt", FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 80018bc:	2213      	movs	r2, #19
 80018be:	4934      	ldr	r1, [pc, #208]	; (8001990 <main+0x1b0>)
 80018c0:	4834      	ldr	r0, [pc, #208]	; (8001994 <main+0x1b4>)
 80018c2:	f006 fa53 	bl	8007d6c <f_open>
 80018c6:	4603      	mov	r3, r0
 80018c8:	461a      	mov	r2, r3
 80018ca:	4b29      	ldr	r3, [pc, #164]	; (8001970 <main+0x190>)
 80018cc:	701a      	strb	r2, [r3, #0]
	fresult = f_write(&fil, "testing", 7, &bw);
 80018ce:	4b32      	ldr	r3, [pc, #200]	; (8001998 <main+0x1b8>)
 80018d0:	2207      	movs	r2, #7
 80018d2:	4932      	ldr	r1, [pc, #200]	; (800199c <main+0x1bc>)
 80018d4:	482f      	ldr	r0, [pc, #188]	; (8001994 <main+0x1b4>)
 80018d6:	f006 fc15 	bl	8008104 <f_write>
 80018da:	4603      	mov	r3, r0
 80018dc:	461a      	mov	r2, r3
 80018de:	4b24      	ldr	r3, [pc, #144]	; (8001970 <main+0x190>)
 80018e0:	701a      	strb	r2, [r3, #0]
	f_close(&fil);
 80018e2:	482c      	ldr	r0, [pc, #176]	; (8001994 <main+0x1b4>)
 80018e4:	f006 fe20 	bl	8008528 <f_close>

	int count = 0;
 80018e8:	2300      	movs	r3, #0
 80018ea:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80018ee:	f102 0204 	add.w	r2, r2, #4
 80018f2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		sprintf(test, "%d\n", A0);
 80018f4:	4b2a      	ldr	r3, [pc, #168]	; (80019a0 <main+0x1c0>)
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	f107 0308 	add.w	r3, r7, #8
 80018fc:	3b04      	subs	r3, #4
 80018fe:	4929      	ldr	r1, [pc, #164]	; (80019a4 <main+0x1c4>)
 8001900:	4618      	mov	r0, r3
 8001902:	f007 f845 	bl	8008990 <siprintf>
		fresult = f_open(&fil, "test7.txt",
 8001906:	2233      	movs	r2, #51	; 0x33
 8001908:	4927      	ldr	r1, [pc, #156]	; (80019a8 <main+0x1c8>)
 800190a:	4822      	ldr	r0, [pc, #136]	; (8001994 <main+0x1b4>)
 800190c:	f006 fa2e 	bl	8007d6c <f_open>
 8001910:	4603      	mov	r3, r0
 8001912:	461a      	mov	r2, r3
 8001914:	4b16      	ldr	r3, [pc, #88]	; (8001970 <main+0x190>)
 8001916:	701a      	strb	r2, [r3, #0]
				FA_OPEN_APPEND | FA_READ | FA_WRITE);
		fresult = f_write(&fil, test, strlen(test), &bw);
 8001918:	f107 0308 	add.w	r3, r7, #8
 800191c:	3b04      	subs	r3, #4
 800191e:	4618      	mov	r0, r3
 8001920:	f7fe fc76 	bl	8000210 <strlen>
 8001924:	4602      	mov	r2, r0
 8001926:	f107 0108 	add.w	r1, r7, #8
 800192a:	3904      	subs	r1, #4
 800192c:	4b1a      	ldr	r3, [pc, #104]	; (8001998 <main+0x1b8>)
 800192e:	4819      	ldr	r0, [pc, #100]	; (8001994 <main+0x1b4>)
 8001930:	f006 fbe8 	bl	8008104 <f_write>
 8001934:	4603      	mov	r3, r0
 8001936:	461a      	mov	r2, r3
 8001938:	4b0d      	ldr	r3, [pc, #52]	; (8001970 <main+0x190>)
 800193a:	701a      	strb	r2, [r3, #0]
		f_close(&fil);
 800193c:	4815      	ldr	r0, [pc, #84]	; (8001994 <main+0x1b4>)
 800193e:	f006 fdf3 	bl	8008528 <f_close>
		count++;
 8001942:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001946:	f103 0304 	add.w	r3, r3, #4
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	3301      	adds	r3, #1
 800194e:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 8001952:	f102 0204 	add.w	r2, r2, #4
 8001956:	6013      	str	r3, [r2, #0]
	while (1) {
 8001958:	e7cc      	b.n	80018f4 <main+0x114>
 800195a:	bf00      	nop
 800195c:	20001828 	.word	0x20001828
 8001960:	200018cc 	.word	0x200018cc
 8001964:	2000133c 	.word	0x2000133c
 8001968:	080091b4 	.word	0x080091b4
 800196c:	200002f8 	.word	0x200002f8
 8001970:	20001870 	.word	0x20001870
 8001974:	080091b8 	.word	0x080091b8
 8001978:	080091d8 	.word	0x080091d8
 800197c:	2000186c 	.word	0x2000186c
 8001980:	200002f0 	.word	0x200002f0
 8001984:	3fe00000 	.word	0x3fe00000
 8001988:	200038cc 	.word	0x200038cc
 800198c:	20001384 	.word	0x20001384
 8001990:	080091f0 	.word	0x080091f0
 8001994:	200038d0 	.word	0x200038d0
 8001998:	20001868 	.word	0x20001868
 800199c:	080091fc 	.word	0x080091fc
 80019a0:	20001334 	.word	0x20001334
 80019a4:	08009204 	.word	0x08009204
 80019a8:	08009208 	.word	0x08009208

080019ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b094      	sub	sp, #80	; 0x50
 80019b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019b2:	f107 031c 	add.w	r3, r7, #28
 80019b6:	2234      	movs	r2, #52	; 0x34
 80019b8:	2100      	movs	r1, #0
 80019ba:	4618      	mov	r0, r3
 80019bc:	f006 ffe0 	bl	8008980 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019c0:	f107 0308 	add.w	r3, r7, #8
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019d0:	2300      	movs	r3, #0
 80019d2:	607b      	str	r3, [r7, #4]
 80019d4:	4b29      	ldr	r3, [pc, #164]	; (8001a7c <SystemClock_Config+0xd0>)
 80019d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d8:	4a28      	ldr	r2, [pc, #160]	; (8001a7c <SystemClock_Config+0xd0>)
 80019da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019de:	6413      	str	r3, [r2, #64]	; 0x40
 80019e0:	4b26      	ldr	r3, [pc, #152]	; (8001a7c <SystemClock_Config+0xd0>)
 80019e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e8:	607b      	str	r3, [r7, #4]
 80019ea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80019ec:	2300      	movs	r3, #0
 80019ee:	603b      	str	r3, [r7, #0]
 80019f0:	4b23      	ldr	r3, [pc, #140]	; (8001a80 <SystemClock_Config+0xd4>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80019f8:	4a21      	ldr	r2, [pc, #132]	; (8001a80 <SystemClock_Config+0xd4>)
 80019fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019fe:	6013      	str	r3, [r2, #0]
 8001a00:	4b1f      	ldr	r3, [pc, #124]	; (8001a80 <SystemClock_Config+0xd4>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a08:	603b      	str	r3, [r7, #0]
 8001a0a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a10:	2301      	movs	r3, #1
 8001a12:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a14:	2310      	movs	r3, #16
 8001a16:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a20:	2308      	movs	r3, #8
 8001a22:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001a24:	2348      	movs	r3, #72	; 0x48
 8001a26:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a28:	2302      	movs	r3, #2
 8001a2a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001a30:	2302      	movs	r3, #2
 8001a32:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a34:	f107 031c 	add.w	r3, r7, #28
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f002 f961 	bl	8003d00 <HAL_RCC_OscConfig>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001a44:	f000 fa00 	bl	8001e48 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a48:	230f      	movs	r3, #15
 8001a4a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a50:	2300      	movs	r3, #0
 8001a52:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a58:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a5e:	f107 0308 	add.w	r3, r7, #8
 8001a62:	2102      	movs	r1, #2
 8001a64:	4618      	mov	r0, r3
 8001a66:	f001 fedf 	bl	8003828 <HAL_RCC_ClockConfig>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001a70:	f000 f9ea 	bl	8001e48 <Error_Handler>
  }
}
 8001a74:	bf00      	nop
 8001a76:	3750      	adds	r7, #80	; 0x50
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	40007000 	.word	0x40007000

08001a84 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a8a:	463b      	mov	r3, r7
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8001a96:	4b28      	ldr	r3, [pc, #160]	; (8001b38 <MX_ADC1_Init+0xb4>)
 8001a98:	4a28      	ldr	r2, [pc, #160]	; (8001b3c <MX_ADC1_Init+0xb8>)
 8001a9a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001a9c:	4b26      	ldr	r3, [pc, #152]	; (8001b38 <MX_ADC1_Init+0xb4>)
 8001a9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001aa2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001aa4:	4b24      	ldr	r3, [pc, #144]	; (8001b38 <MX_ADC1_Init+0xb4>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001aaa:	4b23      	ldr	r3, [pc, #140]	; (8001b38 <MX_ADC1_Init+0xb4>)
 8001aac:	2201      	movs	r2, #1
 8001aae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001ab0:	4b21      	ldr	r3, [pc, #132]	; (8001b38 <MX_ADC1_Init+0xb4>)
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ab6:	4b20      	ldr	r3, [pc, #128]	; (8001b38 <MX_ADC1_Init+0xb4>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001abe:	4b1e      	ldr	r3, [pc, #120]	; (8001b38 <MX_ADC1_Init+0xb4>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ac4:	4b1c      	ldr	r3, [pc, #112]	; (8001b38 <MX_ADC1_Init+0xb4>)
 8001ac6:	4a1e      	ldr	r2, [pc, #120]	; (8001b40 <MX_ADC1_Init+0xbc>)
 8001ac8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001aca:	4b1b      	ldr	r3, [pc, #108]	; (8001b38 <MX_ADC1_Init+0xb4>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001ad0:	4b19      	ldr	r3, [pc, #100]	; (8001b38 <MX_ADC1_Init+0xb4>)
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001ad6:	4b18      	ldr	r3, [pc, #96]	; (8001b38 <MX_ADC1_Init+0xb4>)
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ade:	4b16      	ldr	r3, [pc, #88]	; (8001b38 <MX_ADC1_Init+0xb4>)
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ae4:	4814      	ldr	r0, [pc, #80]	; (8001b38 <MX_ADC1_Init+0xb4>)
 8001ae6:	f000 fc83 	bl	80023f0 <HAL_ADC_Init>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001af0:	f000 f9aa 	bl	8001e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001af4:	2303      	movs	r3, #3
 8001af6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001af8:	2301      	movs	r3, #1
 8001afa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001afc:	2300      	movs	r3, #0
 8001afe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b00:	463b      	mov	r3, r7
 8001b02:	4619      	mov	r1, r3
 8001b04:	480c      	ldr	r0, [pc, #48]	; (8001b38 <MX_ADC1_Init+0xb4>)
 8001b06:	f000 fdb3 	bl	8002670 <HAL_ADC_ConfigChannel>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001b10:	f000 f99a 	bl	8001e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001b14:	230a      	movs	r3, #10
 8001b16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b1c:	463b      	mov	r3, r7
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4805      	ldr	r0, [pc, #20]	; (8001b38 <MX_ADC1_Init+0xb4>)
 8001b22:	f000 fda5 	bl	8002670 <HAL_ADC_ConfigChannel>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001b2c:	f000 f98c 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b30:	bf00      	nop
 8001b32:	3710      	adds	r7, #16
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	2000133c 	.word	0x2000133c
 8001b3c:	40012000 	.word	0x40012000
 8001b40:	0f000001 	.word	0x0f000001

08001b44 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b48:	4b17      	ldr	r3, [pc, #92]	; (8001ba8 <MX_SPI1_Init+0x64>)
 8001b4a:	4a18      	ldr	r2, [pc, #96]	; (8001bac <MX_SPI1_Init+0x68>)
 8001b4c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b4e:	4b16      	ldr	r3, [pc, #88]	; (8001ba8 <MX_SPI1_Init+0x64>)
 8001b50:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b54:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b56:	4b14      	ldr	r3, [pc, #80]	; (8001ba8 <MX_SPI1_Init+0x64>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b5c:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <MX_SPI1_Init+0x64>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b62:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <MX_SPI1_Init+0x64>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b68:	4b0f      	ldr	r3, [pc, #60]	; (8001ba8 <MX_SPI1_Init+0x64>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ba8 <MX_SPI1_Init+0x64>)
 8001b70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b74:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001b76:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <MX_SPI1_Init+0x64>)
 8001b78:	2210      	movs	r2, #16
 8001b7a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b7c:	4b0a      	ldr	r3, [pc, #40]	; (8001ba8 <MX_SPI1_Init+0x64>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b82:	4b09      	ldr	r3, [pc, #36]	; (8001ba8 <MX_SPI1_Init+0x64>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b88:	4b07      	ldr	r3, [pc, #28]	; (8001ba8 <MX_SPI1_Init+0x64>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b8e:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <MX_SPI1_Init+0x64>)
 8001b90:	220a      	movs	r2, #10
 8001b92:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b94:	4804      	ldr	r0, [pc, #16]	; (8001ba8 <MX_SPI1_Init+0x64>)
 8001b96:	f002 fb0d 	bl	80041b4 <HAL_SPI_Init>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001ba0:	f000 f952 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ba4:	bf00      	nop
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	20001874 	.word	0x20001874
 8001bac:	40013000 	.word	0x40013000

08001bb0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bb6:	463b      	mov	r3, r7
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001bbe:	4b15      	ldr	r3, [pc, #84]	; (8001c14 <MX_TIM6_Init+0x64>)
 8001bc0:	4a15      	ldr	r2, [pc, #84]	; (8001c18 <MX_TIM6_Init+0x68>)
 8001bc2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 3;
 8001bc4:	4b13      	ldr	r3, [pc, #76]	; (8001c14 <MX_TIM6_Init+0x64>)
 8001bc6:	2203      	movs	r2, #3
 8001bc8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bca:	4b12      	ldr	r3, [pc, #72]	; (8001c14 <MX_TIM6_Init+0x64>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 39999;
 8001bd0:	4b10      	ldr	r3, [pc, #64]	; (8001c14 <MX_TIM6_Init+0x64>)
 8001bd2:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8001bd6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bd8:	4b0e      	ldr	r3, [pc, #56]	; (8001c14 <MX_TIM6_Init+0x64>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001bde:	480d      	ldr	r0, [pc, #52]	; (8001c14 <MX_TIM6_Init+0x64>)
 8001be0:	f002 fedc 	bl	800499c <HAL_TIM_Base_Init>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001bea:	f000 f92d 	bl	8001e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001bee:	2320      	movs	r3, #32
 8001bf0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001bf6:	463b      	mov	r3, r7
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4806      	ldr	r0, [pc, #24]	; (8001c14 <MX_TIM6_Init+0x64>)
 8001bfc:	f003 f8ee 	bl	8004ddc <HAL_TIMEx_MasterConfigSynchronization>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001c06:	f000 f91f 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001c0a:	bf00      	nop
 8001c0c:	3708      	adds	r7, #8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	20001828 	.word	0x20001828
 8001c18:	40001000 	.word	0x40001000

08001c1c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c20:	4b11      	ldr	r3, [pc, #68]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c22:	4a12      	ldr	r2, [pc, #72]	; (8001c6c <MX_USART1_UART_Init+0x50>)
 8001c24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c26:	4b10      	ldr	r3, [pc, #64]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c2c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c2e:	4b0e      	ldr	r3, [pc, #56]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c34:	4b0c      	ldr	r3, [pc, #48]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c3a:	4b0b      	ldr	r3, [pc, #44]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c40:	4b09      	ldr	r3, [pc, #36]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c42:	220c      	movs	r2, #12
 8001c44:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c46:	4b08      	ldr	r3, [pc, #32]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c4c:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c52:	4805      	ldr	r0, [pc, #20]	; (8001c68 <MX_USART1_UART_Init+0x4c>)
 8001c54:	f003 f952 	bl	8004efc <HAL_UART_Init>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001c5e:	f000 f8f3 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	20001388 	.word	0x20001388
 8001c6c:	40011000 	.word	0x40011000

08001c70 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	607b      	str	r3, [r7, #4]
 8001c7a:	4b0c      	ldr	r3, [pc, #48]	; (8001cac <MX_DMA_Init+0x3c>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7e:	4a0b      	ldr	r2, [pc, #44]	; (8001cac <MX_DMA_Init+0x3c>)
 8001c80:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c84:	6313      	str	r3, [r2, #48]	; 0x30
 8001c86:	4b09      	ldr	r3, [pc, #36]	; (8001cac <MX_DMA_Init+0x3c>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c8e:	607b      	str	r3, [r7, #4]
 8001c90:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001c92:	2200      	movs	r2, #0
 8001c94:	2100      	movs	r1, #0
 8001c96:	2038      	movs	r0, #56	; 0x38
 8001c98:	f001 f875 	bl	8002d86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001c9c:	2038      	movs	r0, #56	; 0x38
 8001c9e:	f001 f88e 	bl	8002dbe <HAL_NVIC_EnableIRQ>

}
 8001ca2:	bf00      	nop
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40023800 	.word	0x40023800

08001cb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08a      	sub	sp, #40	; 0x28
 8001cb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb6:	f107 0314 	add.w	r3, r7, #20
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	605a      	str	r2, [r3, #4]
 8001cc0:	609a      	str	r2, [r3, #8]
 8001cc2:	60da      	str	r2, [r3, #12]
 8001cc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	613b      	str	r3, [r7, #16]
 8001cca:	4b31      	ldr	r3, [pc, #196]	; (8001d90 <MX_GPIO_Init+0xe0>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cce:	4a30      	ldr	r2, [pc, #192]	; (8001d90 <MX_GPIO_Init+0xe0>)
 8001cd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd6:	4b2e      	ldr	r3, [pc, #184]	; (8001d90 <MX_GPIO_Init+0xe0>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cde:	613b      	str	r3, [r7, #16]
 8001ce0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60fb      	str	r3, [r7, #12]
 8001ce6:	4b2a      	ldr	r3, [pc, #168]	; (8001d90 <MX_GPIO_Init+0xe0>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cea:	4a29      	ldr	r2, [pc, #164]	; (8001d90 <MX_GPIO_Init+0xe0>)
 8001cec:	f043 0304 	orr.w	r3, r3, #4
 8001cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cf2:	4b27      	ldr	r3, [pc, #156]	; (8001d90 <MX_GPIO_Init+0xe0>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf6:	f003 0304 	and.w	r3, r3, #4
 8001cfa:	60fb      	str	r3, [r7, #12]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cfe:	2300      	movs	r3, #0
 8001d00:	60bb      	str	r3, [r7, #8]
 8001d02:	4b23      	ldr	r3, [pc, #140]	; (8001d90 <MX_GPIO_Init+0xe0>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d06:	4a22      	ldr	r2, [pc, #136]	; (8001d90 <MX_GPIO_Init+0xe0>)
 8001d08:	f043 0301 	orr.w	r3, r3, #1
 8001d0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d0e:	4b20      	ldr	r3, [pc, #128]	; (8001d90 <MX_GPIO_Init+0xe0>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	60bb      	str	r3, [r7, #8]
 8001d18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	607b      	str	r3, [r7, #4]
 8001d1e:	4b1c      	ldr	r3, [pc, #112]	; (8001d90 <MX_GPIO_Init+0xe0>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	4a1b      	ldr	r2, [pc, #108]	; (8001d90 <MX_GPIO_Init+0xe0>)
 8001d24:	f043 0302 	orr.w	r3, r3, #2
 8001d28:	6313      	str	r3, [r2, #48]	; 0x30
 8001d2a:	4b19      	ldr	r3, [pc, #100]	; (8001d90 <MX_GPIO_Init+0xe0>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	607b      	str	r3, [r7, #4]
 8001d34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8001d36:	2200      	movs	r2, #0
 8001d38:	2110      	movs	r1, #16
 8001d3a:	4816      	ldr	r0, [pc, #88]	; (8001d94 <MX_GPIO_Init+0xe4>)
 8001d3c:	f001 fd5a 	bl	80037f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001d40:	2200      	movs	r2, #0
 8001d42:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8001d46:	4814      	ldr	r0, [pc, #80]	; (8001d98 <MX_GPIO_Init+0xe8>)
 8001d48:	f001 fd54 	bl	80037f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001d4c:	2310      	movs	r3, #16
 8001d4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d50:	2301      	movs	r3, #1
 8001d52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d5c:	f107 0314 	add.w	r3, r7, #20
 8001d60:	4619      	mov	r1, r3
 8001d62:	480c      	ldr	r0, [pc, #48]	; (8001d94 <MX_GPIO_Init+0xe4>)
 8001d64:	f001 fbb4 	bl	80034d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001d68:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8001d6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d76:	2300      	movs	r3, #0
 8001d78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d7a:	f107 0314 	add.w	r3, r7, #20
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4805      	ldr	r0, [pc, #20]	; (8001d98 <MX_GPIO_Init+0xe8>)
 8001d82:	f001 fba5 	bl	80034d0 <HAL_GPIO_Init>

}
 8001d86:	bf00      	nop
 8001d88:	3728      	adds	r7, #40	; 0x28
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40020800 	.word	0x40020800
 8001d98:	40020400 	.word	0x40020400

08001d9c <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001da4:	2201      	movs	r2, #1
 8001da6:	2180      	movs	r1, #128	; 0x80
 8001da8:	4803      	ldr	r0, [pc, #12]	; (8001db8 <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 8001daa:	f001 fd23 	bl	80037f4 <HAL_GPIO_WritePin>
}
 8001dae:	bf00      	nop
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	40020400 	.word	0x40020400

08001dbc <HAL_ADC_ConvCpltCallback>:

// Called when buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	2180      	movs	r1, #128	; 0x80
 8001dc8:	481a      	ldr	r0, [pc, #104]	; (8001e34 <HAL_ADC_ConvCpltCallback+0x78>)
 8001dca:	f001 fd13 	bl	80037f4 <HAL_GPIO_WritePin>
	//averaging code
	uint32_t total_A0 = 0;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	60fb      	str	r3, [r7, #12]
	uint32_t total_A1 = 0;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60bb      	str	r3, [r7, #8]
	for(i=0; i < ADC_BUF_LEN-1; i+=2)
 8001dd6:	4b18      	ldr	r3, [pc, #96]	; (8001e38 <HAL_ADC_ConvCpltCallback+0x7c>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	e017      	b.n	8001e0e <HAL_ADC_ConvCpltCallback+0x52>
	 {
		  total_A0 += adc_buf[i];
 8001dde:	4b16      	ldr	r3, [pc, #88]	; (8001e38 <HAL_ADC_ConvCpltCallback+0x7c>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a16      	ldr	r2, [pc, #88]	; (8001e3c <HAL_ADC_ConvCpltCallback+0x80>)
 8001de4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001de8:	461a      	mov	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	4413      	add	r3, r2
 8001dee:	60fb      	str	r3, [r7, #12]
		  total_A1 += adc_buf[i+1];
 8001df0:	4b11      	ldr	r3, [pc, #68]	; (8001e38 <HAL_ADC_ConvCpltCallback+0x7c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	3301      	adds	r3, #1
 8001df6:	4a11      	ldr	r2, [pc, #68]	; (8001e3c <HAL_ADC_ConvCpltCallback+0x80>)
 8001df8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	4413      	add	r3, r2
 8001e02:	60bb      	str	r3, [r7, #8]
	for(i=0; i < ADC_BUF_LEN-1; i+=2)
 8001e04:	4b0c      	ldr	r3, [pc, #48]	; (8001e38 <HAL_ADC_ConvCpltCallback+0x7c>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	3302      	adds	r3, #2
 8001e0a:	4a0b      	ldr	r2, [pc, #44]	; (8001e38 <HAL_ADC_ConvCpltCallback+0x7c>)
 8001e0c:	6013      	str	r3, [r2, #0]
 8001e0e:	4b0a      	ldr	r3, [pc, #40]	; (8001e38 <HAL_ADC_ConvCpltCallback+0x7c>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001e16:	4293      	cmp	r3, r2
 8001e18:	dde1      	ble.n	8001dde <HAL_ADC_ConvCpltCallback+0x22>
	 }
	raw_A0=total_A0/(ADC_BUF_LEN/2);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	0adb      	lsrs	r3, r3, #11
 8001e1e:	4a08      	ldr	r2, [pc, #32]	; (8001e40 <HAL_ADC_ConvCpltCallback+0x84>)
 8001e20:	6013      	str	r3, [r2, #0]
	raw_A1=total_A1/(ADC_BUF_LEN/2);
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	0adb      	lsrs	r3, r3, #11
 8001e26:	4a07      	ldr	r2, [pc, #28]	; (8001e44 <HAL_ADC_ConvCpltCallback+0x88>)
 8001e28:	6013      	str	r3, [r2, #0]
}
 8001e2a:	bf00      	nop
 8001e2c:	3710      	adds	r7, #16
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40020400 	.word	0x40020400
 8001e38:	200000a8 	.word	0x200000a8
 8001e3c:	200018cc 	.word	0x200018cc
 8001e40:	20001330 	.word	0x20001330
 8001e44:	200002f4 	.word	0x200002f4

08001e48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001e4c:	bf00      	nop
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
	...

08001e58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e5e:	2300      	movs	r3, #0
 8001e60:	607b      	str	r3, [r7, #4]
 8001e62:	4b10      	ldr	r3, [pc, #64]	; (8001ea4 <HAL_MspInit+0x4c>)
 8001e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e66:	4a0f      	ldr	r2, [pc, #60]	; (8001ea4 <HAL_MspInit+0x4c>)
 8001e68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e6e:	4b0d      	ldr	r3, [pc, #52]	; (8001ea4 <HAL_MspInit+0x4c>)
 8001e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e76:	607b      	str	r3, [r7, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	603b      	str	r3, [r7, #0]
 8001e7e:	4b09      	ldr	r3, [pc, #36]	; (8001ea4 <HAL_MspInit+0x4c>)
 8001e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e82:	4a08      	ldr	r2, [pc, #32]	; (8001ea4 <HAL_MspInit+0x4c>)
 8001e84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e88:	6413      	str	r3, [r2, #64]	; 0x40
 8001e8a:	4b06      	ldr	r3, [pc, #24]	; (8001ea4 <HAL_MspInit+0x4c>)
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e92:	603b      	str	r3, [r7, #0]
 8001e94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e96:	bf00      	nop
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	40023800 	.word	0x40023800

08001ea8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b08a      	sub	sp, #40	; 0x28
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb0:	f107 0314 	add.w	r3, r7, #20
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a3c      	ldr	r2, [pc, #240]	; (8001fb8 <HAL_ADC_MspInit+0x110>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d171      	bne.n	8001fae <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	613b      	str	r3, [r7, #16]
 8001ece:	4b3b      	ldr	r3, [pc, #236]	; (8001fbc <HAL_ADC_MspInit+0x114>)
 8001ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed2:	4a3a      	ldr	r2, [pc, #232]	; (8001fbc <HAL_ADC_MspInit+0x114>)
 8001ed4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eda:	4b38      	ldr	r3, [pc, #224]	; (8001fbc <HAL_ADC_MspInit+0x114>)
 8001edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee2:	613b      	str	r3, [r7, #16]
 8001ee4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	4b34      	ldr	r3, [pc, #208]	; (8001fbc <HAL_ADC_MspInit+0x114>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	4a33      	ldr	r2, [pc, #204]	; (8001fbc <HAL_ADC_MspInit+0x114>)
 8001ef0:	f043 0304 	orr.w	r3, r3, #4
 8001ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef6:	4b31      	ldr	r3, [pc, #196]	; (8001fbc <HAL_ADC_MspInit+0x114>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efa:	f003 0304 	and.w	r3, r3, #4
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	60bb      	str	r3, [r7, #8]
 8001f06:	4b2d      	ldr	r3, [pc, #180]	; (8001fbc <HAL_ADC_MspInit+0x114>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	4a2c      	ldr	r2, [pc, #176]	; (8001fbc <HAL_ADC_MspInit+0x114>)
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	6313      	str	r3, [r2, #48]	; 0x30
 8001f12:	4b2a      	ldr	r3, [pc, #168]	; (8001fbc <HAL_ADC_MspInit+0x114>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	60bb      	str	r3, [r7, #8]
 8001f1c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PC0     ------> ADC1_IN10
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = A1_Pin;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f22:	2303      	movs	r3, #3
 8001f24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	2300      	movs	r3, #0
 8001f28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(A1_GPIO_Port, &GPIO_InitStruct);
 8001f2a:	f107 0314 	add.w	r3, r7, #20
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4823      	ldr	r0, [pc, #140]	; (8001fc0 <HAL_ADC_MspInit+0x118>)
 8001f32:	f001 facd 	bl	80034d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = A0_Pin;
 8001f36:	2308      	movs	r3, #8
 8001f38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(A0_GPIO_Port, &GPIO_InitStruct);
 8001f42:	f107 0314 	add.w	r3, r7, #20
 8001f46:	4619      	mov	r1, r3
 8001f48:	481e      	ldr	r0, [pc, #120]	; (8001fc4 <HAL_ADC_MspInit+0x11c>)
 8001f4a:	f001 fac1 	bl	80034d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001f4e:	4b1e      	ldr	r3, [pc, #120]	; (8001fc8 <HAL_ADC_MspInit+0x120>)
 8001f50:	4a1e      	ldr	r2, [pc, #120]	; (8001fcc <HAL_ADC_MspInit+0x124>)
 8001f52:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001f54:	4b1c      	ldr	r3, [pc, #112]	; (8001fc8 <HAL_ADC_MspInit+0x120>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f5a:	4b1b      	ldr	r3, [pc, #108]	; (8001fc8 <HAL_ADC_MspInit+0x120>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f60:	4b19      	ldr	r3, [pc, #100]	; (8001fc8 <HAL_ADC_MspInit+0x120>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f66:	4b18      	ldr	r3, [pc, #96]	; (8001fc8 <HAL_ADC_MspInit+0x120>)
 8001f68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f6c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f6e:	4b16      	ldr	r3, [pc, #88]	; (8001fc8 <HAL_ADC_MspInit+0x120>)
 8001f70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f74:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f76:	4b14      	ldr	r3, [pc, #80]	; (8001fc8 <HAL_ADC_MspInit+0x120>)
 8001f78:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f7c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001f7e:	4b12      	ldr	r3, [pc, #72]	; (8001fc8 <HAL_ADC_MspInit+0x120>)
 8001f80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f84:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001f86:	4b10      	ldr	r3, [pc, #64]	; (8001fc8 <HAL_ADC_MspInit+0x120>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f8c:	4b0e      	ldr	r3, [pc, #56]	; (8001fc8 <HAL_ADC_MspInit+0x120>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f92:	480d      	ldr	r0, [pc, #52]	; (8001fc8 <HAL_ADC_MspInit+0x120>)
 8001f94:	f000 ff2e 	bl	8002df4 <HAL_DMA_Init>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001f9e:	f7ff ff53 	bl	8001e48 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a08      	ldr	r2, [pc, #32]	; (8001fc8 <HAL_ADC_MspInit+0x120>)
 8001fa6:	639a      	str	r2, [r3, #56]	; 0x38
 8001fa8:	4a07      	ldr	r2, [pc, #28]	; (8001fc8 <HAL_ADC_MspInit+0x120>)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001fae:	bf00      	nop
 8001fb0:	3728      	adds	r7, #40	; 0x28
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	40012000 	.word	0x40012000
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	40020800 	.word	0x40020800
 8001fc4:	40020000 	.word	0x40020000
 8001fc8:	200017c8 	.word	0x200017c8
 8001fcc:	40026410 	.word	0x40026410

08001fd0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08a      	sub	sp, #40	; 0x28
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd8:	f107 0314 	add.w	r3, r7, #20
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a19      	ldr	r2, [pc, #100]	; (8002054 <HAL_SPI_MspInit+0x84>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d12b      	bne.n	800204a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	613b      	str	r3, [r7, #16]
 8001ff6:	4b18      	ldr	r3, [pc, #96]	; (8002058 <HAL_SPI_MspInit+0x88>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffa:	4a17      	ldr	r2, [pc, #92]	; (8002058 <HAL_SPI_MspInit+0x88>)
 8001ffc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002000:	6453      	str	r3, [r2, #68]	; 0x44
 8002002:	4b15      	ldr	r3, [pc, #84]	; (8002058 <HAL_SPI_MspInit+0x88>)
 8002004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002006:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800200a:	613b      	str	r3, [r7, #16]
 800200c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	4b11      	ldr	r3, [pc, #68]	; (8002058 <HAL_SPI_MspInit+0x88>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002016:	4a10      	ldr	r2, [pc, #64]	; (8002058 <HAL_SPI_MspInit+0x88>)
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	6313      	str	r3, [r2, #48]	; 0x30
 800201e:	4b0e      	ldr	r3, [pc, #56]	; (8002058 <HAL_SPI_MspInit+0x88>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002022:	f003 0301 	and.w	r3, r3, #1
 8002026:	60fb      	str	r3, [r7, #12]
 8002028:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800202a:	23e0      	movs	r3, #224	; 0xe0
 800202c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202e:	2302      	movs	r3, #2
 8002030:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002036:	2303      	movs	r3, #3
 8002038:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800203a:	2305      	movs	r3, #5
 800203c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800203e:	f107 0314 	add.w	r3, r7, #20
 8002042:	4619      	mov	r1, r3
 8002044:	4805      	ldr	r0, [pc, #20]	; (800205c <HAL_SPI_MspInit+0x8c>)
 8002046:	f001 fa43 	bl	80034d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800204a:	bf00      	nop
 800204c:	3728      	adds	r7, #40	; 0x28
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40013000 	.word	0x40013000
 8002058:	40023800 	.word	0x40023800
 800205c:	40020000 	.word	0x40020000

08002060 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b084      	sub	sp, #16
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a0e      	ldr	r2, [pc, #56]	; (80020a8 <HAL_TIM_Base_MspInit+0x48>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d115      	bne.n	800209e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	60fb      	str	r3, [r7, #12]
 8002076:	4b0d      	ldr	r3, [pc, #52]	; (80020ac <HAL_TIM_Base_MspInit+0x4c>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207a:	4a0c      	ldr	r2, [pc, #48]	; (80020ac <HAL_TIM_Base_MspInit+0x4c>)
 800207c:	f043 0310 	orr.w	r3, r3, #16
 8002080:	6413      	str	r3, [r2, #64]	; 0x40
 8002082:	4b0a      	ldr	r3, [pc, #40]	; (80020ac <HAL_TIM_Base_MspInit+0x4c>)
 8002084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002086:	f003 0310 	and.w	r3, r3, #16
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800208e:	2200      	movs	r2, #0
 8002090:	2100      	movs	r1, #0
 8002092:	2036      	movs	r0, #54	; 0x36
 8002094:	f000 fe77 	bl	8002d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002098:	2036      	movs	r0, #54	; 0x36
 800209a:	f000 fe90 	bl	8002dbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800209e:	bf00      	nop
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40001000 	.word	0x40001000
 80020ac:	40023800 	.word	0x40023800

080020b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08a      	sub	sp, #40	; 0x28
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	609a      	str	r2, [r3, #8]
 80020c4:	60da      	str	r2, [r3, #12]
 80020c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a19      	ldr	r2, [pc, #100]	; (8002134 <HAL_UART_MspInit+0x84>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d12c      	bne.n	800212c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	613b      	str	r3, [r7, #16]
 80020d6:	4b18      	ldr	r3, [pc, #96]	; (8002138 <HAL_UART_MspInit+0x88>)
 80020d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020da:	4a17      	ldr	r2, [pc, #92]	; (8002138 <HAL_UART_MspInit+0x88>)
 80020dc:	f043 0310 	orr.w	r3, r3, #16
 80020e0:	6453      	str	r3, [r2, #68]	; 0x44
 80020e2:	4b15      	ldr	r3, [pc, #84]	; (8002138 <HAL_UART_MspInit+0x88>)
 80020e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e6:	f003 0310 	and.w	r3, r3, #16
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ee:	2300      	movs	r3, #0
 80020f0:	60fb      	str	r3, [r7, #12]
 80020f2:	4b11      	ldr	r3, [pc, #68]	; (8002138 <HAL_UART_MspInit+0x88>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f6:	4a10      	ldr	r2, [pc, #64]	; (8002138 <HAL_UART_MspInit+0x88>)
 80020f8:	f043 0301 	orr.w	r3, r3, #1
 80020fc:	6313      	str	r3, [r2, #48]	; 0x30
 80020fe:	4b0e      	ldr	r3, [pc, #56]	; (8002138 <HAL_UART_MspInit+0x88>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	60fb      	str	r3, [r7, #12]
 8002108:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800210a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800210e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002110:	2302      	movs	r3, #2
 8002112:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002114:	2301      	movs	r3, #1
 8002116:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002118:	2303      	movs	r3, #3
 800211a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800211c:	2307      	movs	r3, #7
 800211e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002120:	f107 0314 	add.w	r3, r7, #20
 8002124:	4619      	mov	r1, r3
 8002126:	4805      	ldr	r0, [pc, #20]	; (800213c <HAL_UART_MspInit+0x8c>)
 8002128:	f001 f9d2 	bl	80034d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800212c:	bf00      	nop
 800212e:	3728      	adds	r7, #40	; 0x28
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40011000 	.word	0x40011000
 8002138:	40023800 	.word	0x40023800
 800213c:	40020000 	.word	0x40020000

08002140 <SDTimerHandler>:
/* USER CODE BEGIN 0 */

volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimerHandler(void) {
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
	if (Timer1 > 0)
 8002144:	4b0e      	ldr	r3, [pc, #56]	; (8002180 <SDTimerHandler+0x40>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2b00      	cmp	r3, #0
 800214c:	d006      	beq.n	800215c <SDTimerHandler+0x1c>
		Timer1--;
 800214e:	4b0c      	ldr	r3, [pc, #48]	; (8002180 <SDTimerHandler+0x40>)
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	b2db      	uxtb	r3, r3
 8002154:	3b01      	subs	r3, #1
 8002156:	b2da      	uxtb	r2, r3
 8002158:	4b09      	ldr	r3, [pc, #36]	; (8002180 <SDTimerHandler+0x40>)
 800215a:	701a      	strb	r2, [r3, #0]
	if (Timer2 > 0)
 800215c:	4b09      	ldr	r3, [pc, #36]	; (8002184 <SDTimerHandler+0x44>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b00      	cmp	r3, #0
 8002164:	d006      	beq.n	8002174 <SDTimerHandler+0x34>
		Timer2--;
 8002166:	4b07      	ldr	r3, [pc, #28]	; (8002184 <SDTimerHandler+0x44>)
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	b2db      	uxtb	r3, r3
 800216c:	3b01      	subs	r3, #1
 800216e:	b2da      	uxtb	r2, r3
 8002170:	4b04      	ldr	r3, [pc, #16]	; (8002184 <SDTimerHandler+0x44>)
 8002172:	701a      	strb	r2, [r3, #0]
}
 8002174:	bf00      	nop
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	20004905 	.word	0x20004905
 8002184:	20004904 	.word	0x20004904

08002188 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800218c:	bf00      	nop
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr

08002196 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002196:	b480      	push	{r7}
 8002198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800219a:	e7fe      	b.n	800219a <HardFault_Handler+0x4>

0800219c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021a0:	e7fe      	b.n	80021a0 <MemManage_Handler+0x4>

080021a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021a2:	b480      	push	{r7}
 80021a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021a6:	e7fe      	b.n	80021a6 <BusFault_Handler+0x4>

080021a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021ac:	e7fe      	b.n	80021ac <UsageFault_Handler+0x4>

080021ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021ae:	b480      	push	{r7}
 80021b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021b2:	bf00      	nop
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021c0:	bf00      	nop
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr

080021ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021ca:	b480      	push	{r7}
 80021cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021ce:	bf00      	nop
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 80021dc:	4b0a      	ldr	r3, [pc, #40]	; (8002208 <SysTick_Handler+0x30>)
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	3301      	adds	r3, #1
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	4b08      	ldr	r3, [pc, #32]	; (8002208 <SysTick_Handler+0x30>)
 80021e8:	701a      	strb	r2, [r3, #0]
	if (FatFsCnt >= 10){
 80021ea:	4b07      	ldr	r3, [pc, #28]	; (8002208 <SysTick_Handler+0x30>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	2b09      	cmp	r3, #9
 80021f2:	d904      	bls.n	80021fe <SysTick_Handler+0x26>
		FatFsCnt = 0;
 80021f4:	4b04      	ldr	r3, [pc, #16]	; (8002208 <SysTick_Handler+0x30>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	701a      	strb	r2, [r3, #0]
		SDTimerHandler();
 80021fa:	f7ff ffa1 	bl	8002140 <SDTimerHandler>
	}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021fe:	f000 f8d7 	bl	80023b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	200000ac 	.word	0x200000ac

0800220c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002210:	4802      	ldr	r0, [pc, #8]	; (800221c <TIM6_DAC_IRQHandler+0x10>)
 8002212:	f002 fc12 	bl	8004a3a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20001828 	.word	0x20001828

08002220 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002224:	4802      	ldr	r0, [pc, #8]	; (8002230 <DMA2_Stream0_IRQHandler+0x10>)
 8002226:	f000 feeb 	bl	8003000 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800222a:	bf00      	nop
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	200017c8 	.word	0x200017c8

08002234 <_sbrk>:
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	4b11      	ldr	r3, [pc, #68]	; (8002284 <_sbrk+0x50>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d102      	bne.n	800224a <_sbrk+0x16>
 8002244:	4b0f      	ldr	r3, [pc, #60]	; (8002284 <_sbrk+0x50>)
 8002246:	4a10      	ldr	r2, [pc, #64]	; (8002288 <_sbrk+0x54>)
 8002248:	601a      	str	r2, [r3, #0]
 800224a:	4b0e      	ldr	r3, [pc, #56]	; (8002284 <_sbrk+0x50>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	60fb      	str	r3, [r7, #12]
 8002250:	4b0c      	ldr	r3, [pc, #48]	; (8002284 <_sbrk+0x50>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4413      	add	r3, r2
 8002258:	466a      	mov	r2, sp
 800225a:	4293      	cmp	r3, r2
 800225c:	d907      	bls.n	800226e <_sbrk+0x3a>
 800225e:	f006 fb65 	bl	800892c <__errno>
 8002262:	4602      	mov	r2, r0
 8002264:	230c      	movs	r3, #12
 8002266:	6013      	str	r3, [r2, #0]
 8002268:	f04f 33ff 	mov.w	r3, #4294967295
 800226c:	e006      	b.n	800227c <_sbrk+0x48>
 800226e:	4b05      	ldr	r3, [pc, #20]	; (8002284 <_sbrk+0x50>)
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4413      	add	r3, r2
 8002276:	4a03      	ldr	r2, [pc, #12]	; (8002284 <_sbrk+0x50>)
 8002278:	6013      	str	r3, [r2, #0]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	4618      	mov	r0, r3
 800227e:	3710      	adds	r7, #16
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	200000b0 	.word	0x200000b0
 8002288:	20006980 	.word	0x20006980

0800228c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002290:	4b08      	ldr	r3, [pc, #32]	; (80022b4 <SystemInit+0x28>)
 8002292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002296:	4a07      	ldr	r2, [pc, #28]	; (80022b4 <SystemInit+0x28>)
 8002298:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800229c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80022a0:	4b04      	ldr	r3, [pc, #16]	; (80022b4 <SystemInit+0x28>)
 80022a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022a6:	609a      	str	r2, [r3, #8]
#endif
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	e000ed00 	.word	0xe000ed00

080022b8 <Reset_Handler>:
 80022b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022f0 <LoopFillZerobss+0x14>
 80022bc:	2100      	movs	r1, #0
 80022be:	e003      	b.n	80022c8 <LoopCopyDataInit>

080022c0 <CopyDataInit>:
 80022c0:	4b0c      	ldr	r3, [pc, #48]	; (80022f4 <LoopFillZerobss+0x18>)
 80022c2:	585b      	ldr	r3, [r3, r1]
 80022c4:	5043      	str	r3, [r0, r1]
 80022c6:	3104      	adds	r1, #4

080022c8 <LoopCopyDataInit>:
 80022c8:	480b      	ldr	r0, [pc, #44]	; (80022f8 <LoopFillZerobss+0x1c>)
 80022ca:	4b0c      	ldr	r3, [pc, #48]	; (80022fc <LoopFillZerobss+0x20>)
 80022cc:	1842      	adds	r2, r0, r1
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d3f6      	bcc.n	80022c0 <CopyDataInit>
 80022d2:	4a0b      	ldr	r2, [pc, #44]	; (8002300 <LoopFillZerobss+0x24>)
 80022d4:	e002      	b.n	80022dc <LoopFillZerobss>

080022d6 <FillZerobss>:
 80022d6:	2300      	movs	r3, #0
 80022d8:	f842 3b04 	str.w	r3, [r2], #4

080022dc <LoopFillZerobss>:
 80022dc:	4b09      	ldr	r3, [pc, #36]	; (8002304 <LoopFillZerobss+0x28>)
 80022de:	429a      	cmp	r2, r3
 80022e0:	d3f9      	bcc.n	80022d6 <FillZerobss>
 80022e2:	f7ff ffd3 	bl	800228c <SystemInit>
 80022e6:	f006 fb27 	bl	8008938 <__libc_init_array>
 80022ea:	f7ff fa79 	bl	80017e0 <main>
 80022ee:	4770      	bx	lr
 80022f0:	20020000 	.word	0x20020000
 80022f4:	08009700 	.word	0x08009700
 80022f8:	20000000 	.word	0x20000000
 80022fc:	20000088 	.word	0x20000088
 8002300:	20000088 	.word	0x20000088
 8002304:	20006980 	.word	0x20006980

08002308 <ADC_IRQHandler>:
 8002308:	e7fe      	b.n	8002308 <ADC_IRQHandler>
	...

0800230c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002310:	4b0e      	ldr	r3, [pc, #56]	; (800234c <HAL_Init+0x40>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a0d      	ldr	r2, [pc, #52]	; (800234c <HAL_Init+0x40>)
 8002316:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800231a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800231c:	4b0b      	ldr	r3, [pc, #44]	; (800234c <HAL_Init+0x40>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a0a      	ldr	r2, [pc, #40]	; (800234c <HAL_Init+0x40>)
 8002322:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002326:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002328:	4b08      	ldr	r3, [pc, #32]	; (800234c <HAL_Init+0x40>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a07      	ldr	r2, [pc, #28]	; (800234c <HAL_Init+0x40>)
 800232e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002332:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002334:	2003      	movs	r0, #3
 8002336:	f000 fd1b 	bl	8002d70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800233a:	2000      	movs	r0, #0
 800233c:	f000 f808 	bl	8002350 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002340:	f7ff fd8a 	bl	8001e58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	40023c00 	.word	0x40023c00

08002350 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002358:	4b12      	ldr	r3, [pc, #72]	; (80023a4 <HAL_InitTick+0x54>)
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	4b12      	ldr	r3, [pc, #72]	; (80023a8 <HAL_InitTick+0x58>)
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	4619      	mov	r1, r3
 8002362:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002366:	fbb3 f3f1 	udiv	r3, r3, r1
 800236a:	fbb2 f3f3 	udiv	r3, r2, r3
 800236e:	4618      	mov	r0, r3
 8002370:	f000 fd33 	bl	8002dda <HAL_SYSTICK_Config>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e00e      	b.n	800239c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2b0f      	cmp	r3, #15
 8002382:	d80a      	bhi.n	800239a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002384:	2200      	movs	r2, #0
 8002386:	6879      	ldr	r1, [r7, #4]
 8002388:	f04f 30ff 	mov.w	r0, #4294967295
 800238c:	f000 fcfb 	bl	8002d86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002390:	4a06      	ldr	r2, [pc, #24]	; (80023ac <HAL_InitTick+0x5c>)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002396:	2300      	movs	r3, #0
 8002398:	e000      	b.n	800239c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
}
 800239c:	4618      	mov	r0, r3
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	20000004 	.word	0x20000004
 80023a8:	2000000c 	.word	0x2000000c
 80023ac:	20000008 	.word	0x20000008

080023b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023b4:	4b06      	ldr	r3, [pc, #24]	; (80023d0 <HAL_IncTick+0x20>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	461a      	mov	r2, r3
 80023ba:	4b06      	ldr	r3, [pc, #24]	; (80023d4 <HAL_IncTick+0x24>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4413      	add	r3, r2
 80023c0:	4a04      	ldr	r2, [pc, #16]	; (80023d4 <HAL_IncTick+0x24>)
 80023c2:	6013      	str	r3, [r2, #0]
}
 80023c4:	bf00      	nop
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	2000000c 	.word	0x2000000c
 80023d4:	20004908 	.word	0x20004908

080023d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  return uwTick;
 80023dc:	4b03      	ldr	r3, [pc, #12]	; (80023ec <HAL_GetTick+0x14>)
 80023de:	681b      	ldr	r3, [r3, #0]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	20004908 	.word	0x20004908

080023f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023f8:	2300      	movs	r3, #0
 80023fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d101      	bne.n	8002406 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e033      	b.n	800246e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240a:	2b00      	cmp	r3, #0
 800240c:	d109      	bne.n	8002422 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f7ff fd4a 	bl	8001ea8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002426:	f003 0310 	and.w	r3, r3, #16
 800242a:	2b00      	cmp	r3, #0
 800242c:	d118      	bne.n	8002460 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002432:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002436:	f023 0302 	bic.w	r3, r3, #2
 800243a:	f043 0202 	orr.w	r2, r3, #2
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f000 fa46 	bl	80028d4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002452:	f023 0303 	bic.w	r3, r3, #3
 8002456:	f043 0201 	orr.w	r2, r3, #1
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	641a      	str	r2, [r3, #64]	; 0x40
 800245e:	e001      	b.n	8002464 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800246c:	7bfb      	ldrb	r3, [r7, #15]
}
 800246e:	4618      	mov	r0, r3
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
	...

08002478 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b086      	sub	sp, #24
 800247c:	af00      	add	r7, sp, #0
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	60b9      	str	r1, [r7, #8]
 8002482:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002484:	2300      	movs	r3, #0
 8002486:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800248e:	2b01      	cmp	r3, #1
 8002490:	d101      	bne.n	8002496 <HAL_ADC_Start_DMA+0x1e>
 8002492:	2302      	movs	r3, #2
 8002494:	e0cc      	b.n	8002630 <HAL_ADC_Start_DMA+0x1b8>
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2201      	movs	r2, #1
 800249a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f003 0301 	and.w	r3, r3, #1
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d018      	beq.n	80024de <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	689a      	ldr	r2, [r3, #8]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f042 0201 	orr.w	r2, r2, #1
 80024ba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024bc:	4b5e      	ldr	r3, [pc, #376]	; (8002638 <HAL_ADC_Start_DMA+0x1c0>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a5e      	ldr	r2, [pc, #376]	; (800263c <HAL_ADC_Start_DMA+0x1c4>)
 80024c2:	fba2 2303 	umull	r2, r3, r2, r3
 80024c6:	0c9a      	lsrs	r2, r3, #18
 80024c8:	4613      	mov	r3, r2
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	4413      	add	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80024d0:	e002      	b.n	80024d8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	3b01      	subs	r3, #1
 80024d6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1f9      	bne.n	80024d2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f003 0301 	and.w	r3, r3, #1
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	f040 80a0 	bne.w	800262e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80024f6:	f023 0301 	bic.w	r3, r3, #1
 80024fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800250c:	2b00      	cmp	r3, #0
 800250e:	d007      	beq.n	8002520 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002514:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002518:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002524:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002528:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800252c:	d106      	bne.n	800253c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002532:	f023 0206 	bic.w	r2, r3, #6
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	645a      	str	r2, [r3, #68]	; 0x44
 800253a:	e002      	b.n	8002542 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2200      	movs	r2, #0
 8002540:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800254a:	4b3d      	ldr	r3, [pc, #244]	; (8002640 <HAL_ADC_Start_DMA+0x1c8>)
 800254c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002552:	4a3c      	ldr	r2, [pc, #240]	; (8002644 <HAL_ADC_Start_DMA+0x1cc>)
 8002554:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800255a:	4a3b      	ldr	r2, [pc, #236]	; (8002648 <HAL_ADC_Start_DMA+0x1d0>)
 800255c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002562:	4a3a      	ldr	r2, [pc, #232]	; (800264c <HAL_ADC_Start_DMA+0x1d4>)
 8002564:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800256e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	685a      	ldr	r2, [r3, #4]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800257e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	689a      	ldr	r2, [r3, #8]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800258e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	334c      	adds	r3, #76	; 0x4c
 800259a:	4619      	mov	r1, r3
 800259c:	68ba      	ldr	r2, [r7, #8]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f000 fcd6 	bl	8002f50 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f003 031f 	and.w	r3, r3, #31
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d12a      	bne.n	8002606 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a26      	ldr	r2, [pc, #152]	; (8002650 <HAL_ADC_Start_DMA+0x1d8>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d015      	beq.n	80025e6 <HAL_ADC_Start_DMA+0x16e>
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a25      	ldr	r2, [pc, #148]	; (8002654 <HAL_ADC_Start_DMA+0x1dc>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d105      	bne.n	80025d0 <HAL_ADC_Start_DMA+0x158>
 80025c4:	4b1e      	ldr	r3, [pc, #120]	; (8002640 <HAL_ADC_Start_DMA+0x1c8>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f003 031f 	and.w	r3, r3, #31
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d00a      	beq.n	80025e6 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a20      	ldr	r2, [pc, #128]	; (8002658 <HAL_ADC_Start_DMA+0x1e0>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d129      	bne.n	800262e <HAL_ADC_Start_DMA+0x1b6>
 80025da:	4b19      	ldr	r3, [pc, #100]	; (8002640 <HAL_ADC_Start_DMA+0x1c8>)
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	f003 031f 	and.w	r3, r3, #31
 80025e2:	2b0f      	cmp	r3, #15
 80025e4:	d823      	bhi.n	800262e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d11c      	bne.n	800262e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	689a      	ldr	r2, [r3, #8]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002602:	609a      	str	r2, [r3, #8]
 8002604:	e013      	b.n	800262e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a11      	ldr	r2, [pc, #68]	; (8002650 <HAL_ADC_Start_DMA+0x1d8>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d10e      	bne.n	800262e <HAL_ADC_Start_DMA+0x1b6>
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d107      	bne.n	800262e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800262c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800262e:	2300      	movs	r3, #0
}
 8002630:	4618      	mov	r0, r3
 8002632:	3718      	adds	r7, #24
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	20000004 	.word	0x20000004
 800263c:	431bde83 	.word	0x431bde83
 8002640:	40012300 	.word	0x40012300
 8002644:	08002acd 	.word	0x08002acd
 8002648:	08002b87 	.word	0x08002b87
 800264c:	08002ba3 	.word	0x08002ba3
 8002650:	40012000 	.word	0x40012000
 8002654:	40012100 	.word	0x40012100
 8002658:	40012200 	.word	0x40012200

0800265c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002664:	bf00      	nop
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002670:	b480      	push	{r7}
 8002672:	b085      	sub	sp, #20
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800267a:	2300      	movs	r3, #0
 800267c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002684:	2b01      	cmp	r3, #1
 8002686:	d101      	bne.n	800268c <HAL_ADC_ConfigChannel+0x1c>
 8002688:	2302      	movs	r3, #2
 800268a:	e113      	b.n	80028b4 <HAL_ADC_ConfigChannel+0x244>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2201      	movs	r2, #1
 8002690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2b09      	cmp	r3, #9
 800269a:	d925      	bls.n	80026e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68d9      	ldr	r1, [r3, #12]
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	b29b      	uxth	r3, r3
 80026a8:	461a      	mov	r2, r3
 80026aa:	4613      	mov	r3, r2
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	4413      	add	r3, r2
 80026b0:	3b1e      	subs	r3, #30
 80026b2:	2207      	movs	r2, #7
 80026b4:	fa02 f303 	lsl.w	r3, r2, r3
 80026b8:	43da      	mvns	r2, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	400a      	ands	r2, r1
 80026c0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	68d9      	ldr	r1, [r3, #12]
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	689a      	ldr	r2, [r3, #8]
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	4618      	mov	r0, r3
 80026d4:	4603      	mov	r3, r0
 80026d6:	005b      	lsls	r3, r3, #1
 80026d8:	4403      	add	r3, r0
 80026da:	3b1e      	subs	r3, #30
 80026dc:	409a      	lsls	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	430a      	orrs	r2, r1
 80026e4:	60da      	str	r2, [r3, #12]
 80026e6:	e022      	b.n	800272e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	6919      	ldr	r1, [r3, #16]
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	461a      	mov	r2, r3
 80026f6:	4613      	mov	r3, r2
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	4413      	add	r3, r2
 80026fc:	2207      	movs	r2, #7
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	43da      	mvns	r2, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	400a      	ands	r2, r1
 800270a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	6919      	ldr	r1, [r3, #16]
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	689a      	ldr	r2, [r3, #8]
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	b29b      	uxth	r3, r3
 800271c:	4618      	mov	r0, r3
 800271e:	4603      	mov	r3, r0
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	4403      	add	r3, r0
 8002724:	409a      	lsls	r2, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	430a      	orrs	r2, r1
 800272c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	2b06      	cmp	r3, #6
 8002734:	d824      	bhi.n	8002780 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685a      	ldr	r2, [r3, #4]
 8002740:	4613      	mov	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4413      	add	r3, r2
 8002746:	3b05      	subs	r3, #5
 8002748:	221f      	movs	r2, #31
 800274a:	fa02 f303 	lsl.w	r3, r2, r3
 800274e:	43da      	mvns	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	400a      	ands	r2, r1
 8002756:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	b29b      	uxth	r3, r3
 8002764:	4618      	mov	r0, r3
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	685a      	ldr	r2, [r3, #4]
 800276a:	4613      	mov	r3, r2
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	4413      	add	r3, r2
 8002770:	3b05      	subs	r3, #5
 8002772:	fa00 f203 	lsl.w	r2, r0, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	430a      	orrs	r2, r1
 800277c:	635a      	str	r2, [r3, #52]	; 0x34
 800277e:	e04c      	b.n	800281a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	2b0c      	cmp	r3, #12
 8002786:	d824      	bhi.n	80027d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	685a      	ldr	r2, [r3, #4]
 8002792:	4613      	mov	r3, r2
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4413      	add	r3, r2
 8002798:	3b23      	subs	r3, #35	; 0x23
 800279a:	221f      	movs	r2, #31
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	43da      	mvns	r2, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	400a      	ands	r2, r1
 80027a8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	4618      	mov	r0, r3
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685a      	ldr	r2, [r3, #4]
 80027bc:	4613      	mov	r3, r2
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	4413      	add	r3, r2
 80027c2:	3b23      	subs	r3, #35	; 0x23
 80027c4:	fa00 f203 	lsl.w	r2, r0, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	430a      	orrs	r2, r1
 80027ce:	631a      	str	r2, [r3, #48]	; 0x30
 80027d0:	e023      	b.n	800281a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685a      	ldr	r2, [r3, #4]
 80027dc:	4613      	mov	r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	4413      	add	r3, r2
 80027e2:	3b41      	subs	r3, #65	; 0x41
 80027e4:	221f      	movs	r2, #31
 80027e6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ea:	43da      	mvns	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	400a      	ands	r2, r1
 80027f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	b29b      	uxth	r3, r3
 8002800:	4618      	mov	r0, r3
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	4613      	mov	r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	4413      	add	r3, r2
 800280c:	3b41      	subs	r3, #65	; 0x41
 800280e:	fa00 f203 	lsl.w	r2, r0, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	430a      	orrs	r2, r1
 8002818:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800281a:	4b29      	ldr	r3, [pc, #164]	; (80028c0 <HAL_ADC_ConfigChannel+0x250>)
 800281c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a28      	ldr	r2, [pc, #160]	; (80028c4 <HAL_ADC_ConfigChannel+0x254>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d10f      	bne.n	8002848 <HAL_ADC_ConfigChannel+0x1d8>
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2b12      	cmp	r3, #18
 800282e:	d10b      	bne.n	8002848 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a1d      	ldr	r2, [pc, #116]	; (80028c4 <HAL_ADC_ConfigChannel+0x254>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d12b      	bne.n	80028aa <HAL_ADC_ConfigChannel+0x23a>
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a1c      	ldr	r2, [pc, #112]	; (80028c8 <HAL_ADC_ConfigChannel+0x258>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d003      	beq.n	8002864 <HAL_ADC_ConfigChannel+0x1f4>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2b11      	cmp	r3, #17
 8002862:	d122      	bne.n	80028aa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a11      	ldr	r2, [pc, #68]	; (80028c8 <HAL_ADC_ConfigChannel+0x258>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d111      	bne.n	80028aa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002886:	4b11      	ldr	r3, [pc, #68]	; (80028cc <HAL_ADC_ConfigChannel+0x25c>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a11      	ldr	r2, [pc, #68]	; (80028d0 <HAL_ADC_ConfigChannel+0x260>)
 800288c:	fba2 2303 	umull	r2, r3, r2, r3
 8002890:	0c9a      	lsrs	r2, r3, #18
 8002892:	4613      	mov	r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	4413      	add	r3, r2
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800289c:	e002      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	3b01      	subs	r3, #1
 80028a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d1f9      	bne.n	800289e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80028b2:	2300      	movs	r3, #0
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3714      	adds	r7, #20
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr
 80028c0:	40012300 	.word	0x40012300
 80028c4:	40012000 	.word	0x40012000
 80028c8:	10000012 	.word	0x10000012
 80028cc:	20000004 	.word	0x20000004
 80028d0:	431bde83 	.word	0x431bde83

080028d4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b085      	sub	sp, #20
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028dc:	4b79      	ldr	r3, [pc, #484]	; (8002ac4 <ADC_Init+0x1f0>)
 80028de:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	685a      	ldr	r2, [r3, #4]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	431a      	orrs	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	685a      	ldr	r2, [r3, #4]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002908:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	6859      	ldr	r1, [r3, #4]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	691b      	ldr	r3, [r3, #16]
 8002914:	021a      	lsls	r2, r3, #8
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	430a      	orrs	r2, r1
 800291c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800292c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	6859      	ldr	r1, [r3, #4]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	689a      	ldr	r2, [r3, #8]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	430a      	orrs	r2, r1
 800293e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689a      	ldr	r2, [r3, #8]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800294e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	6899      	ldr	r1, [r3, #8]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	68da      	ldr	r2, [r3, #12]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	430a      	orrs	r2, r1
 8002960:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002966:	4a58      	ldr	r2, [pc, #352]	; (8002ac8 <ADC_Init+0x1f4>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d022      	beq.n	80029b2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	689a      	ldr	r2, [r3, #8]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800297a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	6899      	ldr	r1, [r3, #8]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	430a      	orrs	r2, r1
 800298c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	689a      	ldr	r2, [r3, #8]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800299c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	6899      	ldr	r1, [r3, #8]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	430a      	orrs	r2, r1
 80029ae:	609a      	str	r2, [r3, #8]
 80029b0:	e00f      	b.n	80029d2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	689a      	ldr	r2, [r3, #8]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029d0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	689a      	ldr	r2, [r3, #8]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f022 0202 	bic.w	r2, r2, #2
 80029e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	6899      	ldr	r1, [r3, #8]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	7e1b      	ldrb	r3, [r3, #24]
 80029ec:	005a      	lsls	r2, r3, #1
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	430a      	orrs	r2, r1
 80029f4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d01b      	beq.n	8002a38 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	685a      	ldr	r2, [r3, #4]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a0e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	685a      	ldr	r2, [r3, #4]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a1e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	6859      	ldr	r1, [r3, #4]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	035a      	lsls	r2, r3, #13
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	430a      	orrs	r2, r1
 8002a34:	605a      	str	r2, [r3, #4]
 8002a36:	e007      	b.n	8002a48 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	685a      	ldr	r2, [r3, #4]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a46:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002a56:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	69db      	ldr	r3, [r3, #28]
 8002a62:	3b01      	subs	r3, #1
 8002a64:	051a      	lsls	r2, r3, #20
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	689a      	ldr	r2, [r3, #8]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002a7c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	6899      	ldr	r1, [r3, #8]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a8a:	025a      	lsls	r2, r3, #9
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	430a      	orrs	r2, r1
 8002a92:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689a      	ldr	r2, [r3, #8]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002aa2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	6899      	ldr	r1, [r3, #8]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	029a      	lsls	r2, r3, #10
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	609a      	str	r2, [r3, #8]
}
 8002ab8:	bf00      	nop
 8002aba:	3714      	adds	r7, #20
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	40012300 	.word	0x40012300
 8002ac8:	0f000001 	.word	0x0f000001

08002acc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ad8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ade:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d13c      	bne.n	8002b60 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d12b      	bne.n	8002b58 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d127      	bne.n	8002b58 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b0e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d006      	beq.n	8002b24 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d119      	bne.n	8002b58 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f022 0220 	bic.w	r2, r2, #32
 8002b32:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b38:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d105      	bne.n	8002b58 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b50:	f043 0201 	orr.w	r2, r3, #1
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b58:	68f8      	ldr	r0, [r7, #12]
 8002b5a:	f7ff f92f 	bl	8001dbc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002b5e:	e00e      	b.n	8002b7e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b64:	f003 0310 	and.w	r3, r3, #16
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d003      	beq.n	8002b74 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002b6c:	68f8      	ldr	r0, [r7, #12]
 8002b6e:	f7ff fd75 	bl	800265c <HAL_ADC_ErrorCallback>
}
 8002b72:	e004      	b.n	8002b7e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	4798      	blx	r3
}
 8002b7e:	bf00      	nop
 8002b80:	3710      	adds	r7, #16
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b084      	sub	sp, #16
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b92:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f7ff f901 	bl	8001d9c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b9a:	bf00      	nop
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b084      	sub	sp, #16
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bae:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2240      	movs	r2, #64	; 0x40
 8002bb4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bba:	f043 0204 	orr.w	r2, r3, #4
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002bc2:	68f8      	ldr	r0, [r7, #12]
 8002bc4:	f7ff fd4a 	bl	800265c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bc8:	bf00      	nop
 8002bca:	3710      	adds	r7, #16
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f003 0307 	and.w	r3, r3, #7
 8002bde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002be0:	4b0c      	ldr	r3, [pc, #48]	; (8002c14 <__NVIC_SetPriorityGrouping+0x44>)
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bec:	4013      	ands	r3, r2
 8002bee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c02:	4a04      	ldr	r2, [pc, #16]	; (8002c14 <__NVIC_SetPriorityGrouping+0x44>)
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	60d3      	str	r3, [r2, #12]
}
 8002c08:	bf00      	nop
 8002c0a:	3714      	adds	r7, #20
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	e000ed00 	.word	0xe000ed00

08002c18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c1c:	4b04      	ldr	r3, [pc, #16]	; (8002c30 <__NVIC_GetPriorityGrouping+0x18>)
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	0a1b      	lsrs	r3, r3, #8
 8002c22:	f003 0307 	and.w	r3, r3, #7
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr
 8002c30:	e000ed00 	.word	0xe000ed00

08002c34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	db0b      	blt.n	8002c5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c46:	79fb      	ldrb	r3, [r7, #7]
 8002c48:	f003 021f 	and.w	r2, r3, #31
 8002c4c:	4907      	ldr	r1, [pc, #28]	; (8002c6c <__NVIC_EnableIRQ+0x38>)
 8002c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c52:	095b      	lsrs	r3, r3, #5
 8002c54:	2001      	movs	r0, #1
 8002c56:	fa00 f202 	lsl.w	r2, r0, r2
 8002c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	e000e100 	.word	0xe000e100

08002c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	4603      	mov	r3, r0
 8002c78:	6039      	str	r1, [r7, #0]
 8002c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	db0a      	blt.n	8002c9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	b2da      	uxtb	r2, r3
 8002c88:	490c      	ldr	r1, [pc, #48]	; (8002cbc <__NVIC_SetPriority+0x4c>)
 8002c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8e:	0112      	lsls	r2, r2, #4
 8002c90:	b2d2      	uxtb	r2, r2
 8002c92:	440b      	add	r3, r1
 8002c94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c98:	e00a      	b.n	8002cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	4908      	ldr	r1, [pc, #32]	; (8002cc0 <__NVIC_SetPriority+0x50>)
 8002ca0:	79fb      	ldrb	r3, [r7, #7]
 8002ca2:	f003 030f 	and.w	r3, r3, #15
 8002ca6:	3b04      	subs	r3, #4
 8002ca8:	0112      	lsls	r2, r2, #4
 8002caa:	b2d2      	uxtb	r2, r2
 8002cac:	440b      	add	r3, r1
 8002cae:	761a      	strb	r2, [r3, #24]
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr
 8002cbc:	e000e100 	.word	0xe000e100
 8002cc0:	e000ed00 	.word	0xe000ed00

08002cc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b089      	sub	sp, #36	; 0x24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f003 0307 	and.w	r3, r3, #7
 8002cd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	f1c3 0307 	rsb	r3, r3, #7
 8002cde:	2b04      	cmp	r3, #4
 8002ce0:	bf28      	it	cs
 8002ce2:	2304      	movcs	r3, #4
 8002ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	3304      	adds	r3, #4
 8002cea:	2b06      	cmp	r3, #6
 8002cec:	d902      	bls.n	8002cf4 <NVIC_EncodePriority+0x30>
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	3b03      	subs	r3, #3
 8002cf2:	e000      	b.n	8002cf6 <NVIC_EncodePriority+0x32>
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002d02:	43da      	mvns	r2, r3
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	401a      	ands	r2, r3
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	fa01 f303 	lsl.w	r3, r1, r3
 8002d16:	43d9      	mvns	r1, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d1c:	4313      	orrs	r3, r2
         );
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3724      	adds	r7, #36	; 0x24
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
	...

08002d2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	3b01      	subs	r3, #1
 8002d38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d3c:	d301      	bcc.n	8002d42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e00f      	b.n	8002d62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d42:	4a0a      	ldr	r2, [pc, #40]	; (8002d6c <SysTick_Config+0x40>)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	3b01      	subs	r3, #1
 8002d48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d4a:	210f      	movs	r1, #15
 8002d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d50:	f7ff ff8e 	bl	8002c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d54:	4b05      	ldr	r3, [pc, #20]	; (8002d6c <SysTick_Config+0x40>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d5a:	4b04      	ldr	r3, [pc, #16]	; (8002d6c <SysTick_Config+0x40>)
 8002d5c:	2207      	movs	r2, #7
 8002d5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	e000e010 	.word	0xe000e010

08002d70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f7ff ff29 	bl	8002bd0 <__NVIC_SetPriorityGrouping>
}
 8002d7e:	bf00      	nop
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b086      	sub	sp, #24
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	60b9      	str	r1, [r7, #8]
 8002d90:	607a      	str	r2, [r7, #4]
 8002d92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d94:	2300      	movs	r3, #0
 8002d96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d98:	f7ff ff3e 	bl	8002c18 <__NVIC_GetPriorityGrouping>
 8002d9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	68b9      	ldr	r1, [r7, #8]
 8002da2:	6978      	ldr	r0, [r7, #20]
 8002da4:	f7ff ff8e 	bl	8002cc4 <NVIC_EncodePriority>
 8002da8:	4602      	mov	r2, r0
 8002daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dae:	4611      	mov	r1, r2
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff ff5d 	bl	8002c70 <__NVIC_SetPriority>
}
 8002db6:	bf00      	nop
 8002db8:	3718      	adds	r7, #24
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b082      	sub	sp, #8
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7ff ff31 	bl	8002c34 <__NVIC_EnableIRQ>
}
 8002dd2:	bf00      	nop
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b082      	sub	sp, #8
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f7ff ffa2 	bl	8002d2c <SysTick_Config>
 8002de8:	4603      	mov	r3, r0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
	...

08002df4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e00:	f7ff faea 	bl	80023d8 <HAL_GetTick>
 8002e04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d101      	bne.n	8002e10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e099      	b.n	8002f44 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2202      	movs	r2, #2
 8002e1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f022 0201 	bic.w	r2, r2, #1
 8002e2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e30:	e00f      	b.n	8002e52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e32:	f7ff fad1 	bl	80023d8 <HAL_GetTick>
 8002e36:	4602      	mov	r2, r0
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	2b05      	cmp	r3, #5
 8002e3e:	d908      	bls.n	8002e52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2220      	movs	r2, #32
 8002e44:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2203      	movs	r2, #3
 8002e4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e078      	b.n	8002f44 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0301 	and.w	r3, r3, #1
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d1e8      	bne.n	8002e32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e68:	697a      	ldr	r2, [r7, #20]
 8002e6a:	4b38      	ldr	r3, [pc, #224]	; (8002f4c <HAL_DMA_Init+0x158>)
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685a      	ldr	r2, [r3, #4]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	699b      	ldr	r3, [r3, #24]
 8002e90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a1b      	ldr	r3, [r3, #32]
 8002e9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea8:	2b04      	cmp	r3, #4
 8002eaa:	d107      	bne.n	8002ebc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	697a      	ldr	r2, [r7, #20]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	697a      	ldr	r2, [r7, #20]
 8002ec2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	695b      	ldr	r3, [r3, #20]
 8002eca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	f023 0307 	bic.w	r3, r3, #7
 8002ed2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed8:	697a      	ldr	r2, [r7, #20]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee2:	2b04      	cmp	r3, #4
 8002ee4:	d117      	bne.n	8002f16 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eea:	697a      	ldr	r2, [r7, #20]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00e      	beq.n	8002f16 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f000 fa6f 	bl	80033dc <DMA_CheckFifoParam>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d008      	beq.n	8002f16 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2240      	movs	r2, #64	; 0x40
 8002f08:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002f12:	2301      	movs	r3, #1
 8002f14:	e016      	b.n	8002f44 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	697a      	ldr	r2, [r7, #20]
 8002f1c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f000 fa26 	bl	8003370 <DMA_CalcBaseAndBitshift>
 8002f24:	4603      	mov	r3, r0
 8002f26:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f2c:	223f      	movs	r2, #63	; 0x3f
 8002f2e:	409a      	lsls	r2, r3
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002f42:	2300      	movs	r3, #0
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3718      	adds	r7, #24
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	f010803f 	.word	0xf010803f

08002f50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b086      	sub	sp, #24
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	607a      	str	r2, [r7, #4]
 8002f5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f66:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d101      	bne.n	8002f76 <HAL_DMA_Start_IT+0x26>
 8002f72:	2302      	movs	r3, #2
 8002f74:	e040      	b.n	8002ff8 <HAL_DMA_Start_IT+0xa8>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d12f      	bne.n	8002fea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2202      	movs	r2, #2
 8002f8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	68b9      	ldr	r1, [r7, #8]
 8002f9e:	68f8      	ldr	r0, [r7, #12]
 8002fa0:	f000 f9b8 	bl	8003314 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fa8:	223f      	movs	r2, #63	; 0x3f
 8002faa:	409a      	lsls	r2, r3
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f042 0216 	orr.w	r2, r2, #22
 8002fbe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d007      	beq.n	8002fd8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f042 0208 	orr.w	r2, r2, #8
 8002fd6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f042 0201 	orr.w	r2, r2, #1
 8002fe6:	601a      	str	r2, [r3, #0]
 8002fe8:	e005      	b.n	8002ff6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ff6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3718      	adds	r7, #24
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003008:	2300      	movs	r3, #0
 800300a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800300c:	4b92      	ldr	r3, [pc, #584]	; (8003258 <HAL_DMA_IRQHandler+0x258>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a92      	ldr	r2, [pc, #584]	; (800325c <HAL_DMA_IRQHandler+0x25c>)
 8003012:	fba2 2303 	umull	r2, r3, r2, r3
 8003016:	0a9b      	lsrs	r3, r3, #10
 8003018:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800301e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800302a:	2208      	movs	r2, #8
 800302c:	409a      	lsls	r2, r3
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	4013      	ands	r3, r2
 8003032:	2b00      	cmp	r3, #0
 8003034:	d01a      	beq.n	800306c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	2b00      	cmp	r3, #0
 8003042:	d013      	beq.n	800306c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f022 0204 	bic.w	r2, r2, #4
 8003052:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003058:	2208      	movs	r2, #8
 800305a:	409a      	lsls	r2, r3
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003064:	f043 0201 	orr.w	r2, r3, #1
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003070:	2201      	movs	r2, #1
 8003072:	409a      	lsls	r2, r3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	4013      	ands	r3, r2
 8003078:	2b00      	cmp	r3, #0
 800307a:	d012      	beq.n	80030a2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	695b      	ldr	r3, [r3, #20]
 8003082:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003086:	2b00      	cmp	r3, #0
 8003088:	d00b      	beq.n	80030a2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800308e:	2201      	movs	r2, #1
 8003090:	409a      	lsls	r2, r3
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800309a:	f043 0202 	orr.w	r2, r3, #2
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a6:	2204      	movs	r2, #4
 80030a8:	409a      	lsls	r2, r3
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	4013      	ands	r3, r2
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d012      	beq.n	80030d8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d00b      	beq.n	80030d8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c4:	2204      	movs	r2, #4
 80030c6:	409a      	lsls	r2, r3
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030d0:	f043 0204 	orr.w	r2, r3, #4
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030dc:	2210      	movs	r2, #16
 80030de:	409a      	lsls	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	4013      	ands	r3, r2
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d043      	beq.n	8003170 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0308 	and.w	r3, r3, #8
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d03c      	beq.n	8003170 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030fa:	2210      	movs	r2, #16
 80030fc:	409a      	lsls	r2, r3
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d018      	beq.n	8003142 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d108      	bne.n	8003130 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003122:	2b00      	cmp	r3, #0
 8003124:	d024      	beq.n	8003170 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	4798      	blx	r3
 800312e:	e01f      	b.n	8003170 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003134:	2b00      	cmp	r3, #0
 8003136:	d01b      	beq.n	8003170 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800313c:	6878      	ldr	r0, [r7, #4]
 800313e:	4798      	blx	r3
 8003140:	e016      	b.n	8003170 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800314c:	2b00      	cmp	r3, #0
 800314e:	d107      	bne.n	8003160 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f022 0208 	bic.w	r2, r2, #8
 800315e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003164:	2b00      	cmp	r3, #0
 8003166:	d003      	beq.n	8003170 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003174:	2220      	movs	r2, #32
 8003176:	409a      	lsls	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	4013      	ands	r3, r2
 800317c:	2b00      	cmp	r3, #0
 800317e:	f000 808e 	beq.w	800329e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0310 	and.w	r3, r3, #16
 800318c:	2b00      	cmp	r3, #0
 800318e:	f000 8086 	beq.w	800329e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003196:	2220      	movs	r2, #32
 8003198:	409a      	lsls	r2, r3
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	2b05      	cmp	r3, #5
 80031a8:	d136      	bne.n	8003218 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f022 0216 	bic.w	r2, r2, #22
 80031b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	695a      	ldr	r2, [r3, #20]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d103      	bne.n	80031da <HAL_DMA_IRQHandler+0x1da>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d007      	beq.n	80031ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 0208 	bic.w	r2, r2, #8
 80031e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ee:	223f      	movs	r2, #63	; 0x3f
 80031f0:	409a      	lsls	r2, r3
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2201      	movs	r2, #1
 8003202:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800320a:	2b00      	cmp	r3, #0
 800320c:	d07d      	beq.n	800330a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	4798      	blx	r3
        }
        return;
 8003216:	e078      	b.n	800330a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d01c      	beq.n	8003260 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d108      	bne.n	8003246 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003238:	2b00      	cmp	r3, #0
 800323a:	d030      	beq.n	800329e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	4798      	blx	r3
 8003244:	e02b      	b.n	800329e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800324a:	2b00      	cmp	r3, #0
 800324c:	d027      	beq.n	800329e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	4798      	blx	r3
 8003256:	e022      	b.n	800329e <HAL_DMA_IRQHandler+0x29e>
 8003258:	20000004 	.word	0x20000004
 800325c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800326a:	2b00      	cmp	r3, #0
 800326c:	d10f      	bne.n	800328e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f022 0210 	bic.w	r2, r2, #16
 800327c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003292:	2b00      	cmp	r3, #0
 8003294:	d003      	beq.n	800329e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d032      	beq.n	800330c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032aa:	f003 0301 	and.w	r3, r3, #1
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d022      	beq.n	80032f8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2205      	movs	r2, #5
 80032b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f022 0201 	bic.w	r2, r2, #1
 80032c8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	3301      	adds	r3, #1
 80032ce:	60bb      	str	r3, [r7, #8]
 80032d0:	697a      	ldr	r2, [r7, #20]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d307      	bcc.n	80032e6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0301 	and.w	r3, r3, #1
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1f2      	bne.n	80032ca <HAL_DMA_IRQHandler+0x2ca>
 80032e4:	e000      	b.n	80032e8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80032e6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d005      	beq.n	800330c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	4798      	blx	r3
 8003308:	e000      	b.n	800330c <HAL_DMA_IRQHandler+0x30c>
        return;
 800330a:	bf00      	nop
    }
  }
}
 800330c:	3718      	adds	r7, #24
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop

08003314 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
 8003320:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003330:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	683a      	ldr	r2, [r7, #0]
 8003338:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	2b40      	cmp	r3, #64	; 0x40
 8003340:	d108      	bne.n	8003354 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68ba      	ldr	r2, [r7, #8]
 8003350:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003352:	e007      	b.n	8003364 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68ba      	ldr	r2, [r7, #8]
 800335a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	60da      	str	r2, [r3, #12]
}
 8003364:	bf00      	nop
 8003366:	3714      	adds	r7, #20
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	b2db      	uxtb	r3, r3
 800337e:	3b10      	subs	r3, #16
 8003380:	4a14      	ldr	r2, [pc, #80]	; (80033d4 <DMA_CalcBaseAndBitshift+0x64>)
 8003382:	fba2 2303 	umull	r2, r3, r2, r3
 8003386:	091b      	lsrs	r3, r3, #4
 8003388:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800338a:	4a13      	ldr	r2, [pc, #76]	; (80033d8 <DMA_CalcBaseAndBitshift+0x68>)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	4413      	add	r3, r2
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	461a      	mov	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2b03      	cmp	r3, #3
 800339c:	d909      	bls.n	80033b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80033a6:	f023 0303 	bic.w	r3, r3, #3
 80033aa:	1d1a      	adds	r2, r3, #4
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	659a      	str	r2, [r3, #88]	; 0x58
 80033b0:	e007      	b.n	80033c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80033ba:	f023 0303 	bic.w	r3, r3, #3
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	aaaaaaab 	.word	0xaaaaaaab
 80033d8:	08009274 	.word	0x08009274

080033dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033e4:	2300      	movs	r3, #0
 80033e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d11f      	bne.n	8003436 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	2b03      	cmp	r3, #3
 80033fa:	d855      	bhi.n	80034a8 <DMA_CheckFifoParam+0xcc>
 80033fc:	a201      	add	r2, pc, #4	; (adr r2, 8003404 <DMA_CheckFifoParam+0x28>)
 80033fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003402:	bf00      	nop
 8003404:	08003415 	.word	0x08003415
 8003408:	08003427 	.word	0x08003427
 800340c:	08003415 	.word	0x08003415
 8003410:	080034a9 	.word	0x080034a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003418:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d045      	beq.n	80034ac <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003424:	e042      	b.n	80034ac <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800342e:	d13f      	bne.n	80034b0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003434:	e03c      	b.n	80034b0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	699b      	ldr	r3, [r3, #24]
 800343a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800343e:	d121      	bne.n	8003484 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	2b03      	cmp	r3, #3
 8003444:	d836      	bhi.n	80034b4 <DMA_CheckFifoParam+0xd8>
 8003446:	a201      	add	r2, pc, #4	; (adr r2, 800344c <DMA_CheckFifoParam+0x70>)
 8003448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344c:	0800345d 	.word	0x0800345d
 8003450:	08003463 	.word	0x08003463
 8003454:	0800345d 	.word	0x0800345d
 8003458:	08003475 	.word	0x08003475
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	73fb      	strb	r3, [r7, #15]
      break;
 8003460:	e02f      	b.n	80034c2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003466:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d024      	beq.n	80034b8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003472:	e021      	b.n	80034b8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003478:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800347c:	d11e      	bne.n	80034bc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003482:	e01b      	b.n	80034bc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	2b02      	cmp	r3, #2
 8003488:	d902      	bls.n	8003490 <DMA_CheckFifoParam+0xb4>
 800348a:	2b03      	cmp	r3, #3
 800348c:	d003      	beq.n	8003496 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800348e:	e018      	b.n	80034c2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	73fb      	strb	r3, [r7, #15]
      break;
 8003494:	e015      	b.n	80034c2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800349a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00e      	beq.n	80034c0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	73fb      	strb	r3, [r7, #15]
      break;
 80034a6:	e00b      	b.n	80034c0 <DMA_CheckFifoParam+0xe4>
      break;
 80034a8:	bf00      	nop
 80034aa:	e00a      	b.n	80034c2 <DMA_CheckFifoParam+0xe6>
      break;
 80034ac:	bf00      	nop
 80034ae:	e008      	b.n	80034c2 <DMA_CheckFifoParam+0xe6>
      break;
 80034b0:	bf00      	nop
 80034b2:	e006      	b.n	80034c2 <DMA_CheckFifoParam+0xe6>
      break;
 80034b4:	bf00      	nop
 80034b6:	e004      	b.n	80034c2 <DMA_CheckFifoParam+0xe6>
      break;
 80034b8:	bf00      	nop
 80034ba:	e002      	b.n	80034c2 <DMA_CheckFifoParam+0xe6>
      break;   
 80034bc:	bf00      	nop
 80034be:	e000      	b.n	80034c2 <DMA_CheckFifoParam+0xe6>
      break;
 80034c0:	bf00      	nop
    }
  } 
  
  return status; 
 80034c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3714      	adds	r7, #20
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b089      	sub	sp, #36	; 0x24
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034da:	2300      	movs	r3, #0
 80034dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034de:	2300      	movs	r3, #0
 80034e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034e2:	2300      	movs	r3, #0
 80034e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034e6:	2300      	movs	r3, #0
 80034e8:	61fb      	str	r3, [r7, #28]
 80034ea:	e165      	b.n	80037b8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034ec:	2201      	movs	r2, #1
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	fa02 f303 	lsl.w	r3, r2, r3
 80034f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	697a      	ldr	r2, [r7, #20]
 80034fc:	4013      	ands	r3, r2
 80034fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003500:	693a      	ldr	r2, [r7, #16]
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	429a      	cmp	r2, r3
 8003506:	f040 8154 	bne.w	80037b2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	2b01      	cmp	r3, #1
 8003510:	d00b      	beq.n	800352a <HAL_GPIO_Init+0x5a>
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	2b02      	cmp	r3, #2
 8003518:	d007      	beq.n	800352a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800351e:	2b11      	cmp	r3, #17
 8003520:	d003      	beq.n	800352a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	2b12      	cmp	r3, #18
 8003528:	d130      	bne.n	800358c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	005b      	lsls	r3, r3, #1
 8003534:	2203      	movs	r2, #3
 8003536:	fa02 f303 	lsl.w	r3, r2, r3
 800353a:	43db      	mvns	r3, r3
 800353c:	69ba      	ldr	r2, [r7, #24]
 800353e:	4013      	ands	r3, r2
 8003540:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	68da      	ldr	r2, [r3, #12]
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	005b      	lsls	r3, r3, #1
 800354a:	fa02 f303 	lsl.w	r3, r2, r3
 800354e:	69ba      	ldr	r2, [r7, #24]
 8003550:	4313      	orrs	r3, r2
 8003552:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003560:	2201      	movs	r2, #1
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	43db      	mvns	r3, r3
 800356a:	69ba      	ldr	r2, [r7, #24]
 800356c:	4013      	ands	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	091b      	lsrs	r3, r3, #4
 8003576:	f003 0201 	and.w	r2, r3, #1
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	fa02 f303 	lsl.w	r3, r2, r3
 8003580:	69ba      	ldr	r2, [r7, #24]
 8003582:	4313      	orrs	r3, r2
 8003584:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	2203      	movs	r2, #3
 8003598:	fa02 f303 	lsl.w	r3, r2, r3
 800359c:	43db      	mvns	r3, r3
 800359e:	69ba      	ldr	r2, [r7, #24]
 80035a0:	4013      	ands	r3, r2
 80035a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	689a      	ldr	r2, [r3, #8]
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	005b      	lsls	r3, r3, #1
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d003      	beq.n	80035cc <HAL_GPIO_Init+0xfc>
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	2b12      	cmp	r3, #18
 80035ca:	d123      	bne.n	8003614 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	08da      	lsrs	r2, r3, #3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	3208      	adds	r2, #8
 80035d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	f003 0307 	and.w	r3, r3, #7
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	220f      	movs	r2, #15
 80035e4:	fa02 f303 	lsl.w	r3, r2, r3
 80035e8:	43db      	mvns	r3, r3
 80035ea:	69ba      	ldr	r2, [r7, #24]
 80035ec:	4013      	ands	r3, r2
 80035ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	691a      	ldr	r2, [r3, #16]
 80035f4:	69fb      	ldr	r3, [r7, #28]
 80035f6:	f003 0307 	and.w	r3, r3, #7
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003600:	69ba      	ldr	r2, [r7, #24]
 8003602:	4313      	orrs	r3, r2
 8003604:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	08da      	lsrs	r2, r3, #3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	3208      	adds	r2, #8
 800360e:	69b9      	ldr	r1, [r7, #24]
 8003610:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	2203      	movs	r2, #3
 8003620:	fa02 f303 	lsl.w	r3, r2, r3
 8003624:	43db      	mvns	r3, r3
 8003626:	69ba      	ldr	r2, [r7, #24]
 8003628:	4013      	ands	r3, r2
 800362a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f003 0203 	and.w	r2, r3, #3
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	005b      	lsls	r3, r3, #1
 8003638:	fa02 f303 	lsl.w	r3, r2, r3
 800363c:	69ba      	ldr	r2, [r7, #24]
 800363e:	4313      	orrs	r3, r2
 8003640:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	69ba      	ldr	r2, [r7, #24]
 8003646:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003650:	2b00      	cmp	r3, #0
 8003652:	f000 80ae 	beq.w	80037b2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003656:	2300      	movs	r3, #0
 8003658:	60fb      	str	r3, [r7, #12]
 800365a:	4b5c      	ldr	r3, [pc, #368]	; (80037cc <HAL_GPIO_Init+0x2fc>)
 800365c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365e:	4a5b      	ldr	r2, [pc, #364]	; (80037cc <HAL_GPIO_Init+0x2fc>)
 8003660:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003664:	6453      	str	r3, [r2, #68]	; 0x44
 8003666:	4b59      	ldr	r3, [pc, #356]	; (80037cc <HAL_GPIO_Init+0x2fc>)
 8003668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800366e:	60fb      	str	r3, [r7, #12]
 8003670:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003672:	4a57      	ldr	r2, [pc, #348]	; (80037d0 <HAL_GPIO_Init+0x300>)
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	089b      	lsrs	r3, r3, #2
 8003678:	3302      	adds	r3, #2
 800367a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800367e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	f003 0303 	and.w	r3, r3, #3
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	220f      	movs	r2, #15
 800368a:	fa02 f303 	lsl.w	r3, r2, r3
 800368e:	43db      	mvns	r3, r3
 8003690:	69ba      	ldr	r2, [r7, #24]
 8003692:	4013      	ands	r3, r2
 8003694:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a4e      	ldr	r2, [pc, #312]	; (80037d4 <HAL_GPIO_Init+0x304>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d025      	beq.n	80036ea <HAL_GPIO_Init+0x21a>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a4d      	ldr	r2, [pc, #308]	; (80037d8 <HAL_GPIO_Init+0x308>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d01f      	beq.n	80036e6 <HAL_GPIO_Init+0x216>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a4c      	ldr	r2, [pc, #304]	; (80037dc <HAL_GPIO_Init+0x30c>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d019      	beq.n	80036e2 <HAL_GPIO_Init+0x212>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a4b      	ldr	r2, [pc, #300]	; (80037e0 <HAL_GPIO_Init+0x310>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d013      	beq.n	80036de <HAL_GPIO_Init+0x20e>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a4a      	ldr	r2, [pc, #296]	; (80037e4 <HAL_GPIO_Init+0x314>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d00d      	beq.n	80036da <HAL_GPIO_Init+0x20a>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a49      	ldr	r2, [pc, #292]	; (80037e8 <HAL_GPIO_Init+0x318>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d007      	beq.n	80036d6 <HAL_GPIO_Init+0x206>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a48      	ldr	r2, [pc, #288]	; (80037ec <HAL_GPIO_Init+0x31c>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d101      	bne.n	80036d2 <HAL_GPIO_Init+0x202>
 80036ce:	2306      	movs	r3, #6
 80036d0:	e00c      	b.n	80036ec <HAL_GPIO_Init+0x21c>
 80036d2:	2307      	movs	r3, #7
 80036d4:	e00a      	b.n	80036ec <HAL_GPIO_Init+0x21c>
 80036d6:	2305      	movs	r3, #5
 80036d8:	e008      	b.n	80036ec <HAL_GPIO_Init+0x21c>
 80036da:	2304      	movs	r3, #4
 80036dc:	e006      	b.n	80036ec <HAL_GPIO_Init+0x21c>
 80036de:	2303      	movs	r3, #3
 80036e0:	e004      	b.n	80036ec <HAL_GPIO_Init+0x21c>
 80036e2:	2302      	movs	r3, #2
 80036e4:	e002      	b.n	80036ec <HAL_GPIO_Init+0x21c>
 80036e6:	2301      	movs	r3, #1
 80036e8:	e000      	b.n	80036ec <HAL_GPIO_Init+0x21c>
 80036ea:	2300      	movs	r3, #0
 80036ec:	69fa      	ldr	r2, [r7, #28]
 80036ee:	f002 0203 	and.w	r2, r2, #3
 80036f2:	0092      	lsls	r2, r2, #2
 80036f4:	4093      	lsls	r3, r2
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036fc:	4934      	ldr	r1, [pc, #208]	; (80037d0 <HAL_GPIO_Init+0x300>)
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	089b      	lsrs	r3, r3, #2
 8003702:	3302      	adds	r3, #2
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800370a:	4b39      	ldr	r3, [pc, #228]	; (80037f0 <HAL_GPIO_Init+0x320>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	43db      	mvns	r3, r3
 8003714:	69ba      	ldr	r2, [r7, #24]
 8003716:	4013      	ands	r3, r2
 8003718:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d003      	beq.n	800372e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003726:	69ba      	ldr	r2, [r7, #24]
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	4313      	orrs	r3, r2
 800372c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800372e:	4a30      	ldr	r2, [pc, #192]	; (80037f0 <HAL_GPIO_Init+0x320>)
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003734:	4b2e      	ldr	r3, [pc, #184]	; (80037f0 <HAL_GPIO_Init+0x320>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	43db      	mvns	r3, r3
 800373e:	69ba      	ldr	r2, [r7, #24]
 8003740:	4013      	ands	r3, r2
 8003742:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d003      	beq.n	8003758 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	4313      	orrs	r3, r2
 8003756:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003758:	4a25      	ldr	r2, [pc, #148]	; (80037f0 <HAL_GPIO_Init+0x320>)
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800375e:	4b24      	ldr	r3, [pc, #144]	; (80037f0 <HAL_GPIO_Init+0x320>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	43db      	mvns	r3, r3
 8003768:	69ba      	ldr	r2, [r7, #24]
 800376a:	4013      	ands	r3, r2
 800376c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d003      	beq.n	8003782 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800377a:	69ba      	ldr	r2, [r7, #24]
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	4313      	orrs	r3, r2
 8003780:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003782:	4a1b      	ldr	r2, [pc, #108]	; (80037f0 <HAL_GPIO_Init+0x320>)
 8003784:	69bb      	ldr	r3, [r7, #24]
 8003786:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003788:	4b19      	ldr	r3, [pc, #100]	; (80037f0 <HAL_GPIO_Init+0x320>)
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	43db      	mvns	r3, r3
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	4013      	ands	r3, r2
 8003796:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d003      	beq.n	80037ac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80037a4:	69ba      	ldr	r2, [r7, #24]
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037ac:	4a10      	ldr	r2, [pc, #64]	; (80037f0 <HAL_GPIO_Init+0x320>)
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	3301      	adds	r3, #1
 80037b6:	61fb      	str	r3, [r7, #28]
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	2b0f      	cmp	r3, #15
 80037bc:	f67f ae96 	bls.w	80034ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037c0:	bf00      	nop
 80037c2:	3724      	adds	r7, #36	; 0x24
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr
 80037cc:	40023800 	.word	0x40023800
 80037d0:	40013800 	.word	0x40013800
 80037d4:	40020000 	.word	0x40020000
 80037d8:	40020400 	.word	0x40020400
 80037dc:	40020800 	.word	0x40020800
 80037e0:	40020c00 	.word	0x40020c00
 80037e4:	40021000 	.word	0x40021000
 80037e8:	40021400 	.word	0x40021400
 80037ec:	40021800 	.word	0x40021800
 80037f0:	40013c00 	.word	0x40013c00

080037f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	460b      	mov	r3, r1
 80037fe:	807b      	strh	r3, [r7, #2]
 8003800:	4613      	mov	r3, r2
 8003802:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003804:	787b      	ldrb	r3, [r7, #1]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800380a:	887a      	ldrh	r2, [r7, #2]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003810:	e003      	b.n	800381a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003812:	887b      	ldrh	r3, [r7, #2]
 8003814:	041a      	lsls	r2, r3, #16
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	619a      	str	r2, [r3, #24]
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
	...

08003828 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d101      	bne.n	800383c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e0cc      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800383c:	4b68      	ldr	r3, [pc, #416]	; (80039e0 <HAL_RCC_ClockConfig+0x1b8>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 030f 	and.w	r3, r3, #15
 8003844:	683a      	ldr	r2, [r7, #0]
 8003846:	429a      	cmp	r2, r3
 8003848:	d90c      	bls.n	8003864 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800384a:	4b65      	ldr	r3, [pc, #404]	; (80039e0 <HAL_RCC_ClockConfig+0x1b8>)
 800384c:	683a      	ldr	r2, [r7, #0]
 800384e:	b2d2      	uxtb	r2, r2
 8003850:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003852:	4b63      	ldr	r3, [pc, #396]	; (80039e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 030f 	and.w	r3, r3, #15
 800385a:	683a      	ldr	r2, [r7, #0]
 800385c:	429a      	cmp	r2, r3
 800385e:	d001      	beq.n	8003864 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e0b8      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0302 	and.w	r3, r3, #2
 800386c:	2b00      	cmp	r3, #0
 800386e:	d020      	beq.n	80038b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0304 	and.w	r3, r3, #4
 8003878:	2b00      	cmp	r3, #0
 800387a:	d005      	beq.n	8003888 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800387c:	4b59      	ldr	r3, [pc, #356]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	4a58      	ldr	r2, [pc, #352]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003882:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003886:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0308 	and.w	r3, r3, #8
 8003890:	2b00      	cmp	r3, #0
 8003892:	d005      	beq.n	80038a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003894:	4b53      	ldr	r3, [pc, #332]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	4a52      	ldr	r2, [pc, #328]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 800389a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800389e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038a0:	4b50      	ldr	r3, [pc, #320]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	494d      	ldr	r1, [pc, #308]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 80038ae:	4313      	orrs	r3, r2
 80038b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d044      	beq.n	8003948 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d107      	bne.n	80038d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038c6:	4b47      	ldr	r3, [pc, #284]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d119      	bne.n	8003906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e07f      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d003      	beq.n	80038e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038e2:	2b03      	cmp	r3, #3
 80038e4:	d107      	bne.n	80038f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038e6:	4b3f      	ldr	r3, [pc, #252]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d109      	bne.n	8003906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e06f      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038f6:	4b3b      	ldr	r3, [pc, #236]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e067      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003906:	4b37      	ldr	r3, [pc, #220]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f023 0203 	bic.w	r2, r3, #3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	4934      	ldr	r1, [pc, #208]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003914:	4313      	orrs	r3, r2
 8003916:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003918:	f7fe fd5e 	bl	80023d8 <HAL_GetTick>
 800391c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800391e:	e00a      	b.n	8003936 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003920:	f7fe fd5a 	bl	80023d8 <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	f241 3288 	movw	r2, #5000	; 0x1388
 800392e:	4293      	cmp	r3, r2
 8003930:	d901      	bls.n	8003936 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e04f      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003936:	4b2b      	ldr	r3, [pc, #172]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f003 020c 	and.w	r2, r3, #12
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	429a      	cmp	r2, r3
 8003946:	d1eb      	bne.n	8003920 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003948:	4b25      	ldr	r3, [pc, #148]	; (80039e0 <HAL_RCC_ClockConfig+0x1b8>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 030f 	and.w	r3, r3, #15
 8003950:	683a      	ldr	r2, [r7, #0]
 8003952:	429a      	cmp	r2, r3
 8003954:	d20c      	bcs.n	8003970 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003956:	4b22      	ldr	r3, [pc, #136]	; (80039e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003958:	683a      	ldr	r2, [r7, #0]
 800395a:	b2d2      	uxtb	r2, r2
 800395c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800395e:	4b20      	ldr	r3, [pc, #128]	; (80039e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 030f 	and.w	r3, r3, #15
 8003966:	683a      	ldr	r2, [r7, #0]
 8003968:	429a      	cmp	r2, r3
 800396a:	d001      	beq.n	8003970 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e032      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0304 	and.w	r3, r3, #4
 8003978:	2b00      	cmp	r3, #0
 800397a:	d008      	beq.n	800398e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800397c:	4b19      	ldr	r3, [pc, #100]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	4916      	ldr	r1, [pc, #88]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 800398a:	4313      	orrs	r3, r2
 800398c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0308 	and.w	r3, r3, #8
 8003996:	2b00      	cmp	r3, #0
 8003998:	d009      	beq.n	80039ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800399a:	4b12      	ldr	r3, [pc, #72]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	691b      	ldr	r3, [r3, #16]
 80039a6:	00db      	lsls	r3, r3, #3
 80039a8:	490e      	ldr	r1, [pc, #56]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80039ae:	f000 f855 	bl	8003a5c <HAL_RCC_GetSysClockFreq>
 80039b2:	4601      	mov	r1, r0
 80039b4:	4b0b      	ldr	r3, [pc, #44]	; (80039e4 <HAL_RCC_ClockConfig+0x1bc>)
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	091b      	lsrs	r3, r3, #4
 80039ba:	f003 030f 	and.w	r3, r3, #15
 80039be:	4a0a      	ldr	r2, [pc, #40]	; (80039e8 <HAL_RCC_ClockConfig+0x1c0>)
 80039c0:	5cd3      	ldrb	r3, [r2, r3]
 80039c2:	fa21 f303 	lsr.w	r3, r1, r3
 80039c6:	4a09      	ldr	r2, [pc, #36]	; (80039ec <HAL_RCC_ClockConfig+0x1c4>)
 80039c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80039ca:	4b09      	ldr	r3, [pc, #36]	; (80039f0 <HAL_RCC_ClockConfig+0x1c8>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7fe fcbe 	bl	8002350 <HAL_InitTick>

  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3710      	adds	r7, #16
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	40023c00 	.word	0x40023c00
 80039e4:	40023800 	.word	0x40023800
 80039e8:	0800925c 	.word	0x0800925c
 80039ec:	20000004 	.word	0x20000004
 80039f0:	20000008 	.word	0x20000008

080039f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039f4:	b480      	push	{r7}
 80039f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039f8:	4b03      	ldr	r3, [pc, #12]	; (8003a08 <HAL_RCC_GetHCLKFreq+0x14>)
 80039fa:	681b      	ldr	r3, [r3, #0]
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	20000004 	.word	0x20000004

08003a0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a10:	f7ff fff0 	bl	80039f4 <HAL_RCC_GetHCLKFreq>
 8003a14:	4601      	mov	r1, r0
 8003a16:	4b05      	ldr	r3, [pc, #20]	; (8003a2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	0a9b      	lsrs	r3, r3, #10
 8003a1c:	f003 0307 	and.w	r3, r3, #7
 8003a20:	4a03      	ldr	r2, [pc, #12]	; (8003a30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a22:	5cd3      	ldrb	r3, [r2, r3]
 8003a24:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	40023800 	.word	0x40023800
 8003a30:	0800926c 	.word	0x0800926c

08003a34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a38:	f7ff ffdc 	bl	80039f4 <HAL_RCC_GetHCLKFreq>
 8003a3c:	4601      	mov	r1, r0
 8003a3e:	4b05      	ldr	r3, [pc, #20]	; (8003a54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	0b5b      	lsrs	r3, r3, #13
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	4a03      	ldr	r2, [pc, #12]	; (8003a58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a4a:	5cd3      	ldrb	r3, [r2, r3]
 8003a4c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	40023800 	.word	0x40023800
 8003a58:	0800926c 	.word	0x0800926c

08003a5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a5e:	b087      	sub	sp, #28
 8003a60:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003a62:	2300      	movs	r3, #0
 8003a64:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8003a66:	2300      	movs	r3, #0
 8003a68:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003a72:	2300      	movs	r3, #0
 8003a74:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a76:	4b9f      	ldr	r3, [pc, #636]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x298>)
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f003 030c 	and.w	r3, r3, #12
 8003a7e:	2b0c      	cmp	r3, #12
 8003a80:	f200 8130 	bhi.w	8003ce4 <HAL_RCC_GetSysClockFreq+0x288>
 8003a84:	a201      	add	r2, pc, #4	; (adr r2, 8003a8c <HAL_RCC_GetSysClockFreq+0x30>)
 8003a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a8a:	bf00      	nop
 8003a8c:	08003ac1 	.word	0x08003ac1
 8003a90:	08003ce5 	.word	0x08003ce5
 8003a94:	08003ce5 	.word	0x08003ce5
 8003a98:	08003ce5 	.word	0x08003ce5
 8003a9c:	08003ac7 	.word	0x08003ac7
 8003aa0:	08003ce5 	.word	0x08003ce5
 8003aa4:	08003ce5 	.word	0x08003ce5
 8003aa8:	08003ce5 	.word	0x08003ce5
 8003aac:	08003acd 	.word	0x08003acd
 8003ab0:	08003ce5 	.word	0x08003ce5
 8003ab4:	08003ce5 	.word	0x08003ce5
 8003ab8:	08003ce5 	.word	0x08003ce5
 8003abc:	08003bdb 	.word	0x08003bdb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ac0:	4b8d      	ldr	r3, [pc, #564]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x29c>)
 8003ac2:	613b      	str	r3, [r7, #16]
       break;
 8003ac4:	e111      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ac6:	4b8d      	ldr	r3, [pc, #564]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003ac8:	613b      	str	r3, [r7, #16]
      break;
 8003aca:	e10e      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003acc:	4b89      	ldr	r3, [pc, #548]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x298>)
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ad4:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ad6:	4b87      	ldr	r3, [pc, #540]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x298>)
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d023      	beq.n	8003b2a <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ae2:	4b84      	ldr	r3, [pc, #528]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x298>)
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	099b      	lsrs	r3, r3, #6
 8003ae8:	f04f 0400 	mov.w	r4, #0
 8003aec:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003af0:	f04f 0200 	mov.w	r2, #0
 8003af4:	ea03 0501 	and.w	r5, r3, r1
 8003af8:	ea04 0602 	and.w	r6, r4, r2
 8003afc:	4a7f      	ldr	r2, [pc, #508]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003afe:	fb02 f106 	mul.w	r1, r2, r6
 8003b02:	2200      	movs	r2, #0
 8003b04:	fb02 f205 	mul.w	r2, r2, r5
 8003b08:	440a      	add	r2, r1
 8003b0a:	497c      	ldr	r1, [pc, #496]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003b0c:	fba5 0101 	umull	r0, r1, r5, r1
 8003b10:	1853      	adds	r3, r2, r1
 8003b12:	4619      	mov	r1, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f04f 0400 	mov.w	r4, #0
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	4623      	mov	r3, r4
 8003b1e:	f7fc ffbd 	bl	8000a9c <__aeabi_uldivmod>
 8003b22:	4603      	mov	r3, r0
 8003b24:	460c      	mov	r4, r1
 8003b26:	617b      	str	r3, [r7, #20]
 8003b28:	e049      	b.n	8003bbe <HAL_RCC_GetSysClockFreq+0x162>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b2a:	4b72      	ldr	r3, [pc, #456]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x298>)
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	099b      	lsrs	r3, r3, #6
 8003b30:	f04f 0400 	mov.w	r4, #0
 8003b34:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003b38:	f04f 0200 	mov.w	r2, #0
 8003b3c:	ea03 0501 	and.w	r5, r3, r1
 8003b40:	ea04 0602 	and.w	r6, r4, r2
 8003b44:	4629      	mov	r1, r5
 8003b46:	4632      	mov	r2, r6
 8003b48:	f04f 0300 	mov.w	r3, #0
 8003b4c:	f04f 0400 	mov.w	r4, #0
 8003b50:	0154      	lsls	r4, r2, #5
 8003b52:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003b56:	014b      	lsls	r3, r1, #5
 8003b58:	4619      	mov	r1, r3
 8003b5a:	4622      	mov	r2, r4
 8003b5c:	1b49      	subs	r1, r1, r5
 8003b5e:	eb62 0206 	sbc.w	r2, r2, r6
 8003b62:	f04f 0300 	mov.w	r3, #0
 8003b66:	f04f 0400 	mov.w	r4, #0
 8003b6a:	0194      	lsls	r4, r2, #6
 8003b6c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003b70:	018b      	lsls	r3, r1, #6
 8003b72:	1a5b      	subs	r3, r3, r1
 8003b74:	eb64 0402 	sbc.w	r4, r4, r2
 8003b78:	f04f 0100 	mov.w	r1, #0
 8003b7c:	f04f 0200 	mov.w	r2, #0
 8003b80:	00e2      	lsls	r2, r4, #3
 8003b82:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003b86:	00d9      	lsls	r1, r3, #3
 8003b88:	460b      	mov	r3, r1
 8003b8a:	4614      	mov	r4, r2
 8003b8c:	195b      	adds	r3, r3, r5
 8003b8e:	eb44 0406 	adc.w	r4, r4, r6
 8003b92:	f04f 0100 	mov.w	r1, #0
 8003b96:	f04f 0200 	mov.w	r2, #0
 8003b9a:	02a2      	lsls	r2, r4, #10
 8003b9c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003ba0:	0299      	lsls	r1, r3, #10
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	4614      	mov	r4, r2
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	4621      	mov	r1, r4
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f04f 0400 	mov.w	r4, #0
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	4623      	mov	r3, r4
 8003bb4:	f7fc ff72 	bl	8000a9c <__aeabi_uldivmod>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	460c      	mov	r4, r1
 8003bbc:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003bbe:	4b4d      	ldr	r3, [pc, #308]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x298>)
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	0c1b      	lsrs	r3, r3, #16
 8003bc4:	f003 0303 	and.w	r3, r3, #3
 8003bc8:	3301      	adds	r3, #1
 8003bca:	005b      	lsls	r3, r3, #1
 8003bcc:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8003bce:	697a      	ldr	r2, [r7, #20]
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bd6:	613b      	str	r3, [r7, #16]
      break;
 8003bd8:	e087      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bda:	4b46      	ldr	r3, [pc, #280]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x298>)
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003be2:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003be4:	4b43      	ldr	r3, [pc, #268]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x298>)
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d023      	beq.n	8003c38 <HAL_RCC_GetSysClockFreq+0x1dc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bf0:	4b40      	ldr	r3, [pc, #256]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x298>)
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	099b      	lsrs	r3, r3, #6
 8003bf6:	f04f 0400 	mov.w	r4, #0
 8003bfa:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003bfe:	f04f 0200 	mov.w	r2, #0
 8003c02:	ea03 0501 	and.w	r5, r3, r1
 8003c06:	ea04 0602 	and.w	r6, r4, r2
 8003c0a:	4a3c      	ldr	r2, [pc, #240]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003c0c:	fb02 f106 	mul.w	r1, r2, r6
 8003c10:	2200      	movs	r2, #0
 8003c12:	fb02 f205 	mul.w	r2, r2, r5
 8003c16:	440a      	add	r2, r1
 8003c18:	4938      	ldr	r1, [pc, #224]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003c1a:	fba5 0101 	umull	r0, r1, r5, r1
 8003c1e:	1853      	adds	r3, r2, r1
 8003c20:	4619      	mov	r1, r3
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f04f 0400 	mov.w	r4, #0
 8003c28:	461a      	mov	r2, r3
 8003c2a:	4623      	mov	r3, r4
 8003c2c:	f7fc ff36 	bl	8000a9c <__aeabi_uldivmod>
 8003c30:	4603      	mov	r3, r0
 8003c32:	460c      	mov	r4, r1
 8003c34:	617b      	str	r3, [r7, #20]
 8003c36:	e049      	b.n	8003ccc <HAL_RCC_GetSysClockFreq+0x270>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c38:	4b2e      	ldr	r3, [pc, #184]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x298>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	099b      	lsrs	r3, r3, #6
 8003c3e:	f04f 0400 	mov.w	r4, #0
 8003c42:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003c46:	f04f 0200 	mov.w	r2, #0
 8003c4a:	ea03 0501 	and.w	r5, r3, r1
 8003c4e:	ea04 0602 	and.w	r6, r4, r2
 8003c52:	4629      	mov	r1, r5
 8003c54:	4632      	mov	r2, r6
 8003c56:	f04f 0300 	mov.w	r3, #0
 8003c5a:	f04f 0400 	mov.w	r4, #0
 8003c5e:	0154      	lsls	r4, r2, #5
 8003c60:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003c64:	014b      	lsls	r3, r1, #5
 8003c66:	4619      	mov	r1, r3
 8003c68:	4622      	mov	r2, r4
 8003c6a:	1b49      	subs	r1, r1, r5
 8003c6c:	eb62 0206 	sbc.w	r2, r2, r6
 8003c70:	f04f 0300 	mov.w	r3, #0
 8003c74:	f04f 0400 	mov.w	r4, #0
 8003c78:	0194      	lsls	r4, r2, #6
 8003c7a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003c7e:	018b      	lsls	r3, r1, #6
 8003c80:	1a5b      	subs	r3, r3, r1
 8003c82:	eb64 0402 	sbc.w	r4, r4, r2
 8003c86:	f04f 0100 	mov.w	r1, #0
 8003c8a:	f04f 0200 	mov.w	r2, #0
 8003c8e:	00e2      	lsls	r2, r4, #3
 8003c90:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003c94:	00d9      	lsls	r1, r3, #3
 8003c96:	460b      	mov	r3, r1
 8003c98:	4614      	mov	r4, r2
 8003c9a:	195b      	adds	r3, r3, r5
 8003c9c:	eb44 0406 	adc.w	r4, r4, r6
 8003ca0:	f04f 0100 	mov.w	r1, #0
 8003ca4:	f04f 0200 	mov.w	r2, #0
 8003ca8:	02a2      	lsls	r2, r4, #10
 8003caa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003cae:	0299      	lsls	r1, r3, #10
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	4614      	mov	r4, r2
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	4621      	mov	r1, r4
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f04f 0400 	mov.w	r4, #0
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	4623      	mov	r3, r4
 8003cc2:	f7fc feeb 	bl	8000a9c <__aeabi_uldivmod>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	460c      	mov	r4, r1
 8003cca:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003ccc:	4b09      	ldr	r3, [pc, #36]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x298>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	0f1b      	lsrs	r3, r3, #28
 8003cd2:	f003 0307 	and.w	r3, r3, #7
 8003cd6:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce0:	613b      	str	r3, [r7, #16]
      break;
 8003ce2:	e002      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0x28e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ce4:	4b04      	ldr	r3, [pc, #16]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x29c>)
 8003ce6:	613b      	str	r3, [r7, #16]
      break;
 8003ce8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cea:	693b      	ldr	r3, [r7, #16]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	371c      	adds	r7, #28
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cf4:	40023800 	.word	0x40023800
 8003cf8:	00f42400 	.word	0x00f42400
 8003cfc:	017d7840 	.word	0x017d7840

08003d00 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b086      	sub	sp, #24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0301 	and.w	r3, r3, #1
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	f000 8083 	beq.w	8003e20 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003d1a:	4b95      	ldr	r3, [pc, #596]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	f003 030c 	and.w	r3, r3, #12
 8003d22:	2b04      	cmp	r3, #4
 8003d24:	d019      	beq.n	8003d5a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003d26:	4b92      	ldr	r3, [pc, #584]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003d2e:	2b08      	cmp	r3, #8
 8003d30:	d106      	bne.n	8003d40 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003d32:	4b8f      	ldr	r3, [pc, #572]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d3e:	d00c      	beq.n	8003d5a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d40:	4b8b      	ldr	r3, [pc, #556]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003d48:	2b0c      	cmp	r3, #12
 8003d4a:	d112      	bne.n	8003d72 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d4c:	4b88      	ldr	r3, [pc, #544]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d58:	d10b      	bne.n	8003d72 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d5a:	4b85      	ldr	r3, [pc, #532]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d05b      	beq.n	8003e1e <HAL_RCC_OscConfig+0x11e>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d157      	bne.n	8003e1e <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e216      	b.n	80041a0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d7a:	d106      	bne.n	8003d8a <HAL_RCC_OscConfig+0x8a>
 8003d7c:	4b7c      	ldr	r3, [pc, #496]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a7b      	ldr	r2, [pc, #492]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003d82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d86:	6013      	str	r3, [r2, #0]
 8003d88:	e01d      	b.n	8003dc6 <HAL_RCC_OscConfig+0xc6>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d92:	d10c      	bne.n	8003dae <HAL_RCC_OscConfig+0xae>
 8003d94:	4b76      	ldr	r3, [pc, #472]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a75      	ldr	r2, [pc, #468]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003d9a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d9e:	6013      	str	r3, [r2, #0]
 8003da0:	4b73      	ldr	r3, [pc, #460]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a72      	ldr	r2, [pc, #456]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003da6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003daa:	6013      	str	r3, [r2, #0]
 8003dac:	e00b      	b.n	8003dc6 <HAL_RCC_OscConfig+0xc6>
 8003dae:	4b70      	ldr	r3, [pc, #448]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a6f      	ldr	r2, [pc, #444]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003db4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003db8:	6013      	str	r3, [r2, #0]
 8003dba:	4b6d      	ldr	r3, [pc, #436]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a6c      	ldr	r2, [pc, #432]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003dc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dc4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d013      	beq.n	8003df6 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dce:	f7fe fb03 	bl	80023d8 <HAL_GetTick>
 8003dd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dd4:	e008      	b.n	8003de8 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dd6:	f7fe faff 	bl	80023d8 <HAL_GetTick>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	2b64      	cmp	r3, #100	; 0x64
 8003de2:	d901      	bls.n	8003de8 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e1db      	b.n	80041a0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003de8:	4b61      	ldr	r3, [pc, #388]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d0f0      	beq.n	8003dd6 <HAL_RCC_OscConfig+0xd6>
 8003df4:	e014      	b.n	8003e20 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df6:	f7fe faef 	bl	80023d8 <HAL_GetTick>
 8003dfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dfc:	e008      	b.n	8003e10 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dfe:	f7fe faeb 	bl	80023d8 <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b64      	cmp	r3, #100	; 0x64
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e1c7      	b.n	80041a0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e10:	4b57      	ldr	r3, [pc, #348]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d1f0      	bne.n	8003dfe <HAL_RCC_OscConfig+0xfe>
 8003e1c:	e000      	b.n	8003e20 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e1e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0302 	and.w	r3, r3, #2
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d06f      	beq.n	8003f0c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003e2c:	4b50      	ldr	r3, [pc, #320]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f003 030c 	and.w	r3, r3, #12
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d017      	beq.n	8003e68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003e38:	4b4d      	ldr	r3, [pc, #308]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003e40:	2b08      	cmp	r3, #8
 8003e42:	d105      	bne.n	8003e50 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003e44:	4b4a      	ldr	r3, [pc, #296]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d00b      	beq.n	8003e68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e50:	4b47      	ldr	r3, [pc, #284]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003e58:	2b0c      	cmp	r3, #12
 8003e5a:	d11c      	bne.n	8003e96 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e5c:	4b44      	ldr	r3, [pc, #272]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d116      	bne.n	8003e96 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e68:	4b41      	ldr	r3, [pc, #260]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d005      	beq.n	8003e80 <HAL_RCC_OscConfig+0x180>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d001      	beq.n	8003e80 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e18f      	b.n	80041a0 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e80:	4b3b      	ldr	r3, [pc, #236]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	691b      	ldr	r3, [r3, #16]
 8003e8c:	00db      	lsls	r3, r3, #3
 8003e8e:	4938      	ldr	r1, [pc, #224]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e94:	e03a      	b.n	8003f0c <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d020      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e9e:	4b35      	ldr	r3, [pc, #212]	; (8003f74 <HAL_RCC_OscConfig+0x274>)
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea4:	f7fe fa98 	bl	80023d8 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003eac:	f7fe fa94 	bl	80023d8 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e170      	b.n	80041a0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ebe:	4b2c      	ldr	r3, [pc, #176]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d0f0      	beq.n	8003eac <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eca:	4b29      	ldr	r3, [pc, #164]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	00db      	lsls	r3, r3, #3
 8003ed8:	4925      	ldr	r1, [pc, #148]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	600b      	str	r3, [r1, #0]
 8003ede:	e015      	b.n	8003f0c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ee0:	4b24      	ldr	r3, [pc, #144]	; (8003f74 <HAL_RCC_OscConfig+0x274>)
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee6:	f7fe fa77 	bl	80023d8 <HAL_GetTick>
 8003eea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eec:	e008      	b.n	8003f00 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003eee:	f7fe fa73 	bl	80023d8 <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d901      	bls.n	8003f00 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e14f      	b.n	80041a0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f00:	4b1b      	ldr	r3, [pc, #108]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d1f0      	bne.n	8003eee <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0308 	and.w	r3, r3, #8
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d037      	beq.n	8003f88 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	695b      	ldr	r3, [r3, #20]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d016      	beq.n	8003f4e <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f20:	4b15      	ldr	r3, [pc, #84]	; (8003f78 <HAL_RCC_OscConfig+0x278>)
 8003f22:	2201      	movs	r2, #1
 8003f24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f26:	f7fe fa57 	bl	80023d8 <HAL_GetTick>
 8003f2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f2c:	e008      	b.n	8003f40 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f2e:	f7fe fa53 	bl	80023d8 <HAL_GetTick>
 8003f32:	4602      	mov	r2, r0
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	1ad3      	subs	r3, r2, r3
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d901      	bls.n	8003f40 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e12f      	b.n	80041a0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f40:	4b0b      	ldr	r3, [pc, #44]	; (8003f70 <HAL_RCC_OscConfig+0x270>)
 8003f42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f44:	f003 0302 	and.w	r3, r3, #2
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d0f0      	beq.n	8003f2e <HAL_RCC_OscConfig+0x22e>
 8003f4c:	e01c      	b.n	8003f88 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f4e:	4b0a      	ldr	r3, [pc, #40]	; (8003f78 <HAL_RCC_OscConfig+0x278>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f54:	f7fe fa40 	bl	80023d8 <HAL_GetTick>
 8003f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f5a:	e00f      	b.n	8003f7c <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f5c:	f7fe fa3c 	bl	80023d8 <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d908      	bls.n	8003f7c <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e118      	b.n	80041a0 <HAL_RCC_OscConfig+0x4a0>
 8003f6e:	bf00      	nop
 8003f70:	40023800 	.word	0x40023800
 8003f74:	42470000 	.word	0x42470000
 8003f78:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f7c:	4b8a      	ldr	r3, [pc, #552]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 8003f7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d1e9      	bne.n	8003f5c <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0304 	and.w	r3, r3, #4
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	f000 8097 	beq.w	80040c4 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f96:	2300      	movs	r3, #0
 8003f98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f9a:	4b83      	ldr	r3, [pc, #524]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 8003f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d10f      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	60fb      	str	r3, [r7, #12]
 8003faa:	4b7f      	ldr	r3, [pc, #508]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	4a7e      	ldr	r2, [pc, #504]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 8003fb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fb4:	6413      	str	r3, [r2, #64]	; 0x40
 8003fb6:	4b7c      	ldr	r3, [pc, #496]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fbe:	60fb      	str	r3, [r7, #12]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fc6:	4b79      	ldr	r3, [pc, #484]	; (80041ac <HAL_RCC_OscConfig+0x4ac>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d118      	bne.n	8004004 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fd2:	4b76      	ldr	r3, [pc, #472]	; (80041ac <HAL_RCC_OscConfig+0x4ac>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a75      	ldr	r2, [pc, #468]	; (80041ac <HAL_RCC_OscConfig+0x4ac>)
 8003fd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fde:	f7fe f9fb 	bl	80023d8 <HAL_GetTick>
 8003fe2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fe4:	e008      	b.n	8003ff8 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fe6:	f7fe f9f7 	bl	80023d8 <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	2b02      	cmp	r3, #2
 8003ff2:	d901      	bls.n	8003ff8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e0d3      	b.n	80041a0 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ff8:	4b6c      	ldr	r3, [pc, #432]	; (80041ac <HAL_RCC_OscConfig+0x4ac>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004000:	2b00      	cmp	r3, #0
 8004002:	d0f0      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d106      	bne.n	800401a <HAL_RCC_OscConfig+0x31a>
 800400c:	4b66      	ldr	r3, [pc, #408]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 800400e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004010:	4a65      	ldr	r2, [pc, #404]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 8004012:	f043 0301 	orr.w	r3, r3, #1
 8004016:	6713      	str	r3, [r2, #112]	; 0x70
 8004018:	e01c      	b.n	8004054 <HAL_RCC_OscConfig+0x354>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	2b05      	cmp	r3, #5
 8004020:	d10c      	bne.n	800403c <HAL_RCC_OscConfig+0x33c>
 8004022:	4b61      	ldr	r3, [pc, #388]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 8004024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004026:	4a60      	ldr	r2, [pc, #384]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 8004028:	f043 0304 	orr.w	r3, r3, #4
 800402c:	6713      	str	r3, [r2, #112]	; 0x70
 800402e:	4b5e      	ldr	r3, [pc, #376]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 8004030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004032:	4a5d      	ldr	r2, [pc, #372]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 8004034:	f043 0301 	orr.w	r3, r3, #1
 8004038:	6713      	str	r3, [r2, #112]	; 0x70
 800403a:	e00b      	b.n	8004054 <HAL_RCC_OscConfig+0x354>
 800403c:	4b5a      	ldr	r3, [pc, #360]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 800403e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004040:	4a59      	ldr	r2, [pc, #356]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 8004042:	f023 0301 	bic.w	r3, r3, #1
 8004046:	6713      	str	r3, [r2, #112]	; 0x70
 8004048:	4b57      	ldr	r3, [pc, #348]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 800404a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800404c:	4a56      	ldr	r2, [pc, #344]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 800404e:	f023 0304 	bic.w	r3, r3, #4
 8004052:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d015      	beq.n	8004088 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800405c:	f7fe f9bc 	bl	80023d8 <HAL_GetTick>
 8004060:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004062:	e00a      	b.n	800407a <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004064:	f7fe f9b8 	bl	80023d8 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004072:	4293      	cmp	r3, r2
 8004074:	d901      	bls.n	800407a <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e092      	b.n	80041a0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800407a:	4b4b      	ldr	r3, [pc, #300]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 800407c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800407e:	f003 0302 	and.w	r3, r3, #2
 8004082:	2b00      	cmp	r3, #0
 8004084:	d0ee      	beq.n	8004064 <HAL_RCC_OscConfig+0x364>
 8004086:	e014      	b.n	80040b2 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004088:	f7fe f9a6 	bl	80023d8 <HAL_GetTick>
 800408c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800408e:	e00a      	b.n	80040a6 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004090:	f7fe f9a2 	bl	80023d8 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	f241 3288 	movw	r2, #5000	; 0x1388
 800409e:	4293      	cmp	r3, r2
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e07c      	b.n	80041a0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040a6:	4b40      	ldr	r3, [pc, #256]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 80040a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d1ee      	bne.n	8004090 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040b2:	7dfb      	ldrb	r3, [r7, #23]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d105      	bne.n	80040c4 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040b8:	4b3b      	ldr	r3, [pc, #236]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 80040ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040bc:	4a3a      	ldr	r2, [pc, #232]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 80040be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040c2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d068      	beq.n	800419e <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80040cc:	4b36      	ldr	r3, [pc, #216]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	f003 030c 	and.w	r3, r3, #12
 80040d4:	2b08      	cmp	r3, #8
 80040d6:	d060      	beq.n	800419a <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d145      	bne.n	800416c <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040e0:	4b33      	ldr	r3, [pc, #204]	; (80041b0 <HAL_RCC_OscConfig+0x4b0>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e6:	f7fe f977 	bl	80023d8 <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ec:	e008      	b.n	8004100 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040ee:	f7fe f973 	bl	80023d8 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d901      	bls.n	8004100 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e04f      	b.n	80041a0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004100:	4b29      	ldr	r3, [pc, #164]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d1f0      	bne.n	80040ee <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	69da      	ldr	r2, [r3, #28]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	431a      	orrs	r2, r3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411a:	019b      	lsls	r3, r3, #6
 800411c:	431a      	orrs	r2, r3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004122:	085b      	lsrs	r3, r3, #1
 8004124:	3b01      	subs	r3, #1
 8004126:	041b      	lsls	r3, r3, #16
 8004128:	431a      	orrs	r2, r3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800412e:	061b      	lsls	r3, r3, #24
 8004130:	431a      	orrs	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004136:	071b      	lsls	r3, r3, #28
 8004138:	491b      	ldr	r1, [pc, #108]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 800413a:	4313      	orrs	r3, r2
 800413c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800413e:	4b1c      	ldr	r3, [pc, #112]	; (80041b0 <HAL_RCC_OscConfig+0x4b0>)
 8004140:	2201      	movs	r2, #1
 8004142:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004144:	f7fe f948 	bl	80023d8 <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800414c:	f7fe f944 	bl	80023d8 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e020      	b.n	80041a0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800415e:	4b12      	ldr	r3, [pc, #72]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d0f0      	beq.n	800414c <HAL_RCC_OscConfig+0x44c>
 800416a:	e018      	b.n	800419e <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800416c:	4b10      	ldr	r3, [pc, #64]	; (80041b0 <HAL_RCC_OscConfig+0x4b0>)
 800416e:	2200      	movs	r2, #0
 8004170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004172:	f7fe f931 	bl	80023d8 <HAL_GetTick>
 8004176:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004178:	e008      	b.n	800418c <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800417a:	f7fe f92d 	bl	80023d8 <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	2b02      	cmp	r3, #2
 8004186:	d901      	bls.n	800418c <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e009      	b.n	80041a0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800418c:	4b06      	ldr	r3, [pc, #24]	; (80041a8 <HAL_RCC_OscConfig+0x4a8>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1f0      	bne.n	800417a <HAL_RCC_OscConfig+0x47a>
 8004198:	e001      	b.n	800419e <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e000      	b.n	80041a0 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800419e:	2300      	movs	r3, #0
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3718      	adds	r7, #24
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	40023800 	.word	0x40023800
 80041ac:	40007000 	.word	0x40007000
 80041b0:	42470060 	.word	0x42470060

080041b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e056      	b.n	8004274 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d106      	bne.n	80041e6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f7fd fef5 	bl	8001fd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2202      	movs	r2, #2
 80041ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041fc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	431a      	orrs	r2, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	431a      	orrs	r2, r3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	431a      	orrs	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	695b      	ldr	r3, [r3, #20]
 8004218:	431a      	orrs	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	699b      	ldr	r3, [r3, #24]
 800421e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004222:	431a      	orrs	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	69db      	ldr	r3, [r3, #28]
 8004228:	431a      	orrs	r2, r3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	ea42 0103 	orr.w	r1, r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	430a      	orrs	r2, r1
 800423c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	0c1b      	lsrs	r3, r3, #16
 8004244:	f003 0104 	and.w	r1, r3, #4
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	430a      	orrs	r2, r1
 8004252:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	69da      	ldr	r2, [r3, #28]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004262:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2201      	movs	r2, #1
 800426e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004272:	2300      	movs	r3, #0
}
 8004274:	4618      	mov	r0, r3
 8004276:	3708      	adds	r7, #8
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}

0800427c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b088      	sub	sp, #32
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	603b      	str	r3, [r7, #0]
 8004288:	4613      	mov	r3, r2
 800428a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800428c:	2300      	movs	r3, #0
 800428e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004296:	2b01      	cmp	r3, #1
 8004298:	d101      	bne.n	800429e <HAL_SPI_Transmit+0x22>
 800429a:	2302      	movs	r3, #2
 800429c:	e11e      	b.n	80044dc <HAL_SPI_Transmit+0x260>
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2201      	movs	r2, #1
 80042a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042a6:	f7fe f897 	bl	80023d8 <HAL_GetTick>
 80042aa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80042ac:	88fb      	ldrh	r3, [r7, #6]
 80042ae:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d002      	beq.n	80042c2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80042bc:	2302      	movs	r3, #2
 80042be:	77fb      	strb	r3, [r7, #31]
    goto error;
 80042c0:	e103      	b.n	80044ca <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d002      	beq.n	80042ce <HAL_SPI_Transmit+0x52>
 80042c8:	88fb      	ldrh	r3, [r7, #6]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d102      	bne.n	80042d4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80042d2:	e0fa      	b.n	80044ca <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2203      	movs	r2, #3
 80042d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	68ba      	ldr	r2, [r7, #8]
 80042e6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	88fa      	ldrh	r2, [r7, #6]
 80042ec:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	88fa      	ldrh	r2, [r7, #6]
 80042f2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2200      	movs	r2, #0
 80042f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2200      	movs	r2, #0
 8004304:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2200      	movs	r2, #0
 8004310:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800431a:	d107      	bne.n	800432c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800432a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004336:	2b40      	cmp	r3, #64	; 0x40
 8004338:	d007      	beq.n	800434a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004348:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004352:	d14b      	bne.n	80043ec <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d002      	beq.n	8004362 <HAL_SPI_Transmit+0xe6>
 800435c:	8afb      	ldrh	r3, [r7, #22]
 800435e:	2b01      	cmp	r3, #1
 8004360:	d13e      	bne.n	80043e0 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004366:	881a      	ldrh	r2, [r3, #0]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004372:	1c9a      	adds	r2, r3, #2
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800437c:	b29b      	uxth	r3, r3
 800437e:	3b01      	subs	r3, #1
 8004380:	b29a      	uxth	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004386:	e02b      	b.n	80043e0 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b02      	cmp	r3, #2
 8004394:	d112      	bne.n	80043bc <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439a:	881a      	ldrh	r2, [r3, #0]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a6:	1c9a      	adds	r2, r3, #2
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	3b01      	subs	r3, #1
 80043b4:	b29a      	uxth	r2, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	86da      	strh	r2, [r3, #54]	; 0x36
 80043ba:	e011      	b.n	80043e0 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043bc:	f7fe f80c 	bl	80023d8 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	683a      	ldr	r2, [r7, #0]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d803      	bhi.n	80043d4 <HAL_SPI_Transmit+0x158>
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d2:	d102      	bne.n	80043da <HAL_SPI_Transmit+0x15e>
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d102      	bne.n	80043e0 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80043de:	e074      	b.n	80044ca <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1ce      	bne.n	8004388 <HAL_SPI_Transmit+0x10c>
 80043ea:	e04c      	b.n	8004486 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d002      	beq.n	80043fa <HAL_SPI_Transmit+0x17e>
 80043f4:	8afb      	ldrh	r3, [r7, #22]
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d140      	bne.n	800447c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	330c      	adds	r3, #12
 8004404:	7812      	ldrb	r2, [r2, #0]
 8004406:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800440c:	1c5a      	adds	r2, r3, #1
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004416:	b29b      	uxth	r3, r3
 8004418:	3b01      	subs	r3, #1
 800441a:	b29a      	uxth	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004420:	e02c      	b.n	800447c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	f003 0302 	and.w	r3, r3, #2
 800442c:	2b02      	cmp	r3, #2
 800442e:	d113      	bne.n	8004458 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	330c      	adds	r3, #12
 800443a:	7812      	ldrb	r2, [r2, #0]
 800443c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004442:	1c5a      	adds	r2, r3, #1
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800444c:	b29b      	uxth	r3, r3
 800444e:	3b01      	subs	r3, #1
 8004450:	b29a      	uxth	r2, r3
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	86da      	strh	r2, [r3, #54]	; 0x36
 8004456:	e011      	b.n	800447c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004458:	f7fd ffbe 	bl	80023d8 <HAL_GetTick>
 800445c:	4602      	mov	r2, r0
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	683a      	ldr	r2, [r7, #0]
 8004464:	429a      	cmp	r2, r3
 8004466:	d803      	bhi.n	8004470 <HAL_SPI_Transmit+0x1f4>
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800446e:	d102      	bne.n	8004476 <HAL_SPI_Transmit+0x1fa>
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d102      	bne.n	800447c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	77fb      	strb	r3, [r7, #31]
          goto error;
 800447a:	e026      	b.n	80044ca <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004480:	b29b      	uxth	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1cd      	bne.n	8004422 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	6839      	ldr	r1, [r7, #0]
 800448a:	68f8      	ldr	r0, [r7, #12]
 800448c:	f000 fa44 	bl	8004918 <SPI_EndRxTxTransaction>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d002      	beq.n	800449c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2220      	movs	r2, #32
 800449a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d10a      	bne.n	80044ba <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80044a4:	2300      	movs	r3, #0
 80044a6:	613b      	str	r3, [r7, #16]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	613b      	str	r3, [r7, #16]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	613b      	str	r3, [r7, #16]
 80044b8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d002      	beq.n	80044c8 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	77fb      	strb	r3, [r7, #31]
 80044c6:	e000      	b.n	80044ca <HAL_SPI_Transmit+0x24e>
  }

error:
 80044c8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2201      	movs	r2, #1
 80044ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80044da:	7ffb      	ldrb	r3, [r7, #31]
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3720      	adds	r7, #32
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b08c      	sub	sp, #48	; 0x30
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	607a      	str	r2, [r7, #4]
 80044f0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80044f2:	2301      	movs	r3, #1
 80044f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80044f6:	2300      	movs	r3, #0
 80044f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004502:	2b01      	cmp	r3, #1
 8004504:	d101      	bne.n	800450a <HAL_SPI_TransmitReceive+0x26>
 8004506:	2302      	movs	r3, #2
 8004508:	e18a      	b.n	8004820 <HAL_SPI_TransmitReceive+0x33c>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2201      	movs	r2, #1
 800450e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004512:	f7fd ff61 	bl	80023d8 <HAL_GetTick>
 8004516:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800451e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004528:	887b      	ldrh	r3, [r7, #2]
 800452a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800452c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004530:	2b01      	cmp	r3, #1
 8004532:	d00f      	beq.n	8004554 <HAL_SPI_TransmitReceive+0x70>
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800453a:	d107      	bne.n	800454c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d103      	bne.n	800454c <HAL_SPI_TransmitReceive+0x68>
 8004544:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004548:	2b04      	cmp	r3, #4
 800454a:	d003      	beq.n	8004554 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800454c:	2302      	movs	r3, #2
 800454e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004552:	e15b      	b.n	800480c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d005      	beq.n	8004566 <HAL_SPI_TransmitReceive+0x82>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d002      	beq.n	8004566 <HAL_SPI_TransmitReceive+0x82>
 8004560:	887b      	ldrh	r3, [r7, #2]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d103      	bne.n	800456e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800456c:	e14e      	b.n	800480c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b04      	cmp	r3, #4
 8004578:	d003      	beq.n	8004582 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2205      	movs	r2, #5
 800457e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	887a      	ldrh	r2, [r7, #2]
 8004592:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	887a      	ldrh	r2, [r7, #2]
 8004598:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	68ba      	ldr	r2, [r7, #8]
 800459e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	887a      	ldrh	r2, [r7, #2]
 80045a4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	887a      	ldrh	r2, [r7, #2]
 80045aa:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2200      	movs	r2, #0
 80045b0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2200      	movs	r2, #0
 80045b6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045c2:	2b40      	cmp	r3, #64	; 0x40
 80045c4:	d007      	beq.n	80045d6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	68db      	ldr	r3, [r3, #12]
 80045da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045de:	d178      	bne.n	80046d2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d002      	beq.n	80045ee <HAL_SPI_TransmitReceive+0x10a>
 80045e8:	8b7b      	ldrh	r3, [r7, #26]
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d166      	bne.n	80046bc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f2:	881a      	ldrh	r2, [r3, #0]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fe:	1c9a      	adds	r2, r3, #2
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004608:	b29b      	uxth	r3, r3
 800460a:	3b01      	subs	r3, #1
 800460c:	b29a      	uxth	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004612:	e053      	b.n	80046bc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b02      	cmp	r3, #2
 8004620:	d11b      	bne.n	800465a <HAL_SPI_TransmitReceive+0x176>
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004626:	b29b      	uxth	r3, r3
 8004628:	2b00      	cmp	r3, #0
 800462a:	d016      	beq.n	800465a <HAL_SPI_TransmitReceive+0x176>
 800462c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800462e:	2b01      	cmp	r3, #1
 8004630:	d113      	bne.n	800465a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004636:	881a      	ldrh	r2, [r3, #0]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004642:	1c9a      	adds	r2, r3, #2
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800464c:	b29b      	uxth	r3, r3
 800464e:	3b01      	subs	r3, #1
 8004650:	b29a      	uxth	r2, r3
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004656:	2300      	movs	r3, #0
 8004658:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f003 0301 	and.w	r3, r3, #1
 8004664:	2b01      	cmp	r3, #1
 8004666:	d119      	bne.n	800469c <HAL_SPI_TransmitReceive+0x1b8>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800466c:	b29b      	uxth	r3, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	d014      	beq.n	800469c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68da      	ldr	r2, [r3, #12]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800467c:	b292      	uxth	r2, r2
 800467e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004684:	1c9a      	adds	r2, r3, #2
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800468e:	b29b      	uxth	r3, r3
 8004690:	3b01      	subs	r3, #1
 8004692:	b29a      	uxth	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004698:	2301      	movs	r3, #1
 800469a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800469c:	f7fd fe9c 	bl	80023d8 <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d807      	bhi.n	80046bc <HAL_SPI_TransmitReceive+0x1d8>
 80046ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b2:	d003      	beq.n	80046bc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80046b4:	2303      	movs	r3, #3
 80046b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80046ba:	e0a7      	b.n	800480c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1a6      	bne.n	8004614 <HAL_SPI_TransmitReceive+0x130>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d1a1      	bne.n	8004614 <HAL_SPI_TransmitReceive+0x130>
 80046d0:	e07c      	b.n	80047cc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d002      	beq.n	80046e0 <HAL_SPI_TransmitReceive+0x1fc>
 80046da:	8b7b      	ldrh	r3, [r7, #26]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d16b      	bne.n	80047b8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	330c      	adds	r3, #12
 80046ea:	7812      	ldrb	r2, [r2, #0]
 80046ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f2:	1c5a      	adds	r2, r3, #1
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	3b01      	subs	r3, #1
 8004700:	b29a      	uxth	r2, r3
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004706:	e057      	b.n	80047b8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b02      	cmp	r3, #2
 8004714:	d11c      	bne.n	8004750 <HAL_SPI_TransmitReceive+0x26c>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800471a:	b29b      	uxth	r3, r3
 800471c:	2b00      	cmp	r3, #0
 800471e:	d017      	beq.n	8004750 <HAL_SPI_TransmitReceive+0x26c>
 8004720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004722:	2b01      	cmp	r3, #1
 8004724:	d114      	bne.n	8004750 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	330c      	adds	r3, #12
 8004730:	7812      	ldrb	r2, [r2, #0]
 8004732:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004738:	1c5a      	adds	r2, r3, #1
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004742:	b29b      	uxth	r3, r3
 8004744:	3b01      	subs	r3, #1
 8004746:	b29a      	uxth	r2, r3
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800474c:	2300      	movs	r3, #0
 800474e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f003 0301 	and.w	r3, r3, #1
 800475a:	2b01      	cmp	r3, #1
 800475c:	d119      	bne.n	8004792 <HAL_SPI_TransmitReceive+0x2ae>
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004762:	b29b      	uxth	r3, r3
 8004764:	2b00      	cmp	r3, #0
 8004766:	d014      	beq.n	8004792 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68da      	ldr	r2, [r3, #12]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004772:	b2d2      	uxtb	r2, r2
 8004774:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800477a:	1c5a      	adds	r2, r3, #1
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004784:	b29b      	uxth	r3, r3
 8004786:	3b01      	subs	r3, #1
 8004788:	b29a      	uxth	r2, r3
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800478e:	2301      	movs	r3, #1
 8004790:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004792:	f7fd fe21 	bl	80023d8 <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800479e:	429a      	cmp	r2, r3
 80047a0:	d803      	bhi.n	80047aa <HAL_SPI_TransmitReceive+0x2c6>
 80047a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a8:	d102      	bne.n	80047b0 <HAL_SPI_TransmitReceive+0x2cc>
 80047aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d103      	bne.n	80047b8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80047b6:	e029      	b.n	800480c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047bc:	b29b      	uxth	r3, r3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1a2      	bne.n	8004708 <HAL_SPI_TransmitReceive+0x224>
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d19d      	bne.n	8004708 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047ce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80047d0:	68f8      	ldr	r0, [r7, #12]
 80047d2:	f000 f8a1 	bl	8004918 <SPI_EndRxTxTransaction>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d006      	beq.n	80047ea <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2220      	movs	r2, #32
 80047e6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80047e8:	e010      	b.n	800480c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d10b      	bne.n	800480a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047f2:	2300      	movs	r3, #0
 80047f4:	617b      	str	r3, [r7, #20]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	617b      	str	r3, [r7, #20]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	617b      	str	r3, [r7, #20]
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	e000      	b.n	800480c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800480a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800481c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004820:	4618      	mov	r0, r3
 8004822:	3730      	adds	r7, #48	; 0x30
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004836:	b2db      	uxtb	r3, r3
}
 8004838:	4618      	mov	r0, r3
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	603b      	str	r3, [r7, #0]
 8004850:	4613      	mov	r3, r2
 8004852:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004854:	e04c      	b.n	80048f0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800485c:	d048      	beq.n	80048f0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800485e:	f7fd fdbb 	bl	80023d8 <HAL_GetTick>
 8004862:	4602      	mov	r2, r0
 8004864:	69bb      	ldr	r3, [r7, #24]
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	683a      	ldr	r2, [r7, #0]
 800486a:	429a      	cmp	r2, r3
 800486c:	d902      	bls.n	8004874 <SPI_WaitFlagStateUntilTimeout+0x30>
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d13d      	bne.n	80048f0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	685a      	ldr	r2, [r3, #4]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004882:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800488c:	d111      	bne.n	80048b2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004896:	d004      	beq.n	80048a2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048a0:	d107      	bne.n	80048b2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048b0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048ba:	d10f      	bne.n	80048dc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048ca:	601a      	str	r2, [r3, #0]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048da:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2200      	movs	r2, #0
 80048e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	e00f      	b.n	8004910 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	689a      	ldr	r2, [r3, #8]
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	4013      	ands	r3, r2
 80048fa:	68ba      	ldr	r2, [r7, #8]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	bf0c      	ite	eq
 8004900:	2301      	moveq	r3, #1
 8004902:	2300      	movne	r3, #0
 8004904:	b2db      	uxtb	r3, r3
 8004906:	461a      	mov	r2, r3
 8004908:	79fb      	ldrb	r3, [r7, #7]
 800490a:	429a      	cmp	r2, r3
 800490c:	d1a3      	bne.n	8004856 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800490e:	2300      	movs	r3, #0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3710      	adds	r7, #16
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b088      	sub	sp, #32
 800491c:	af02      	add	r7, sp, #8
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	60b9      	str	r1, [r7, #8]
 8004922:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004924:	4b1b      	ldr	r3, [pc, #108]	; (8004994 <SPI_EndRxTxTransaction+0x7c>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a1b      	ldr	r2, [pc, #108]	; (8004998 <SPI_EndRxTxTransaction+0x80>)
 800492a:	fba2 2303 	umull	r2, r3, r2, r3
 800492e:	0d5b      	lsrs	r3, r3, #21
 8004930:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004934:	fb02 f303 	mul.w	r3, r2, r3
 8004938:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004942:	d112      	bne.n	800496a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	9300      	str	r3, [sp, #0]
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	2200      	movs	r2, #0
 800494c:	2180      	movs	r1, #128	; 0x80
 800494e:	68f8      	ldr	r0, [r7, #12]
 8004950:	f7ff ff78 	bl	8004844 <SPI_WaitFlagStateUntilTimeout>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d016      	beq.n	8004988 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800495e:	f043 0220 	orr.w	r2, r3, #32
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e00f      	b.n	800498a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d00a      	beq.n	8004986 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	3b01      	subs	r3, #1
 8004974:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004980:	2b80      	cmp	r3, #128	; 0x80
 8004982:	d0f2      	beq.n	800496a <SPI_EndRxTxTransaction+0x52>
 8004984:	e000      	b.n	8004988 <SPI_EndRxTxTransaction+0x70>
        break;
 8004986:	bf00      	nop
  }

  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3718      	adds	r7, #24
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	20000004 	.word	0x20000004
 8004998:	165e9f81 	.word	0x165e9f81

0800499c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b082      	sub	sp, #8
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d101      	bne.n	80049ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e01d      	b.n	80049ea <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d106      	bne.n	80049c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f7fd fb4c 	bl	8002060 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2202      	movs	r2, #2
 80049cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	3304      	adds	r3, #4
 80049d8:	4619      	mov	r1, r3
 80049da:	4610      	mov	r0, r2
 80049dc:	f000 f95e 	bl	8004c9c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3708      	adds	r7, #8
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}

080049f2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80049f2:	b480      	push	{r7}
 80049f4:	b085      	sub	sp, #20
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	68da      	ldr	r2, [r3, #12]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f042 0201 	orr.w	r2, r2, #1
 8004a08:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f003 0307 	and.w	r3, r3, #7
 8004a14:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2b06      	cmp	r3, #6
 8004a1a:	d007      	beq.n	8004a2c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f042 0201 	orr.w	r2, r2, #1
 8004a2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3714      	adds	r7, #20
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr

08004a3a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a3a:	b580      	push	{r7, lr}
 8004a3c:	b082      	sub	sp, #8
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	f003 0302 	and.w	r3, r3, #2
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d122      	bne.n	8004a96 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d11b      	bne.n	8004a96 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f06f 0202 	mvn.w	r2, #2
 8004a66:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	f003 0303 	and.w	r3, r3, #3
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d003      	beq.n	8004a84 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 f8ee 	bl	8004c5e <HAL_TIM_IC_CaptureCallback>
 8004a82:	e005      	b.n	8004a90 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 f8e0 	bl	8004c4a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 f8f1 	bl	8004c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2200      	movs	r2, #0
 8004a94:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	691b      	ldr	r3, [r3, #16]
 8004a9c:	f003 0304 	and.w	r3, r3, #4
 8004aa0:	2b04      	cmp	r3, #4
 8004aa2:	d122      	bne.n	8004aea <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	68db      	ldr	r3, [r3, #12]
 8004aaa:	f003 0304 	and.w	r3, r3, #4
 8004aae:	2b04      	cmp	r3, #4
 8004ab0:	d11b      	bne.n	8004aea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f06f 0204 	mvn.w	r2, #4
 8004aba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2202      	movs	r2, #2
 8004ac0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	699b      	ldr	r3, [r3, #24]
 8004ac8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d003      	beq.n	8004ad8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f8c4 	bl	8004c5e <HAL_TIM_IC_CaptureCallback>
 8004ad6:	e005      	b.n	8004ae4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 f8b6 	bl	8004c4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 f8c7 	bl	8004c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	f003 0308 	and.w	r3, r3, #8
 8004af4:	2b08      	cmp	r3, #8
 8004af6:	d122      	bne.n	8004b3e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	f003 0308 	and.w	r3, r3, #8
 8004b02:	2b08      	cmp	r3, #8
 8004b04:	d11b      	bne.n	8004b3e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f06f 0208 	mvn.w	r2, #8
 8004b0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2204      	movs	r2, #4
 8004b14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	69db      	ldr	r3, [r3, #28]
 8004b1c:	f003 0303 	and.w	r3, r3, #3
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d003      	beq.n	8004b2c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 f89a 	bl	8004c5e <HAL_TIM_IC_CaptureCallback>
 8004b2a:	e005      	b.n	8004b38 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f000 f88c 	bl	8004c4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 f89d 	bl	8004c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	f003 0310 	and.w	r3, r3, #16
 8004b48:	2b10      	cmp	r3, #16
 8004b4a:	d122      	bne.n	8004b92 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	f003 0310 	and.w	r3, r3, #16
 8004b56:	2b10      	cmp	r3, #16
 8004b58:	d11b      	bne.n	8004b92 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f06f 0210 	mvn.w	r2, #16
 8004b62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2208      	movs	r2, #8
 8004b68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	69db      	ldr	r3, [r3, #28]
 8004b70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d003      	beq.n	8004b80 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 f870 	bl	8004c5e <HAL_TIM_IC_CaptureCallback>
 8004b7e:	e005      	b.n	8004b8c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 f862 	bl	8004c4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f000 f873 	bl	8004c72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	f003 0301 	and.w	r3, r3, #1
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d10e      	bne.n	8004bbe <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68db      	ldr	r3, [r3, #12]
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d107      	bne.n	8004bbe <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f06f 0201 	mvn.w	r2, #1
 8004bb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f7fc fdf7 	bl	80017ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	691b      	ldr	r3, [r3, #16]
 8004bc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc8:	2b80      	cmp	r3, #128	; 0x80
 8004bca:	d10e      	bne.n	8004bea <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bd6:	2b80      	cmp	r3, #128	; 0x80
 8004bd8:	d107      	bne.n	8004bea <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004be2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 f97f 	bl	8004ee8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	691b      	ldr	r3, [r3, #16]
 8004bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bf4:	2b40      	cmp	r3, #64	; 0x40
 8004bf6:	d10e      	bne.n	8004c16 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c02:	2b40      	cmp	r3, #64	; 0x40
 8004c04:	d107      	bne.n	8004c16 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f000 f838 	bl	8004c86 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	f003 0320 	and.w	r3, r3, #32
 8004c20:	2b20      	cmp	r3, #32
 8004c22:	d10e      	bne.n	8004c42 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	f003 0320 	and.w	r3, r3, #32
 8004c2e:	2b20      	cmp	r3, #32
 8004c30:	d107      	bne.n	8004c42 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f06f 0220 	mvn.w	r2, #32
 8004c3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f000 f949 	bl	8004ed4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c42:	bf00      	nop
 8004c44:	3708      	adds	r7, #8
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c4a:	b480      	push	{r7}
 8004c4c:	b083      	sub	sp, #12
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c52:	bf00      	nop
 8004c54:	370c      	adds	r7, #12
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c5e:	b480      	push	{r7}
 8004c60:	b083      	sub	sp, #12
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c66:	bf00      	nop
 8004c68:	370c      	adds	r7, #12
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c70:	4770      	bx	lr

08004c72 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c72:	b480      	push	{r7}
 8004c74:	b083      	sub	sp, #12
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c7a:	bf00      	nop
 8004c7c:	370c      	adds	r7, #12
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr

08004c86 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c86:	b480      	push	{r7}
 8004c88:	b083      	sub	sp, #12
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c8e:	bf00      	nop
 8004c90:	370c      	adds	r7, #12
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
	...

08004c9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a40      	ldr	r2, [pc, #256]	; (8004db0 <TIM_Base_SetConfig+0x114>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d013      	beq.n	8004cdc <TIM_Base_SetConfig+0x40>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cba:	d00f      	beq.n	8004cdc <TIM_Base_SetConfig+0x40>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4a3d      	ldr	r2, [pc, #244]	; (8004db4 <TIM_Base_SetConfig+0x118>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d00b      	beq.n	8004cdc <TIM_Base_SetConfig+0x40>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a3c      	ldr	r2, [pc, #240]	; (8004db8 <TIM_Base_SetConfig+0x11c>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d007      	beq.n	8004cdc <TIM_Base_SetConfig+0x40>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a3b      	ldr	r2, [pc, #236]	; (8004dbc <TIM_Base_SetConfig+0x120>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d003      	beq.n	8004cdc <TIM_Base_SetConfig+0x40>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a3a      	ldr	r2, [pc, #232]	; (8004dc0 <TIM_Base_SetConfig+0x124>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d108      	bne.n	8004cee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ce2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	68fa      	ldr	r2, [r7, #12]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	4a2f      	ldr	r2, [pc, #188]	; (8004db0 <TIM_Base_SetConfig+0x114>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d02b      	beq.n	8004d4e <TIM_Base_SetConfig+0xb2>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cfc:	d027      	beq.n	8004d4e <TIM_Base_SetConfig+0xb2>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a2c      	ldr	r2, [pc, #176]	; (8004db4 <TIM_Base_SetConfig+0x118>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d023      	beq.n	8004d4e <TIM_Base_SetConfig+0xb2>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a2b      	ldr	r2, [pc, #172]	; (8004db8 <TIM_Base_SetConfig+0x11c>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d01f      	beq.n	8004d4e <TIM_Base_SetConfig+0xb2>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a2a      	ldr	r2, [pc, #168]	; (8004dbc <TIM_Base_SetConfig+0x120>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d01b      	beq.n	8004d4e <TIM_Base_SetConfig+0xb2>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a29      	ldr	r2, [pc, #164]	; (8004dc0 <TIM_Base_SetConfig+0x124>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d017      	beq.n	8004d4e <TIM_Base_SetConfig+0xb2>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4a28      	ldr	r2, [pc, #160]	; (8004dc4 <TIM_Base_SetConfig+0x128>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d013      	beq.n	8004d4e <TIM_Base_SetConfig+0xb2>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a27      	ldr	r2, [pc, #156]	; (8004dc8 <TIM_Base_SetConfig+0x12c>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d00f      	beq.n	8004d4e <TIM_Base_SetConfig+0xb2>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a26      	ldr	r2, [pc, #152]	; (8004dcc <TIM_Base_SetConfig+0x130>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d00b      	beq.n	8004d4e <TIM_Base_SetConfig+0xb2>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a25      	ldr	r2, [pc, #148]	; (8004dd0 <TIM_Base_SetConfig+0x134>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d007      	beq.n	8004d4e <TIM_Base_SetConfig+0xb2>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4a24      	ldr	r2, [pc, #144]	; (8004dd4 <TIM_Base_SetConfig+0x138>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d003      	beq.n	8004d4e <TIM_Base_SetConfig+0xb2>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a23      	ldr	r2, [pc, #140]	; (8004dd8 <TIM_Base_SetConfig+0x13c>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d108      	bne.n	8004d60 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	68fa      	ldr	r2, [r7, #12]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	695b      	ldr	r3, [r3, #20]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	68fa      	ldr	r2, [r7, #12]
 8004d72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	689a      	ldr	r2, [r3, #8]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a0a      	ldr	r2, [pc, #40]	; (8004db0 <TIM_Base_SetConfig+0x114>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d003      	beq.n	8004d94 <TIM_Base_SetConfig+0xf8>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a0c      	ldr	r2, [pc, #48]	; (8004dc0 <TIM_Base_SetConfig+0x124>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d103      	bne.n	8004d9c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	691a      	ldr	r2, [r3, #16]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	615a      	str	r2, [r3, #20]
}
 8004da2:	bf00      	nop
 8004da4:	3714      	adds	r7, #20
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr
 8004dae:	bf00      	nop
 8004db0:	40010000 	.word	0x40010000
 8004db4:	40000400 	.word	0x40000400
 8004db8:	40000800 	.word	0x40000800
 8004dbc:	40000c00 	.word	0x40000c00
 8004dc0:	40010400 	.word	0x40010400
 8004dc4:	40014000 	.word	0x40014000
 8004dc8:	40014400 	.word	0x40014400
 8004dcc:	40014800 	.word	0x40014800
 8004dd0:	40001800 	.word	0x40001800
 8004dd4:	40001c00 	.word	0x40001c00
 8004dd8:	40002000 	.word	0x40002000

08004ddc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b085      	sub	sp, #20
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
 8004de4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d101      	bne.n	8004df4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004df0:	2302      	movs	r3, #2
 8004df2:	e05a      	b.n	8004eaa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2202      	movs	r2, #2
 8004e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68fa      	ldr	r2, [r7, #12]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68fa      	ldr	r2, [r7, #12]
 8004e2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a21      	ldr	r2, [pc, #132]	; (8004eb8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d022      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e40:	d01d      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a1d      	ldr	r2, [pc, #116]	; (8004ebc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d018      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a1b      	ldr	r2, [pc, #108]	; (8004ec0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d013      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a1a      	ldr	r2, [pc, #104]	; (8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d00e      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a18      	ldr	r2, [pc, #96]	; (8004ec8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d009      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a17      	ldr	r2, [pc, #92]	; (8004ecc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d004      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a15      	ldr	r2, [pc, #84]	; (8004ed0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d10c      	bne.n	8004e98 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	68ba      	ldr	r2, [r7, #8]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	68ba      	ldr	r2, [r7, #8]
 8004e96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ea8:	2300      	movs	r3, #0
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3714      	adds	r7, #20
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr
 8004eb6:	bf00      	nop
 8004eb8:	40010000 	.word	0x40010000
 8004ebc:	40000400 	.word	0x40000400
 8004ec0:	40000800 	.word	0x40000800
 8004ec4:	40000c00 	.word	0x40000c00
 8004ec8:	40010400 	.word	0x40010400
 8004ecc:	40014000 	.word	0x40014000
 8004ed0:	40001800 	.word	0x40001800

08004ed4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b083      	sub	sp, #12
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004edc:	bf00      	nop
 8004ede:	370c      	adds	r7, #12
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr

08004ee8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ef0:	bf00      	nop
 8004ef2:	370c      	adds	r7, #12
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b082      	sub	sp, #8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d101      	bne.n	8004f0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e03f      	b.n	8004f8e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d106      	bne.n	8004f28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f7fd f8c4 	bl	80020b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2224      	movs	r2, #36	; 0x24
 8004f2c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68da      	ldr	r2, [r3, #12]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f000 f90b 	bl	800515c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	691a      	ldr	r2, [r3, #16]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	695a      	ldr	r2, [r3, #20]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68da      	ldr	r2, [r3, #12]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2220      	movs	r2, #32
 8004f80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2220      	movs	r2, #32
 8004f88:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004f8c:	2300      	movs	r3, #0
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3708      	adds	r7, #8
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}

08004f96 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f96:	b580      	push	{r7, lr}
 8004f98:	b088      	sub	sp, #32
 8004f9a:	af02      	add	r7, sp, #8
 8004f9c:	60f8      	str	r0, [r7, #12]
 8004f9e:	60b9      	str	r1, [r7, #8]
 8004fa0:	603b      	str	r3, [r7, #0]
 8004fa2:	4613      	mov	r3, r2
 8004fa4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	2b20      	cmp	r3, #32
 8004fb4:	f040 8083 	bne.w	80050be <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d002      	beq.n	8004fc4 <HAL_UART_Transmit+0x2e>
 8004fbe:	88fb      	ldrh	r3, [r7, #6]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d101      	bne.n	8004fc8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e07b      	b.n	80050c0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d101      	bne.n	8004fd6 <HAL_UART_Transmit+0x40>
 8004fd2:	2302      	movs	r3, #2
 8004fd4:	e074      	b.n	80050c0 <HAL_UART_Transmit+0x12a>
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2201      	movs	r2, #1
 8004fda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2221      	movs	r2, #33	; 0x21
 8004fe8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004fec:	f7fd f9f4 	bl	80023d8 <HAL_GetTick>
 8004ff0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	88fa      	ldrh	r2, [r7, #6]
 8004ff6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	88fa      	ldrh	r2, [r7, #6]
 8004ffc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005006:	e042      	b.n	800508e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800500c:	b29b      	uxth	r3, r3
 800500e:	3b01      	subs	r3, #1
 8005010:	b29a      	uxth	r2, r3
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800501e:	d122      	bne.n	8005066 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	9300      	str	r3, [sp, #0]
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	2200      	movs	r2, #0
 8005028:	2180      	movs	r1, #128	; 0x80
 800502a:	68f8      	ldr	r0, [r7, #12]
 800502c:	f000 f84c 	bl	80050c8 <UART_WaitOnFlagUntilTimeout>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d001      	beq.n	800503a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e042      	b.n	80050c0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	881b      	ldrh	r3, [r3, #0]
 8005042:	461a      	mov	r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800504c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d103      	bne.n	800505e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	3302      	adds	r3, #2
 800505a:	60bb      	str	r3, [r7, #8]
 800505c:	e017      	b.n	800508e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	3301      	adds	r3, #1
 8005062:	60bb      	str	r3, [r7, #8]
 8005064:	e013      	b.n	800508e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	9300      	str	r3, [sp, #0]
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	2200      	movs	r2, #0
 800506e:	2180      	movs	r1, #128	; 0x80
 8005070:	68f8      	ldr	r0, [r7, #12]
 8005072:	f000 f829 	bl	80050c8 <UART_WaitOnFlagUntilTimeout>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d001      	beq.n	8005080 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800507c:	2303      	movs	r3, #3
 800507e:	e01f      	b.n	80050c0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	1c5a      	adds	r2, r3, #1
 8005084:	60ba      	str	r2, [r7, #8]
 8005086:	781a      	ldrb	r2, [r3, #0]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005092:	b29b      	uxth	r3, r3
 8005094:	2b00      	cmp	r3, #0
 8005096:	d1b7      	bne.n	8005008 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	9300      	str	r3, [sp, #0]
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	2200      	movs	r2, #0
 80050a0:	2140      	movs	r1, #64	; 0x40
 80050a2:	68f8      	ldr	r0, [r7, #12]
 80050a4:	f000 f810 	bl	80050c8 <UART_WaitOnFlagUntilTimeout>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d001      	beq.n	80050b2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e006      	b.n	80050c0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2220      	movs	r2, #32
 80050b6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80050ba:	2300      	movs	r3, #0
 80050bc:	e000      	b.n	80050c0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80050be:	2302      	movs	r3, #2
  }
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	3718      	adds	r7, #24
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	603b      	str	r3, [r7, #0]
 80050d4:	4613      	mov	r3, r2
 80050d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050d8:	e02c      	b.n	8005134 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050da:	69bb      	ldr	r3, [r7, #24]
 80050dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050e0:	d028      	beq.n	8005134 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d007      	beq.n	80050f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80050e8:	f7fd f976 	bl	80023d8 <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	69ba      	ldr	r2, [r7, #24]
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d21d      	bcs.n	8005134 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68da      	ldr	r2, [r3, #12]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005106:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	695a      	ldr	r2, [r3, #20]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f022 0201 	bic.w	r2, r2, #1
 8005116:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2220      	movs	r2, #32
 800511c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2220      	movs	r2, #32
 8005124:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005130:	2303      	movs	r3, #3
 8005132:	e00f      	b.n	8005154 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	4013      	ands	r3, r2
 800513e:	68ba      	ldr	r2, [r7, #8]
 8005140:	429a      	cmp	r2, r3
 8005142:	bf0c      	ite	eq
 8005144:	2301      	moveq	r3, #1
 8005146:	2300      	movne	r3, #0
 8005148:	b2db      	uxtb	r3, r3
 800514a:	461a      	mov	r2, r3
 800514c:	79fb      	ldrb	r3, [r7, #7]
 800514e:	429a      	cmp	r2, r3
 8005150:	d0c3      	beq.n	80050da <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005152:	2300      	movs	r3, #0
}
 8005154:	4618      	mov	r0, r3
 8005156:	3710      	adds	r7, #16
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}

0800515c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800515c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005160:	b085      	sub	sp, #20
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	691b      	ldr	r3, [r3, #16]
 800516c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	68da      	ldr	r2, [r3, #12]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	430a      	orrs	r2, r1
 800517a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	689a      	ldr	r2, [r3, #8]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	691b      	ldr	r3, [r3, #16]
 8005184:	431a      	orrs	r2, r3
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	431a      	orrs	r2, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	69db      	ldr	r3, [r3, #28]
 8005190:	4313      	orrs	r3, r2
 8005192:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800519e:	f023 030c 	bic.w	r3, r3, #12
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	6812      	ldr	r2, [r2, #0]
 80051a6:	68f9      	ldr	r1, [r7, #12]
 80051a8:	430b      	orrs	r3, r1
 80051aa:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	695b      	ldr	r3, [r3, #20]
 80051b2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	699a      	ldr	r2, [r3, #24]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	430a      	orrs	r2, r1
 80051c0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	69db      	ldr	r3, [r3, #28]
 80051c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051ca:	f040 818b 	bne.w	80054e4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4ac1      	ldr	r2, [pc, #772]	; (80054d8 <UART_SetConfig+0x37c>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d005      	beq.n	80051e4 <UART_SetConfig+0x88>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4abf      	ldr	r2, [pc, #764]	; (80054dc <UART_SetConfig+0x380>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	f040 80bd 	bne.w	800535e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80051e4:	f7fe fc26 	bl	8003a34 <HAL_RCC_GetPCLK2Freq>
 80051e8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	461d      	mov	r5, r3
 80051ee:	f04f 0600 	mov.w	r6, #0
 80051f2:	46a8      	mov	r8, r5
 80051f4:	46b1      	mov	r9, r6
 80051f6:	eb18 0308 	adds.w	r3, r8, r8
 80051fa:	eb49 0409 	adc.w	r4, r9, r9
 80051fe:	4698      	mov	r8, r3
 8005200:	46a1      	mov	r9, r4
 8005202:	eb18 0805 	adds.w	r8, r8, r5
 8005206:	eb49 0906 	adc.w	r9, r9, r6
 800520a:	f04f 0100 	mov.w	r1, #0
 800520e:	f04f 0200 	mov.w	r2, #0
 8005212:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005216:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800521a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800521e:	4688      	mov	r8, r1
 8005220:	4691      	mov	r9, r2
 8005222:	eb18 0005 	adds.w	r0, r8, r5
 8005226:	eb49 0106 	adc.w	r1, r9, r6
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	461d      	mov	r5, r3
 8005230:	f04f 0600 	mov.w	r6, #0
 8005234:	196b      	adds	r3, r5, r5
 8005236:	eb46 0406 	adc.w	r4, r6, r6
 800523a:	461a      	mov	r2, r3
 800523c:	4623      	mov	r3, r4
 800523e:	f7fb fc2d 	bl	8000a9c <__aeabi_uldivmod>
 8005242:	4603      	mov	r3, r0
 8005244:	460c      	mov	r4, r1
 8005246:	461a      	mov	r2, r3
 8005248:	4ba5      	ldr	r3, [pc, #660]	; (80054e0 <UART_SetConfig+0x384>)
 800524a:	fba3 2302 	umull	r2, r3, r3, r2
 800524e:	095b      	lsrs	r3, r3, #5
 8005250:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	461d      	mov	r5, r3
 8005258:	f04f 0600 	mov.w	r6, #0
 800525c:	46a9      	mov	r9, r5
 800525e:	46b2      	mov	sl, r6
 8005260:	eb19 0309 	adds.w	r3, r9, r9
 8005264:	eb4a 040a 	adc.w	r4, sl, sl
 8005268:	4699      	mov	r9, r3
 800526a:	46a2      	mov	sl, r4
 800526c:	eb19 0905 	adds.w	r9, r9, r5
 8005270:	eb4a 0a06 	adc.w	sl, sl, r6
 8005274:	f04f 0100 	mov.w	r1, #0
 8005278:	f04f 0200 	mov.w	r2, #0
 800527c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005280:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005284:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005288:	4689      	mov	r9, r1
 800528a:	4692      	mov	sl, r2
 800528c:	eb19 0005 	adds.w	r0, r9, r5
 8005290:	eb4a 0106 	adc.w	r1, sl, r6
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	461d      	mov	r5, r3
 800529a:	f04f 0600 	mov.w	r6, #0
 800529e:	196b      	adds	r3, r5, r5
 80052a0:	eb46 0406 	adc.w	r4, r6, r6
 80052a4:	461a      	mov	r2, r3
 80052a6:	4623      	mov	r3, r4
 80052a8:	f7fb fbf8 	bl	8000a9c <__aeabi_uldivmod>
 80052ac:	4603      	mov	r3, r0
 80052ae:	460c      	mov	r4, r1
 80052b0:	461a      	mov	r2, r3
 80052b2:	4b8b      	ldr	r3, [pc, #556]	; (80054e0 <UART_SetConfig+0x384>)
 80052b4:	fba3 1302 	umull	r1, r3, r3, r2
 80052b8:	095b      	lsrs	r3, r3, #5
 80052ba:	2164      	movs	r1, #100	; 0x64
 80052bc:	fb01 f303 	mul.w	r3, r1, r3
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	00db      	lsls	r3, r3, #3
 80052c4:	3332      	adds	r3, #50	; 0x32
 80052c6:	4a86      	ldr	r2, [pc, #536]	; (80054e0 <UART_SetConfig+0x384>)
 80052c8:	fba2 2303 	umull	r2, r3, r2, r3
 80052cc:	095b      	lsrs	r3, r3, #5
 80052ce:	005b      	lsls	r3, r3, #1
 80052d0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80052d4:	4498      	add	r8, r3
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	461d      	mov	r5, r3
 80052da:	f04f 0600 	mov.w	r6, #0
 80052de:	46a9      	mov	r9, r5
 80052e0:	46b2      	mov	sl, r6
 80052e2:	eb19 0309 	adds.w	r3, r9, r9
 80052e6:	eb4a 040a 	adc.w	r4, sl, sl
 80052ea:	4699      	mov	r9, r3
 80052ec:	46a2      	mov	sl, r4
 80052ee:	eb19 0905 	adds.w	r9, r9, r5
 80052f2:	eb4a 0a06 	adc.w	sl, sl, r6
 80052f6:	f04f 0100 	mov.w	r1, #0
 80052fa:	f04f 0200 	mov.w	r2, #0
 80052fe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005302:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005306:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800530a:	4689      	mov	r9, r1
 800530c:	4692      	mov	sl, r2
 800530e:	eb19 0005 	adds.w	r0, r9, r5
 8005312:	eb4a 0106 	adc.w	r1, sl, r6
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	461d      	mov	r5, r3
 800531c:	f04f 0600 	mov.w	r6, #0
 8005320:	196b      	adds	r3, r5, r5
 8005322:	eb46 0406 	adc.w	r4, r6, r6
 8005326:	461a      	mov	r2, r3
 8005328:	4623      	mov	r3, r4
 800532a:	f7fb fbb7 	bl	8000a9c <__aeabi_uldivmod>
 800532e:	4603      	mov	r3, r0
 8005330:	460c      	mov	r4, r1
 8005332:	461a      	mov	r2, r3
 8005334:	4b6a      	ldr	r3, [pc, #424]	; (80054e0 <UART_SetConfig+0x384>)
 8005336:	fba3 1302 	umull	r1, r3, r3, r2
 800533a:	095b      	lsrs	r3, r3, #5
 800533c:	2164      	movs	r1, #100	; 0x64
 800533e:	fb01 f303 	mul.w	r3, r1, r3
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	00db      	lsls	r3, r3, #3
 8005346:	3332      	adds	r3, #50	; 0x32
 8005348:	4a65      	ldr	r2, [pc, #404]	; (80054e0 <UART_SetConfig+0x384>)
 800534a:	fba2 2303 	umull	r2, r3, r2, r3
 800534e:	095b      	lsrs	r3, r3, #5
 8005350:	f003 0207 	and.w	r2, r3, #7
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4442      	add	r2, r8
 800535a:	609a      	str	r2, [r3, #8]
 800535c:	e26f      	b.n	800583e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800535e:	f7fe fb55 	bl	8003a0c <HAL_RCC_GetPCLK1Freq>
 8005362:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	461d      	mov	r5, r3
 8005368:	f04f 0600 	mov.w	r6, #0
 800536c:	46a8      	mov	r8, r5
 800536e:	46b1      	mov	r9, r6
 8005370:	eb18 0308 	adds.w	r3, r8, r8
 8005374:	eb49 0409 	adc.w	r4, r9, r9
 8005378:	4698      	mov	r8, r3
 800537a:	46a1      	mov	r9, r4
 800537c:	eb18 0805 	adds.w	r8, r8, r5
 8005380:	eb49 0906 	adc.w	r9, r9, r6
 8005384:	f04f 0100 	mov.w	r1, #0
 8005388:	f04f 0200 	mov.w	r2, #0
 800538c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005390:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005394:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005398:	4688      	mov	r8, r1
 800539a:	4691      	mov	r9, r2
 800539c:	eb18 0005 	adds.w	r0, r8, r5
 80053a0:	eb49 0106 	adc.w	r1, r9, r6
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	461d      	mov	r5, r3
 80053aa:	f04f 0600 	mov.w	r6, #0
 80053ae:	196b      	adds	r3, r5, r5
 80053b0:	eb46 0406 	adc.w	r4, r6, r6
 80053b4:	461a      	mov	r2, r3
 80053b6:	4623      	mov	r3, r4
 80053b8:	f7fb fb70 	bl	8000a9c <__aeabi_uldivmod>
 80053bc:	4603      	mov	r3, r0
 80053be:	460c      	mov	r4, r1
 80053c0:	461a      	mov	r2, r3
 80053c2:	4b47      	ldr	r3, [pc, #284]	; (80054e0 <UART_SetConfig+0x384>)
 80053c4:	fba3 2302 	umull	r2, r3, r3, r2
 80053c8:	095b      	lsrs	r3, r3, #5
 80053ca:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	461d      	mov	r5, r3
 80053d2:	f04f 0600 	mov.w	r6, #0
 80053d6:	46a9      	mov	r9, r5
 80053d8:	46b2      	mov	sl, r6
 80053da:	eb19 0309 	adds.w	r3, r9, r9
 80053de:	eb4a 040a 	adc.w	r4, sl, sl
 80053e2:	4699      	mov	r9, r3
 80053e4:	46a2      	mov	sl, r4
 80053e6:	eb19 0905 	adds.w	r9, r9, r5
 80053ea:	eb4a 0a06 	adc.w	sl, sl, r6
 80053ee:	f04f 0100 	mov.w	r1, #0
 80053f2:	f04f 0200 	mov.w	r2, #0
 80053f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80053fa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80053fe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005402:	4689      	mov	r9, r1
 8005404:	4692      	mov	sl, r2
 8005406:	eb19 0005 	adds.w	r0, r9, r5
 800540a:	eb4a 0106 	adc.w	r1, sl, r6
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	461d      	mov	r5, r3
 8005414:	f04f 0600 	mov.w	r6, #0
 8005418:	196b      	adds	r3, r5, r5
 800541a:	eb46 0406 	adc.w	r4, r6, r6
 800541e:	461a      	mov	r2, r3
 8005420:	4623      	mov	r3, r4
 8005422:	f7fb fb3b 	bl	8000a9c <__aeabi_uldivmod>
 8005426:	4603      	mov	r3, r0
 8005428:	460c      	mov	r4, r1
 800542a:	461a      	mov	r2, r3
 800542c:	4b2c      	ldr	r3, [pc, #176]	; (80054e0 <UART_SetConfig+0x384>)
 800542e:	fba3 1302 	umull	r1, r3, r3, r2
 8005432:	095b      	lsrs	r3, r3, #5
 8005434:	2164      	movs	r1, #100	; 0x64
 8005436:	fb01 f303 	mul.w	r3, r1, r3
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	00db      	lsls	r3, r3, #3
 800543e:	3332      	adds	r3, #50	; 0x32
 8005440:	4a27      	ldr	r2, [pc, #156]	; (80054e0 <UART_SetConfig+0x384>)
 8005442:	fba2 2303 	umull	r2, r3, r2, r3
 8005446:	095b      	lsrs	r3, r3, #5
 8005448:	005b      	lsls	r3, r3, #1
 800544a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800544e:	4498      	add	r8, r3
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	461d      	mov	r5, r3
 8005454:	f04f 0600 	mov.w	r6, #0
 8005458:	46a9      	mov	r9, r5
 800545a:	46b2      	mov	sl, r6
 800545c:	eb19 0309 	adds.w	r3, r9, r9
 8005460:	eb4a 040a 	adc.w	r4, sl, sl
 8005464:	4699      	mov	r9, r3
 8005466:	46a2      	mov	sl, r4
 8005468:	eb19 0905 	adds.w	r9, r9, r5
 800546c:	eb4a 0a06 	adc.w	sl, sl, r6
 8005470:	f04f 0100 	mov.w	r1, #0
 8005474:	f04f 0200 	mov.w	r2, #0
 8005478:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800547c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005480:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005484:	4689      	mov	r9, r1
 8005486:	4692      	mov	sl, r2
 8005488:	eb19 0005 	adds.w	r0, r9, r5
 800548c:	eb4a 0106 	adc.w	r1, sl, r6
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	461d      	mov	r5, r3
 8005496:	f04f 0600 	mov.w	r6, #0
 800549a:	196b      	adds	r3, r5, r5
 800549c:	eb46 0406 	adc.w	r4, r6, r6
 80054a0:	461a      	mov	r2, r3
 80054a2:	4623      	mov	r3, r4
 80054a4:	f7fb fafa 	bl	8000a9c <__aeabi_uldivmod>
 80054a8:	4603      	mov	r3, r0
 80054aa:	460c      	mov	r4, r1
 80054ac:	461a      	mov	r2, r3
 80054ae:	4b0c      	ldr	r3, [pc, #48]	; (80054e0 <UART_SetConfig+0x384>)
 80054b0:	fba3 1302 	umull	r1, r3, r3, r2
 80054b4:	095b      	lsrs	r3, r3, #5
 80054b6:	2164      	movs	r1, #100	; 0x64
 80054b8:	fb01 f303 	mul.w	r3, r1, r3
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	00db      	lsls	r3, r3, #3
 80054c0:	3332      	adds	r3, #50	; 0x32
 80054c2:	4a07      	ldr	r2, [pc, #28]	; (80054e0 <UART_SetConfig+0x384>)
 80054c4:	fba2 2303 	umull	r2, r3, r2, r3
 80054c8:	095b      	lsrs	r3, r3, #5
 80054ca:	f003 0207 	and.w	r2, r3, #7
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4442      	add	r2, r8
 80054d4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80054d6:	e1b2      	b.n	800583e <UART_SetConfig+0x6e2>
 80054d8:	40011000 	.word	0x40011000
 80054dc:	40011400 	.word	0x40011400
 80054e0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4ad7      	ldr	r2, [pc, #860]	; (8005848 <UART_SetConfig+0x6ec>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d005      	beq.n	80054fa <UART_SetConfig+0x39e>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4ad6      	ldr	r2, [pc, #856]	; (800584c <UART_SetConfig+0x6f0>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	f040 80d1 	bne.w	800569c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80054fa:	f7fe fa9b 	bl	8003a34 <HAL_RCC_GetPCLK2Freq>
 80054fe:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	469a      	mov	sl, r3
 8005504:	f04f 0b00 	mov.w	fp, #0
 8005508:	46d0      	mov	r8, sl
 800550a:	46d9      	mov	r9, fp
 800550c:	eb18 0308 	adds.w	r3, r8, r8
 8005510:	eb49 0409 	adc.w	r4, r9, r9
 8005514:	4698      	mov	r8, r3
 8005516:	46a1      	mov	r9, r4
 8005518:	eb18 080a 	adds.w	r8, r8, sl
 800551c:	eb49 090b 	adc.w	r9, r9, fp
 8005520:	f04f 0100 	mov.w	r1, #0
 8005524:	f04f 0200 	mov.w	r2, #0
 8005528:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800552c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005530:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005534:	4688      	mov	r8, r1
 8005536:	4691      	mov	r9, r2
 8005538:	eb1a 0508 	adds.w	r5, sl, r8
 800553c:	eb4b 0609 	adc.w	r6, fp, r9
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	4619      	mov	r1, r3
 8005546:	f04f 0200 	mov.w	r2, #0
 800554a:	f04f 0300 	mov.w	r3, #0
 800554e:	f04f 0400 	mov.w	r4, #0
 8005552:	0094      	lsls	r4, r2, #2
 8005554:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005558:	008b      	lsls	r3, r1, #2
 800555a:	461a      	mov	r2, r3
 800555c:	4623      	mov	r3, r4
 800555e:	4628      	mov	r0, r5
 8005560:	4631      	mov	r1, r6
 8005562:	f7fb fa9b 	bl	8000a9c <__aeabi_uldivmod>
 8005566:	4603      	mov	r3, r0
 8005568:	460c      	mov	r4, r1
 800556a:	461a      	mov	r2, r3
 800556c:	4bb8      	ldr	r3, [pc, #736]	; (8005850 <UART_SetConfig+0x6f4>)
 800556e:	fba3 2302 	umull	r2, r3, r3, r2
 8005572:	095b      	lsrs	r3, r3, #5
 8005574:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	469b      	mov	fp, r3
 800557c:	f04f 0c00 	mov.w	ip, #0
 8005580:	46d9      	mov	r9, fp
 8005582:	46e2      	mov	sl, ip
 8005584:	eb19 0309 	adds.w	r3, r9, r9
 8005588:	eb4a 040a 	adc.w	r4, sl, sl
 800558c:	4699      	mov	r9, r3
 800558e:	46a2      	mov	sl, r4
 8005590:	eb19 090b 	adds.w	r9, r9, fp
 8005594:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005598:	f04f 0100 	mov.w	r1, #0
 800559c:	f04f 0200 	mov.w	r2, #0
 80055a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055a4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80055a8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80055ac:	4689      	mov	r9, r1
 80055ae:	4692      	mov	sl, r2
 80055b0:	eb1b 0509 	adds.w	r5, fp, r9
 80055b4:	eb4c 060a 	adc.w	r6, ip, sl
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	4619      	mov	r1, r3
 80055be:	f04f 0200 	mov.w	r2, #0
 80055c2:	f04f 0300 	mov.w	r3, #0
 80055c6:	f04f 0400 	mov.w	r4, #0
 80055ca:	0094      	lsls	r4, r2, #2
 80055cc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80055d0:	008b      	lsls	r3, r1, #2
 80055d2:	461a      	mov	r2, r3
 80055d4:	4623      	mov	r3, r4
 80055d6:	4628      	mov	r0, r5
 80055d8:	4631      	mov	r1, r6
 80055da:	f7fb fa5f 	bl	8000a9c <__aeabi_uldivmod>
 80055de:	4603      	mov	r3, r0
 80055e0:	460c      	mov	r4, r1
 80055e2:	461a      	mov	r2, r3
 80055e4:	4b9a      	ldr	r3, [pc, #616]	; (8005850 <UART_SetConfig+0x6f4>)
 80055e6:	fba3 1302 	umull	r1, r3, r3, r2
 80055ea:	095b      	lsrs	r3, r3, #5
 80055ec:	2164      	movs	r1, #100	; 0x64
 80055ee:	fb01 f303 	mul.w	r3, r1, r3
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	011b      	lsls	r3, r3, #4
 80055f6:	3332      	adds	r3, #50	; 0x32
 80055f8:	4a95      	ldr	r2, [pc, #596]	; (8005850 <UART_SetConfig+0x6f4>)
 80055fa:	fba2 2303 	umull	r2, r3, r2, r3
 80055fe:	095b      	lsrs	r3, r3, #5
 8005600:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005604:	4498      	add	r8, r3
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	469b      	mov	fp, r3
 800560a:	f04f 0c00 	mov.w	ip, #0
 800560e:	46d9      	mov	r9, fp
 8005610:	46e2      	mov	sl, ip
 8005612:	eb19 0309 	adds.w	r3, r9, r9
 8005616:	eb4a 040a 	adc.w	r4, sl, sl
 800561a:	4699      	mov	r9, r3
 800561c:	46a2      	mov	sl, r4
 800561e:	eb19 090b 	adds.w	r9, r9, fp
 8005622:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005626:	f04f 0100 	mov.w	r1, #0
 800562a:	f04f 0200 	mov.w	r2, #0
 800562e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005632:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005636:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800563a:	4689      	mov	r9, r1
 800563c:	4692      	mov	sl, r2
 800563e:	eb1b 0509 	adds.w	r5, fp, r9
 8005642:	eb4c 060a 	adc.w	r6, ip, sl
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	4619      	mov	r1, r3
 800564c:	f04f 0200 	mov.w	r2, #0
 8005650:	f04f 0300 	mov.w	r3, #0
 8005654:	f04f 0400 	mov.w	r4, #0
 8005658:	0094      	lsls	r4, r2, #2
 800565a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800565e:	008b      	lsls	r3, r1, #2
 8005660:	461a      	mov	r2, r3
 8005662:	4623      	mov	r3, r4
 8005664:	4628      	mov	r0, r5
 8005666:	4631      	mov	r1, r6
 8005668:	f7fb fa18 	bl	8000a9c <__aeabi_uldivmod>
 800566c:	4603      	mov	r3, r0
 800566e:	460c      	mov	r4, r1
 8005670:	461a      	mov	r2, r3
 8005672:	4b77      	ldr	r3, [pc, #476]	; (8005850 <UART_SetConfig+0x6f4>)
 8005674:	fba3 1302 	umull	r1, r3, r3, r2
 8005678:	095b      	lsrs	r3, r3, #5
 800567a:	2164      	movs	r1, #100	; 0x64
 800567c:	fb01 f303 	mul.w	r3, r1, r3
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	011b      	lsls	r3, r3, #4
 8005684:	3332      	adds	r3, #50	; 0x32
 8005686:	4a72      	ldr	r2, [pc, #456]	; (8005850 <UART_SetConfig+0x6f4>)
 8005688:	fba2 2303 	umull	r2, r3, r2, r3
 800568c:	095b      	lsrs	r3, r3, #5
 800568e:	f003 020f 	and.w	r2, r3, #15
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4442      	add	r2, r8
 8005698:	609a      	str	r2, [r3, #8]
 800569a:	e0d0      	b.n	800583e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800569c:	f7fe f9b6 	bl	8003a0c <HAL_RCC_GetPCLK1Freq>
 80056a0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	469a      	mov	sl, r3
 80056a6:	f04f 0b00 	mov.w	fp, #0
 80056aa:	46d0      	mov	r8, sl
 80056ac:	46d9      	mov	r9, fp
 80056ae:	eb18 0308 	adds.w	r3, r8, r8
 80056b2:	eb49 0409 	adc.w	r4, r9, r9
 80056b6:	4698      	mov	r8, r3
 80056b8:	46a1      	mov	r9, r4
 80056ba:	eb18 080a 	adds.w	r8, r8, sl
 80056be:	eb49 090b 	adc.w	r9, r9, fp
 80056c2:	f04f 0100 	mov.w	r1, #0
 80056c6:	f04f 0200 	mov.w	r2, #0
 80056ca:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80056ce:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80056d2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80056d6:	4688      	mov	r8, r1
 80056d8:	4691      	mov	r9, r2
 80056da:	eb1a 0508 	adds.w	r5, sl, r8
 80056de:	eb4b 0609 	adc.w	r6, fp, r9
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	4619      	mov	r1, r3
 80056e8:	f04f 0200 	mov.w	r2, #0
 80056ec:	f04f 0300 	mov.w	r3, #0
 80056f0:	f04f 0400 	mov.w	r4, #0
 80056f4:	0094      	lsls	r4, r2, #2
 80056f6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80056fa:	008b      	lsls	r3, r1, #2
 80056fc:	461a      	mov	r2, r3
 80056fe:	4623      	mov	r3, r4
 8005700:	4628      	mov	r0, r5
 8005702:	4631      	mov	r1, r6
 8005704:	f7fb f9ca 	bl	8000a9c <__aeabi_uldivmod>
 8005708:	4603      	mov	r3, r0
 800570a:	460c      	mov	r4, r1
 800570c:	461a      	mov	r2, r3
 800570e:	4b50      	ldr	r3, [pc, #320]	; (8005850 <UART_SetConfig+0x6f4>)
 8005710:	fba3 2302 	umull	r2, r3, r3, r2
 8005714:	095b      	lsrs	r3, r3, #5
 8005716:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	469b      	mov	fp, r3
 800571e:	f04f 0c00 	mov.w	ip, #0
 8005722:	46d9      	mov	r9, fp
 8005724:	46e2      	mov	sl, ip
 8005726:	eb19 0309 	adds.w	r3, r9, r9
 800572a:	eb4a 040a 	adc.w	r4, sl, sl
 800572e:	4699      	mov	r9, r3
 8005730:	46a2      	mov	sl, r4
 8005732:	eb19 090b 	adds.w	r9, r9, fp
 8005736:	eb4a 0a0c 	adc.w	sl, sl, ip
 800573a:	f04f 0100 	mov.w	r1, #0
 800573e:	f04f 0200 	mov.w	r2, #0
 8005742:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005746:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800574a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800574e:	4689      	mov	r9, r1
 8005750:	4692      	mov	sl, r2
 8005752:	eb1b 0509 	adds.w	r5, fp, r9
 8005756:	eb4c 060a 	adc.w	r6, ip, sl
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	4619      	mov	r1, r3
 8005760:	f04f 0200 	mov.w	r2, #0
 8005764:	f04f 0300 	mov.w	r3, #0
 8005768:	f04f 0400 	mov.w	r4, #0
 800576c:	0094      	lsls	r4, r2, #2
 800576e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005772:	008b      	lsls	r3, r1, #2
 8005774:	461a      	mov	r2, r3
 8005776:	4623      	mov	r3, r4
 8005778:	4628      	mov	r0, r5
 800577a:	4631      	mov	r1, r6
 800577c:	f7fb f98e 	bl	8000a9c <__aeabi_uldivmod>
 8005780:	4603      	mov	r3, r0
 8005782:	460c      	mov	r4, r1
 8005784:	461a      	mov	r2, r3
 8005786:	4b32      	ldr	r3, [pc, #200]	; (8005850 <UART_SetConfig+0x6f4>)
 8005788:	fba3 1302 	umull	r1, r3, r3, r2
 800578c:	095b      	lsrs	r3, r3, #5
 800578e:	2164      	movs	r1, #100	; 0x64
 8005790:	fb01 f303 	mul.w	r3, r1, r3
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	011b      	lsls	r3, r3, #4
 8005798:	3332      	adds	r3, #50	; 0x32
 800579a:	4a2d      	ldr	r2, [pc, #180]	; (8005850 <UART_SetConfig+0x6f4>)
 800579c:	fba2 2303 	umull	r2, r3, r2, r3
 80057a0:	095b      	lsrs	r3, r3, #5
 80057a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80057a6:	4498      	add	r8, r3
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	469b      	mov	fp, r3
 80057ac:	f04f 0c00 	mov.w	ip, #0
 80057b0:	46d9      	mov	r9, fp
 80057b2:	46e2      	mov	sl, ip
 80057b4:	eb19 0309 	adds.w	r3, r9, r9
 80057b8:	eb4a 040a 	adc.w	r4, sl, sl
 80057bc:	4699      	mov	r9, r3
 80057be:	46a2      	mov	sl, r4
 80057c0:	eb19 090b 	adds.w	r9, r9, fp
 80057c4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80057c8:	f04f 0100 	mov.w	r1, #0
 80057cc:	f04f 0200 	mov.w	r2, #0
 80057d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80057d4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80057d8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80057dc:	4689      	mov	r9, r1
 80057de:	4692      	mov	sl, r2
 80057e0:	eb1b 0509 	adds.w	r5, fp, r9
 80057e4:	eb4c 060a 	adc.w	r6, ip, sl
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	4619      	mov	r1, r3
 80057ee:	f04f 0200 	mov.w	r2, #0
 80057f2:	f04f 0300 	mov.w	r3, #0
 80057f6:	f04f 0400 	mov.w	r4, #0
 80057fa:	0094      	lsls	r4, r2, #2
 80057fc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005800:	008b      	lsls	r3, r1, #2
 8005802:	461a      	mov	r2, r3
 8005804:	4623      	mov	r3, r4
 8005806:	4628      	mov	r0, r5
 8005808:	4631      	mov	r1, r6
 800580a:	f7fb f947 	bl	8000a9c <__aeabi_uldivmod>
 800580e:	4603      	mov	r3, r0
 8005810:	460c      	mov	r4, r1
 8005812:	461a      	mov	r2, r3
 8005814:	4b0e      	ldr	r3, [pc, #56]	; (8005850 <UART_SetConfig+0x6f4>)
 8005816:	fba3 1302 	umull	r1, r3, r3, r2
 800581a:	095b      	lsrs	r3, r3, #5
 800581c:	2164      	movs	r1, #100	; 0x64
 800581e:	fb01 f303 	mul.w	r3, r1, r3
 8005822:	1ad3      	subs	r3, r2, r3
 8005824:	011b      	lsls	r3, r3, #4
 8005826:	3332      	adds	r3, #50	; 0x32
 8005828:	4a09      	ldr	r2, [pc, #36]	; (8005850 <UART_SetConfig+0x6f4>)
 800582a:	fba2 2303 	umull	r2, r3, r2, r3
 800582e:	095b      	lsrs	r3, r3, #5
 8005830:	f003 020f 	and.w	r2, r3, #15
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4442      	add	r2, r8
 800583a:	609a      	str	r2, [r3, #8]
}
 800583c:	e7ff      	b.n	800583e <UART_SetConfig+0x6e2>
 800583e:	bf00      	nop
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005848:	40011000 	.word	0x40011000
 800584c:	40011400 	.word	0x40011400
 8005850:	51eb851f 	.word	0x51eb851f

08005854 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8005854:	b580      	push	{r7, lr}
 8005856:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005858:	4904      	ldr	r1, [pc, #16]	; (800586c <MX_FATFS_Init+0x18>)
 800585a:	4805      	ldr	r0, [pc, #20]	; (8005870 <MX_FATFS_Init+0x1c>)
 800585c:	f002 ff90 	bl	8008780 <FATFS_LinkDriver>
 8005860:	4603      	mov	r3, r0
 8005862:	461a      	mov	r2, r3
 8005864:	4b03      	ldr	r3, [pc, #12]	; (8005874 <MX_FATFS_Init+0x20>)
 8005866:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8005868:	bf00      	nop
 800586a:	bd80      	pop	{r7, pc}
 800586c:	2000490c 	.word	0x2000490c
 8005870:	20000010 	.word	0x20000010
 8005874:	20004910 	.word	0x20004910

08005878 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005878:	b480      	push	{r7}
 800587a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800587c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800587e:	4618      	mov	r0, r3
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr

08005888 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	4603      	mov	r3, r0
 8005890:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return SD_disk_initialize (pdrv);
 8005892:	79fb      	ldrb	r3, [r7, #7]
 8005894:	4618      	mov	r0, r3
 8005896:	f7fb fc3b 	bl	8001110 <SD_disk_initialize>
 800589a:	4603      	mov	r3, r0
 800589c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3708      	adds	r7, #8
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}

080058a6 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b082      	sub	sp, #8
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	4603      	mov	r3, r0
 80058ae:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return SD_disk_status (pdrv);
 80058b0:	79fb      	ldrb	r3, [r7, #7]
 80058b2:	4618      	mov	r0, r3
 80058b4:	f7fb fd16 	bl	80012e4 <SD_disk_status>
 80058b8:	4603      	mov	r3, r0
 80058ba:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3708      	adds	r7, #8
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	60b9      	str	r1, [r7, #8]
 80058cc:	607a      	str	r2, [r7, #4]
 80058ce:	603b      	str	r3, [r7, #0]
 80058d0:	4603      	mov	r3, r0
 80058d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 80058d4:	7bf8      	ldrb	r0, [r7, #15]
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	687a      	ldr	r2, [r7, #4]
 80058da:	68b9      	ldr	r1, [r7, #8]
 80058dc:	f7fb fd18 	bl	8001310 <SD_disk_read>
 80058e0:	4603      	mov	r3, r0
 80058e2:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3710      	adds	r7, #16
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{ 
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	60b9      	str	r1, [r7, #8]
 80058f4:	607a      	str	r2, [r7, #4]
 80058f6:	603b      	str	r3, [r7, #0]
 80058f8:	4603      	mov	r3, r0
 80058fa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 80058fc:	7bf8      	ldrb	r0, [r7, #15]
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	68b9      	ldr	r1, [r7, #8]
 8005904:	f7fb fd6e 	bl	80013e4 <SD_disk_write>
 8005908:	4603      	mov	r3, r0
 800590a:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 800590c:	4618      	mov	r0, r3
 800590e:	3710      	adds	r7, #16
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}

08005914 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b082      	sub	sp, #8
 8005918:	af00      	add	r7, sp, #0
 800591a:	4603      	mov	r3, r0
 800591c:	603a      	str	r2, [r7, #0]
 800591e:	71fb      	strb	r3, [r7, #7]
 8005920:	460b      	mov	r3, r1
 8005922:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl(pdrv, cmd, buff);
 8005924:	79fb      	ldrb	r3, [r7, #7]
 8005926:	79b9      	ldrb	r1, [r7, #6]
 8005928:	683a      	ldr	r2, [r7, #0]
 800592a:	4618      	mov	r0, r3
 800592c:	f7fb fdde 	bl	80014ec <SD_disk_ioctl>
 8005930:	4603      	mov	r3, r0
 8005932:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 8005934:	4618      	mov	r0, r3
 8005936:	3708      	adds	r7, #8
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}

0800593c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	4603      	mov	r3, r0
 8005944:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005946:	79fb      	ldrb	r3, [r7, #7]
 8005948:	4a08      	ldr	r2, [pc, #32]	; (800596c <disk_status+0x30>)
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	4413      	add	r3, r2
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	79fa      	ldrb	r2, [r7, #7]
 8005954:	4905      	ldr	r1, [pc, #20]	; (800596c <disk_status+0x30>)
 8005956:	440a      	add	r2, r1
 8005958:	7a12      	ldrb	r2, [r2, #8]
 800595a:	4610      	mov	r0, r2
 800595c:	4798      	blx	r3
 800595e:	4603      	mov	r3, r0
 8005960:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005962:	7bfb      	ldrb	r3, [r7, #15]
}
 8005964:	4618      	mov	r0, r3
 8005966:	3710      	adds	r7, #16
 8005968:	46bd      	mov	sp, r7
 800596a:	bd80      	pop	{r7, pc}
 800596c:	200002dc 	.word	0x200002dc

08005970 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	4603      	mov	r3, r0
 8005978:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800597a:	2300      	movs	r3, #0
 800597c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800597e:	79fb      	ldrb	r3, [r7, #7]
 8005980:	4a0d      	ldr	r2, [pc, #52]	; (80059b8 <disk_initialize+0x48>)
 8005982:	5cd3      	ldrb	r3, [r2, r3]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d111      	bne.n	80059ac <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8005988:	79fb      	ldrb	r3, [r7, #7]
 800598a:	4a0b      	ldr	r2, [pc, #44]	; (80059b8 <disk_initialize+0x48>)
 800598c:	2101      	movs	r1, #1
 800598e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005990:	79fb      	ldrb	r3, [r7, #7]
 8005992:	4a09      	ldr	r2, [pc, #36]	; (80059b8 <disk_initialize+0x48>)
 8005994:	009b      	lsls	r3, r3, #2
 8005996:	4413      	add	r3, r2
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	79fa      	ldrb	r2, [r7, #7]
 800599e:	4906      	ldr	r1, [pc, #24]	; (80059b8 <disk_initialize+0x48>)
 80059a0:	440a      	add	r2, r1
 80059a2:	7a12      	ldrb	r2, [r2, #8]
 80059a4:	4610      	mov	r0, r2
 80059a6:	4798      	blx	r3
 80059a8:	4603      	mov	r3, r0
 80059aa:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80059ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3710      	adds	r7, #16
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	200002dc 	.word	0x200002dc

080059bc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80059bc:	b590      	push	{r4, r7, lr}
 80059be:	b087      	sub	sp, #28
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	60b9      	str	r1, [r7, #8]
 80059c4:	607a      	str	r2, [r7, #4]
 80059c6:	603b      	str	r3, [r7, #0]
 80059c8:	4603      	mov	r3, r0
 80059ca:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80059cc:	7bfb      	ldrb	r3, [r7, #15]
 80059ce:	4a0a      	ldr	r2, [pc, #40]	; (80059f8 <disk_read+0x3c>)
 80059d0:	009b      	lsls	r3, r3, #2
 80059d2:	4413      	add	r3, r2
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	689c      	ldr	r4, [r3, #8]
 80059d8:	7bfb      	ldrb	r3, [r7, #15]
 80059da:	4a07      	ldr	r2, [pc, #28]	; (80059f8 <disk_read+0x3c>)
 80059dc:	4413      	add	r3, r2
 80059de:	7a18      	ldrb	r0, [r3, #8]
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	687a      	ldr	r2, [r7, #4]
 80059e4:	68b9      	ldr	r1, [r7, #8]
 80059e6:	47a0      	blx	r4
 80059e8:	4603      	mov	r3, r0
 80059ea:	75fb      	strb	r3, [r7, #23]
  return res;
 80059ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	371c      	adds	r7, #28
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd90      	pop	{r4, r7, pc}
 80059f6:	bf00      	nop
 80059f8:	200002dc 	.word	0x200002dc

080059fc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80059fc:	b590      	push	{r4, r7, lr}
 80059fe:	b087      	sub	sp, #28
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	60b9      	str	r1, [r7, #8]
 8005a04:	607a      	str	r2, [r7, #4]
 8005a06:	603b      	str	r3, [r7, #0]
 8005a08:	4603      	mov	r3, r0
 8005a0a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005a0c:	7bfb      	ldrb	r3, [r7, #15]
 8005a0e:	4a0a      	ldr	r2, [pc, #40]	; (8005a38 <disk_write+0x3c>)
 8005a10:	009b      	lsls	r3, r3, #2
 8005a12:	4413      	add	r3, r2
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	68dc      	ldr	r4, [r3, #12]
 8005a18:	7bfb      	ldrb	r3, [r7, #15]
 8005a1a:	4a07      	ldr	r2, [pc, #28]	; (8005a38 <disk_write+0x3c>)
 8005a1c:	4413      	add	r3, r2
 8005a1e:	7a18      	ldrb	r0, [r3, #8]
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	687a      	ldr	r2, [r7, #4]
 8005a24:	68b9      	ldr	r1, [r7, #8]
 8005a26:	47a0      	blx	r4
 8005a28:	4603      	mov	r3, r0
 8005a2a:	75fb      	strb	r3, [r7, #23]
  return res;
 8005a2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	371c      	adds	r7, #28
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd90      	pop	{r4, r7, pc}
 8005a36:	bf00      	nop
 8005a38:	200002dc 	.word	0x200002dc

08005a3c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	4603      	mov	r3, r0
 8005a44:	603a      	str	r2, [r7, #0]
 8005a46:	71fb      	strb	r3, [r7, #7]
 8005a48:	460b      	mov	r3, r1
 8005a4a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005a4c:	79fb      	ldrb	r3, [r7, #7]
 8005a4e:	4a09      	ldr	r2, [pc, #36]	; (8005a74 <disk_ioctl+0x38>)
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	4413      	add	r3, r2
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	79fa      	ldrb	r2, [r7, #7]
 8005a5a:	4906      	ldr	r1, [pc, #24]	; (8005a74 <disk_ioctl+0x38>)
 8005a5c:	440a      	add	r2, r1
 8005a5e:	7a10      	ldrb	r0, [r2, #8]
 8005a60:	79b9      	ldrb	r1, [r7, #6]
 8005a62:	683a      	ldr	r2, [r7, #0]
 8005a64:	4798      	blx	r3
 8005a66:	4603      	mov	r3, r0
 8005a68:	73fb      	strb	r3, [r7, #15]
  return res;
 8005a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3710      	adds	r7, #16
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	200002dc 	.word	0x200002dc

08005a78 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b085      	sub	sp, #20
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	3301      	adds	r3, #1
 8005a84:	781b      	ldrb	r3, [r3, #0]
 8005a86:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8005a88:	89fb      	ldrh	r3, [r7, #14]
 8005a8a:	021b      	lsls	r3, r3, #8
 8005a8c:	b21a      	sxth	r2, r3
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	781b      	ldrb	r3, [r3, #0]
 8005a92:	b21b      	sxth	r3, r3
 8005a94:	4313      	orrs	r3, r2
 8005a96:	b21b      	sxth	r3, r3
 8005a98:	81fb      	strh	r3, [r7, #14]
	return rv;
 8005a9a:	89fb      	ldrh	r3, [r7, #14]
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3714      	adds	r7, #20
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	3303      	adds	r3, #3
 8005ab4:	781b      	ldrb	r3, [r3, #0]
 8005ab6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	021b      	lsls	r3, r3, #8
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	3202      	adds	r2, #2
 8005ac0:	7812      	ldrb	r2, [r2, #0]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	021b      	lsls	r3, r3, #8
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	3201      	adds	r2, #1
 8005ace:	7812      	ldrb	r2, [r2, #0]
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	021b      	lsls	r3, r3, #8
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	7812      	ldrb	r2, [r2, #0]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	60fb      	str	r3, [r7, #12]
	return rv;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3714      	adds	r7, #20
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr

08005aee <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005aee:	b480      	push	{r7}
 8005af0:	b083      	sub	sp, #12
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	6078      	str	r0, [r7, #4]
 8005af6:	460b      	mov	r3, r1
 8005af8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	1c5a      	adds	r2, r3, #1
 8005afe:	607a      	str	r2, [r7, #4]
 8005b00:	887a      	ldrh	r2, [r7, #2]
 8005b02:	b2d2      	uxtb	r2, r2
 8005b04:	701a      	strb	r2, [r3, #0]
 8005b06:	887b      	ldrh	r3, [r7, #2]
 8005b08:	0a1b      	lsrs	r3, r3, #8
 8005b0a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	1c5a      	adds	r2, r3, #1
 8005b10:	607a      	str	r2, [r7, #4]
 8005b12:	887a      	ldrh	r2, [r7, #2]
 8005b14:	b2d2      	uxtb	r2, r2
 8005b16:	701a      	strb	r2, [r3, #0]
}
 8005b18:	bf00      	nop
 8005b1a:	370c      	adds	r7, #12
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr

08005b24 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	1c5a      	adds	r2, r3, #1
 8005b32:	607a      	str	r2, [r7, #4]
 8005b34:	683a      	ldr	r2, [r7, #0]
 8005b36:	b2d2      	uxtb	r2, r2
 8005b38:	701a      	strb	r2, [r3, #0]
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	0a1b      	lsrs	r3, r3, #8
 8005b3e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	1c5a      	adds	r2, r3, #1
 8005b44:	607a      	str	r2, [r7, #4]
 8005b46:	683a      	ldr	r2, [r7, #0]
 8005b48:	b2d2      	uxtb	r2, r2
 8005b4a:	701a      	strb	r2, [r3, #0]
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	0a1b      	lsrs	r3, r3, #8
 8005b50:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	1c5a      	adds	r2, r3, #1
 8005b56:	607a      	str	r2, [r7, #4]
 8005b58:	683a      	ldr	r2, [r7, #0]
 8005b5a:	b2d2      	uxtb	r2, r2
 8005b5c:	701a      	strb	r2, [r3, #0]
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	0a1b      	lsrs	r3, r3, #8
 8005b62:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	1c5a      	adds	r2, r3, #1
 8005b68:	607a      	str	r2, [r7, #4]
 8005b6a:	683a      	ldr	r2, [r7, #0]
 8005b6c:	b2d2      	uxtb	r2, r2
 8005b6e:	701a      	strb	r2, [r3, #0]
}
 8005b70:	bf00      	nop
 8005b72:	370c      	adds	r7, #12
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8005b7c:	b480      	push	{r7}
 8005b7e:	b087      	sub	sp, #28
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d00d      	beq.n	8005bb2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8005b96:	693a      	ldr	r2, [r7, #16]
 8005b98:	1c53      	adds	r3, r2, #1
 8005b9a:	613b      	str	r3, [r7, #16]
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	1c59      	adds	r1, r3, #1
 8005ba0:	6179      	str	r1, [r7, #20]
 8005ba2:	7812      	ldrb	r2, [r2, #0]
 8005ba4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	3b01      	subs	r3, #1
 8005baa:	607b      	str	r3, [r7, #4]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1f1      	bne.n	8005b96 <mem_cpy+0x1a>
	}
}
 8005bb2:	bf00      	nop
 8005bb4:	371c      	adds	r7, #28
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr

08005bbe <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005bbe:	b480      	push	{r7}
 8005bc0:	b087      	sub	sp, #28
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	60f8      	str	r0, [r7, #12]
 8005bc6:	60b9      	str	r1, [r7, #8]
 8005bc8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	1c5a      	adds	r2, r3, #1
 8005bd2:	617a      	str	r2, [r7, #20]
 8005bd4:	68ba      	ldr	r2, [r7, #8]
 8005bd6:	b2d2      	uxtb	r2, r2
 8005bd8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	3b01      	subs	r3, #1
 8005bde:	607b      	str	r3, [r7, #4]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d1f3      	bne.n	8005bce <mem_set+0x10>
}
 8005be6:	bf00      	nop
 8005be8:	371c      	adds	r7, #28
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr

08005bf2 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8005bf2:	b480      	push	{r7}
 8005bf4:	b089      	sub	sp, #36	; 0x24
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	60f8      	str	r0, [r7, #12]
 8005bfa:	60b9      	str	r1, [r7, #8]
 8005bfc:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	61fb      	str	r3, [r7, #28]
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005c06:	2300      	movs	r3, #0
 8005c08:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	1c5a      	adds	r2, r3, #1
 8005c0e:	61fa      	str	r2, [r7, #28]
 8005c10:	781b      	ldrb	r3, [r3, #0]
 8005c12:	4619      	mov	r1, r3
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	1c5a      	adds	r2, r3, #1
 8005c18:	61ba      	str	r2, [r7, #24]
 8005c1a:	781b      	ldrb	r3, [r3, #0]
 8005c1c:	1acb      	subs	r3, r1, r3
 8005c1e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	3b01      	subs	r3, #1
 8005c24:	607b      	str	r3, [r7, #4]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d002      	beq.n	8005c32 <mem_cmp+0x40>
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d0eb      	beq.n	8005c0a <mem_cmp+0x18>

	return r;
 8005c32:	697b      	ldr	r3, [r7, #20]
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3724      	adds	r7, #36	; 0x24
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3e:	4770      	bx	lr

08005c40 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005c4a:	e002      	b.n	8005c52 <chk_chr+0x12>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	3301      	adds	r3, #1
 8005c50:	607b      	str	r3, [r7, #4]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	781b      	ldrb	r3, [r3, #0]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d005      	beq.n	8005c66 <chk_chr+0x26>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	461a      	mov	r2, r3
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d1f2      	bne.n	8005c4c <chk_chr+0xc>
	return *str;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	781b      	ldrb	r3, [r3, #0]
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	370c      	adds	r7, #12
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr
	...

08005c78 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005c82:	2300      	movs	r3, #0
 8005c84:	60bb      	str	r3, [r7, #8]
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	60fb      	str	r3, [r7, #12]
 8005c8a:	e029      	b.n	8005ce0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8005c8c:	4a27      	ldr	r2, [pc, #156]	; (8005d2c <chk_lock+0xb4>)
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	011b      	lsls	r3, r3, #4
 8005c92:	4413      	add	r3, r2
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d01d      	beq.n	8005cd6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005c9a:	4a24      	ldr	r2, [pc, #144]	; (8005d2c <chk_lock+0xb4>)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	011b      	lsls	r3, r3, #4
 8005ca0:	4413      	add	r3, r2
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d116      	bne.n	8005cda <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8005cac:	4a1f      	ldr	r2, [pc, #124]	; (8005d2c <chk_lock+0xb4>)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	011b      	lsls	r3, r3, #4
 8005cb2:	4413      	add	r3, r2
 8005cb4:	3304      	adds	r3, #4
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d10c      	bne.n	8005cda <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005cc0:	4a1a      	ldr	r2, [pc, #104]	; (8005d2c <chk_lock+0xb4>)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	011b      	lsls	r3, r3, #4
 8005cc6:	4413      	add	r3, r2
 8005cc8:	3308      	adds	r3, #8
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d102      	bne.n	8005cda <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005cd4:	e007      	b.n	8005ce6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	3301      	adds	r3, #1
 8005cde:	60fb      	str	r3, [r7, #12]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d9d2      	bls.n	8005c8c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2b02      	cmp	r3, #2
 8005cea:	d109      	bne.n	8005d00 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d102      	bne.n	8005cf8 <chk_lock+0x80>
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	2b02      	cmp	r3, #2
 8005cf6:	d101      	bne.n	8005cfc <chk_lock+0x84>
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	e010      	b.n	8005d1e <chk_lock+0xa6>
 8005cfc:	2312      	movs	r3, #18
 8005cfe:	e00e      	b.n	8005d1e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d108      	bne.n	8005d18 <chk_lock+0xa0>
 8005d06:	4a09      	ldr	r2, [pc, #36]	; (8005d2c <chk_lock+0xb4>)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	011b      	lsls	r3, r3, #4
 8005d0c:	4413      	add	r3, r2
 8005d0e:	330c      	adds	r3, #12
 8005d10:	881b      	ldrh	r3, [r3, #0]
 8005d12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d16:	d101      	bne.n	8005d1c <chk_lock+0xa4>
 8005d18:	2310      	movs	r3, #16
 8005d1a:	e000      	b.n	8005d1e <chk_lock+0xa6>
 8005d1c:	2300      	movs	r3, #0
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3714      	adds	r7, #20
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	200000bc 	.word	0x200000bc

08005d30 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005d30:	b480      	push	{r7}
 8005d32:	b083      	sub	sp, #12
 8005d34:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005d36:	2300      	movs	r3, #0
 8005d38:	607b      	str	r3, [r7, #4]
 8005d3a:	e002      	b.n	8005d42 <enq_lock+0x12>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	3301      	adds	r3, #1
 8005d40:	607b      	str	r3, [r7, #4]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d806      	bhi.n	8005d56 <enq_lock+0x26>
 8005d48:	4a09      	ldr	r2, [pc, #36]	; (8005d70 <enq_lock+0x40>)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	011b      	lsls	r3, r3, #4
 8005d4e:	4413      	add	r3, r2
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d1f2      	bne.n	8005d3c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2b02      	cmp	r3, #2
 8005d5a:	bf14      	ite	ne
 8005d5c:	2301      	movne	r3, #1
 8005d5e:	2300      	moveq	r3, #0
 8005d60:	b2db      	uxtb	r3, r3
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	370c      	adds	r7, #12
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	200000bc 	.word	0x200000bc

08005d74 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005d7e:	2300      	movs	r3, #0
 8005d80:	60fb      	str	r3, [r7, #12]
 8005d82:	e01f      	b.n	8005dc4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005d84:	4a41      	ldr	r2, [pc, #260]	; (8005e8c <inc_lock+0x118>)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	011b      	lsls	r3, r3, #4
 8005d8a:	4413      	add	r3, r2
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d113      	bne.n	8005dbe <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8005d96:	4a3d      	ldr	r2, [pc, #244]	; (8005e8c <inc_lock+0x118>)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	011b      	lsls	r3, r3, #4
 8005d9c:	4413      	add	r3, r2
 8005d9e:	3304      	adds	r3, #4
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d109      	bne.n	8005dbe <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8005daa:	4a38      	ldr	r2, [pc, #224]	; (8005e8c <inc_lock+0x118>)
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	011b      	lsls	r3, r3, #4
 8005db0:	4413      	add	r3, r2
 8005db2:	3308      	adds	r3, #8
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d006      	beq.n	8005dcc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	3301      	adds	r3, #1
 8005dc2:	60fb      	str	r3, [r7, #12]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d9dc      	bls.n	8005d84 <inc_lock+0x10>
 8005dca:	e000      	b.n	8005dce <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8005dcc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2b02      	cmp	r3, #2
 8005dd2:	d132      	bne.n	8005e3a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	60fb      	str	r3, [r7, #12]
 8005dd8:	e002      	b.n	8005de0 <inc_lock+0x6c>
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	3301      	adds	r3, #1
 8005dde:	60fb      	str	r3, [r7, #12]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d806      	bhi.n	8005df4 <inc_lock+0x80>
 8005de6:	4a29      	ldr	r2, [pc, #164]	; (8005e8c <inc_lock+0x118>)
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	011b      	lsls	r3, r3, #4
 8005dec:	4413      	add	r3, r2
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1f2      	bne.n	8005dda <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d101      	bne.n	8005dfe <inc_lock+0x8a>
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	e040      	b.n	8005e80 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	4922      	ldr	r1, [pc, #136]	; (8005e8c <inc_lock+0x118>)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	011b      	lsls	r3, r3, #4
 8005e08:	440b      	add	r3, r1
 8005e0a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	689a      	ldr	r2, [r3, #8]
 8005e10:	491e      	ldr	r1, [pc, #120]	; (8005e8c <inc_lock+0x118>)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	011b      	lsls	r3, r3, #4
 8005e16:	440b      	add	r3, r1
 8005e18:	3304      	adds	r3, #4
 8005e1a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	695a      	ldr	r2, [r3, #20]
 8005e20:	491a      	ldr	r1, [pc, #104]	; (8005e8c <inc_lock+0x118>)
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	011b      	lsls	r3, r3, #4
 8005e26:	440b      	add	r3, r1
 8005e28:	3308      	adds	r3, #8
 8005e2a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005e2c:	4a17      	ldr	r2, [pc, #92]	; (8005e8c <inc_lock+0x118>)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	011b      	lsls	r3, r3, #4
 8005e32:	4413      	add	r3, r2
 8005e34:	330c      	adds	r3, #12
 8005e36:	2200      	movs	r2, #0
 8005e38:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d009      	beq.n	8005e54 <inc_lock+0xe0>
 8005e40:	4a12      	ldr	r2, [pc, #72]	; (8005e8c <inc_lock+0x118>)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	011b      	lsls	r3, r3, #4
 8005e46:	4413      	add	r3, r2
 8005e48:	330c      	adds	r3, #12
 8005e4a:	881b      	ldrh	r3, [r3, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d001      	beq.n	8005e54 <inc_lock+0xe0>
 8005e50:	2300      	movs	r3, #0
 8005e52:	e015      	b.n	8005e80 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d108      	bne.n	8005e6c <inc_lock+0xf8>
 8005e5a:	4a0c      	ldr	r2, [pc, #48]	; (8005e8c <inc_lock+0x118>)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	011b      	lsls	r3, r3, #4
 8005e60:	4413      	add	r3, r2
 8005e62:	330c      	adds	r3, #12
 8005e64:	881b      	ldrh	r3, [r3, #0]
 8005e66:	3301      	adds	r3, #1
 8005e68:	b29a      	uxth	r2, r3
 8005e6a:	e001      	b.n	8005e70 <inc_lock+0xfc>
 8005e6c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005e70:	4906      	ldr	r1, [pc, #24]	; (8005e8c <inc_lock+0x118>)
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	011b      	lsls	r3, r3, #4
 8005e76:	440b      	add	r3, r1
 8005e78:	330c      	adds	r3, #12
 8005e7a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	3301      	adds	r3, #1
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3714      	adds	r7, #20
 8005e84:	46bd      	mov	sp, r7
 8005e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8a:	4770      	bx	lr
 8005e8c:	200000bc 	.word	0x200000bc

08005e90 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	3b01      	subs	r3, #1
 8005e9c:	607b      	str	r3, [r7, #4]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d825      	bhi.n	8005ef0 <dec_lock+0x60>
		n = Files[i].ctr;
 8005ea4:	4a17      	ldr	r2, [pc, #92]	; (8005f04 <dec_lock+0x74>)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	011b      	lsls	r3, r3, #4
 8005eaa:	4413      	add	r3, r2
 8005eac:	330c      	adds	r3, #12
 8005eae:	881b      	ldrh	r3, [r3, #0]
 8005eb0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005eb2:	89fb      	ldrh	r3, [r7, #14]
 8005eb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005eb8:	d101      	bne.n	8005ebe <dec_lock+0x2e>
 8005eba:	2300      	movs	r3, #0
 8005ebc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8005ebe:	89fb      	ldrh	r3, [r7, #14]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d002      	beq.n	8005eca <dec_lock+0x3a>
 8005ec4:	89fb      	ldrh	r3, [r7, #14]
 8005ec6:	3b01      	subs	r3, #1
 8005ec8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8005eca:	4a0e      	ldr	r2, [pc, #56]	; (8005f04 <dec_lock+0x74>)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	011b      	lsls	r3, r3, #4
 8005ed0:	4413      	add	r3, r2
 8005ed2:	330c      	adds	r3, #12
 8005ed4:	89fa      	ldrh	r2, [r7, #14]
 8005ed6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005ed8:	89fb      	ldrh	r3, [r7, #14]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d105      	bne.n	8005eea <dec_lock+0x5a>
 8005ede:	4a09      	ldr	r2, [pc, #36]	; (8005f04 <dec_lock+0x74>)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	011b      	lsls	r3, r3, #4
 8005ee4:	4413      	add	r3, r2
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8005eea:	2300      	movs	r3, #0
 8005eec:	737b      	strb	r3, [r7, #13]
 8005eee:	e001      	b.n	8005ef4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005ef0:	2302      	movs	r3, #2
 8005ef2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005ef4:	7b7b      	ldrb	r3, [r7, #13]
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3714      	adds	r7, #20
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr
 8005f02:	bf00      	nop
 8005f04:	200000bc 	.word	0x200000bc

08005f08 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b085      	sub	sp, #20
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005f10:	2300      	movs	r3, #0
 8005f12:	60fb      	str	r3, [r7, #12]
 8005f14:	e010      	b.n	8005f38 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005f16:	4a0d      	ldr	r2, [pc, #52]	; (8005f4c <clear_lock+0x44>)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	011b      	lsls	r3, r3, #4
 8005f1c:	4413      	add	r3, r2
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d105      	bne.n	8005f32 <clear_lock+0x2a>
 8005f26:	4a09      	ldr	r2, [pc, #36]	; (8005f4c <clear_lock+0x44>)
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	011b      	lsls	r3, r3, #4
 8005f2c:	4413      	add	r3, r2
 8005f2e:	2200      	movs	r2, #0
 8005f30:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	3301      	adds	r3, #1
 8005f36:	60fb      	str	r3, [r7, #12]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d9eb      	bls.n	8005f16 <clear_lock+0xe>
	}
}
 8005f3e:	bf00      	nop
 8005f40:	3714      	adds	r7, #20
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr
 8005f4a:	bf00      	nop
 8005f4c:	200000bc 	.word	0x200000bc

08005f50 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b086      	sub	sp, #24
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	78db      	ldrb	r3, [r3, #3]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d034      	beq.n	8005fce <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f68:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	7858      	ldrb	r0, [r3, #1]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005f74:	2301      	movs	r3, #1
 8005f76:	697a      	ldr	r2, [r7, #20]
 8005f78:	f7ff fd40 	bl	80059fc <disk_write>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d002      	beq.n	8005f88 <sync_window+0x38>
			res = FR_DISK_ERR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	73fb      	strb	r3, [r7, #15]
 8005f86:	e022      	b.n	8005fce <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f92:	697a      	ldr	r2, [r7, #20]
 8005f94:	1ad2      	subs	r2, r2, r3
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6a1b      	ldr	r3, [r3, #32]
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d217      	bcs.n	8005fce <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	789b      	ldrb	r3, [r3, #2]
 8005fa2:	613b      	str	r3, [r7, #16]
 8005fa4:	e010      	b.n	8005fc8 <sync_window+0x78>
					wsect += fs->fsize;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6a1b      	ldr	r3, [r3, #32]
 8005faa:	697a      	ldr	r2, [r7, #20]
 8005fac:	4413      	add	r3, r2
 8005fae:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	7858      	ldrb	r0, [r3, #1]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005fba:	2301      	movs	r3, #1
 8005fbc:	697a      	ldr	r2, [r7, #20]
 8005fbe:	f7ff fd1d 	bl	80059fc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	3b01      	subs	r3, #1
 8005fc6:	613b      	str	r3, [r7, #16]
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d8eb      	bhi.n	8005fa6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8005fce:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3718      	adds	r7, #24
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fea:	683a      	ldr	r2, [r7, #0]
 8005fec:	429a      	cmp	r2, r3
 8005fee:	d01b      	beq.n	8006028 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f7ff ffad 	bl	8005f50 <sync_window>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005ffa:	7bfb      	ldrb	r3, [r7, #15]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d113      	bne.n	8006028 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	7858      	ldrb	r0, [r3, #1]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800600a:	2301      	movs	r3, #1
 800600c:	683a      	ldr	r2, [r7, #0]
 800600e:	f7ff fcd5 	bl	80059bc <disk_read>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	d004      	beq.n	8006022 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006018:	f04f 33ff 	mov.w	r3, #4294967295
 800601c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800601e:	2301      	movs	r3, #1
 8006020:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	683a      	ldr	r2, [r7, #0]
 8006026:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8006028:	7bfb      	ldrb	r3, [r7, #15]
}
 800602a:	4618      	mov	r0, r3
 800602c:	3710      	adds	r7, #16
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
	...

08006034 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b084      	sub	sp, #16
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f7ff ff87 	bl	8005f50 <sync_window>
 8006042:	4603      	mov	r3, r0
 8006044:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006046:	7bfb      	ldrb	r3, [r7, #15]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d159      	bne.n	8006100 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	781b      	ldrb	r3, [r3, #0]
 8006050:	2b03      	cmp	r3, #3
 8006052:	d149      	bne.n	80060e8 <sync_fs+0xb4>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	791b      	ldrb	r3, [r3, #4]
 8006058:	2b01      	cmp	r3, #1
 800605a:	d145      	bne.n	80060e8 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	899b      	ldrh	r3, [r3, #12]
 8006066:	461a      	mov	r2, r3
 8006068:	2100      	movs	r1, #0
 800606a:	f7ff fda8 	bl	8005bbe <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	3338      	adds	r3, #56	; 0x38
 8006072:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006076:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800607a:	4618      	mov	r0, r3
 800607c:	f7ff fd37 	bl	8005aee <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	3338      	adds	r3, #56	; 0x38
 8006084:	4921      	ldr	r1, [pc, #132]	; (800610c <sync_fs+0xd8>)
 8006086:	4618      	mov	r0, r3
 8006088:	f7ff fd4c 	bl	8005b24 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	3338      	adds	r3, #56	; 0x38
 8006090:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8006094:	491e      	ldr	r1, [pc, #120]	; (8006110 <sync_fs+0xdc>)
 8006096:	4618      	mov	r0, r3
 8006098:	f7ff fd44 	bl	8005b24 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	3338      	adds	r3, #56	; 0x38
 80060a0:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	699b      	ldr	r3, [r3, #24]
 80060a8:	4619      	mov	r1, r3
 80060aa:	4610      	mov	r0, r2
 80060ac:	f7ff fd3a 	bl	8005b24 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	3338      	adds	r3, #56	; 0x38
 80060b4:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	695b      	ldr	r3, [r3, #20]
 80060bc:	4619      	mov	r1, r3
 80060be:	4610      	mov	r0, r2
 80060c0:	f7ff fd30 	bl	8005b24 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c8:	1c5a      	adds	r2, r3, #1
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	7858      	ldrb	r0, [r3, #1]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060dc:	2301      	movs	r3, #1
 80060de:	f7ff fc8d 	bl	80059fc <disk_write>
			fs->fsi_flag = 0;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	785b      	ldrb	r3, [r3, #1]
 80060ec:	2200      	movs	r2, #0
 80060ee:	2100      	movs	r1, #0
 80060f0:	4618      	mov	r0, r3
 80060f2:	f7ff fca3 	bl	8005a3c <disk_ioctl>
 80060f6:	4603      	mov	r3, r0
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d001      	beq.n	8006100 <sync_fs+0xcc>
 80060fc:	2301      	movs	r3, #1
 80060fe:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006100:	7bfb      	ldrb	r3, [r7, #15]
}
 8006102:	4618      	mov	r0, r3
 8006104:	3710      	adds	r7, #16
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
 800610a:	bf00      	nop
 800610c:	41615252 	.word	0x41615252
 8006110:	61417272 	.word	0x61417272

08006114 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	3b02      	subs	r3, #2
 8006122:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	69db      	ldr	r3, [r3, #28]
 8006128:	3b02      	subs	r3, #2
 800612a:	683a      	ldr	r2, [r7, #0]
 800612c:	429a      	cmp	r2, r3
 800612e:	d301      	bcc.n	8006134 <clust2sect+0x20>
 8006130:	2300      	movs	r3, #0
 8006132:	e008      	b.n	8006146 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	895b      	ldrh	r3, [r3, #10]
 8006138:	461a      	mov	r2, r3
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	fb03 f202 	mul.w	r2, r3, r2
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006144:	4413      	add	r3, r2
}
 8006146:	4618      	mov	r0, r3
 8006148:	370c      	adds	r7, #12
 800614a:	46bd      	mov	sp, r7
 800614c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006150:	4770      	bx	lr

08006152 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006152:	b580      	push	{r7, lr}
 8006154:	b086      	sub	sp, #24
 8006156:	af00      	add	r7, sp, #0
 8006158:	6078      	str	r0, [r7, #4]
 800615a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	2b01      	cmp	r3, #1
 8006166:	d904      	bls.n	8006172 <get_fat+0x20>
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	69db      	ldr	r3, [r3, #28]
 800616c:	683a      	ldr	r2, [r7, #0]
 800616e:	429a      	cmp	r2, r3
 8006170:	d302      	bcc.n	8006178 <get_fat+0x26>
		val = 1;	/* Internal error */
 8006172:	2301      	movs	r3, #1
 8006174:	617b      	str	r3, [r7, #20]
 8006176:	e0b7      	b.n	80062e8 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006178:	f04f 33ff 	mov.w	r3, #4294967295
 800617c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	781b      	ldrb	r3, [r3, #0]
 8006182:	2b02      	cmp	r3, #2
 8006184:	d05a      	beq.n	800623c <get_fat+0xea>
 8006186:	2b03      	cmp	r3, #3
 8006188:	d07d      	beq.n	8006286 <get_fat+0x134>
 800618a:	2b01      	cmp	r3, #1
 800618c:	f040 80a2 	bne.w	80062d4 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	60fb      	str	r3, [r7, #12]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	085b      	lsrs	r3, r3, #1
 8006198:	68fa      	ldr	r2, [r7, #12]
 800619a:	4413      	add	r3, r2
 800619c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	899b      	ldrh	r3, [r3, #12]
 80061a6:	4619      	mov	r1, r3
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80061ae:	4413      	add	r3, r2
 80061b0:	4619      	mov	r1, r3
 80061b2:	6938      	ldr	r0, [r7, #16]
 80061b4:	f7ff ff10 	bl	8005fd8 <move_window>
 80061b8:	4603      	mov	r3, r0
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	f040 808d 	bne.w	80062da <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	1c5a      	adds	r2, r3, #1
 80061c4:	60fa      	str	r2, [r7, #12]
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	8992      	ldrh	r2, [r2, #12]
 80061ca:	fbb3 f1f2 	udiv	r1, r3, r2
 80061ce:	fb02 f201 	mul.w	r2, r2, r1
 80061d2:	1a9b      	subs	r3, r3, r2
 80061d4:	693a      	ldr	r2, [r7, #16]
 80061d6:	4413      	add	r3, r2
 80061d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80061dc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	899b      	ldrh	r3, [r3, #12]
 80061e6:	4619      	mov	r1, r3
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80061ee:	4413      	add	r3, r2
 80061f0:	4619      	mov	r1, r3
 80061f2:	6938      	ldr	r0, [r7, #16]
 80061f4:	f7ff fef0 	bl	8005fd8 <move_window>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d16f      	bne.n	80062de <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	899b      	ldrh	r3, [r3, #12]
 8006202:	461a      	mov	r2, r3
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	fbb3 f1f2 	udiv	r1, r3, r2
 800620a:	fb02 f201 	mul.w	r2, r2, r1
 800620e:	1a9b      	subs	r3, r3, r2
 8006210:	693a      	ldr	r2, [r7, #16]
 8006212:	4413      	add	r3, r2
 8006214:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006218:	021b      	lsls	r3, r3, #8
 800621a:	461a      	mov	r2, r3
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	4313      	orrs	r3, r2
 8006220:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	f003 0301 	and.w	r3, r3, #1
 8006228:	2b00      	cmp	r3, #0
 800622a:	d002      	beq.n	8006232 <get_fat+0xe0>
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	091b      	lsrs	r3, r3, #4
 8006230:	e002      	b.n	8006238 <get_fat+0xe6>
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006238:	617b      	str	r3, [r7, #20]
			break;
 800623a:	e055      	b.n	80062e8 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	899b      	ldrh	r3, [r3, #12]
 8006244:	085b      	lsrs	r3, r3, #1
 8006246:	b29b      	uxth	r3, r3
 8006248:	4619      	mov	r1, r3
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	fbb3 f3f1 	udiv	r3, r3, r1
 8006250:	4413      	add	r3, r2
 8006252:	4619      	mov	r1, r3
 8006254:	6938      	ldr	r0, [r7, #16]
 8006256:	f7ff febf 	bl	8005fd8 <move_window>
 800625a:	4603      	mov	r3, r0
 800625c:	2b00      	cmp	r3, #0
 800625e:	d140      	bne.n	80062e2 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	005b      	lsls	r3, r3, #1
 800626a:	693a      	ldr	r2, [r7, #16]
 800626c:	8992      	ldrh	r2, [r2, #12]
 800626e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006272:	fb02 f200 	mul.w	r2, r2, r0
 8006276:	1a9b      	subs	r3, r3, r2
 8006278:	440b      	add	r3, r1
 800627a:	4618      	mov	r0, r3
 800627c:	f7ff fbfc 	bl	8005a78 <ld_word>
 8006280:	4603      	mov	r3, r0
 8006282:	617b      	str	r3, [r7, #20]
			break;
 8006284:	e030      	b.n	80062e8 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	899b      	ldrh	r3, [r3, #12]
 800628e:	089b      	lsrs	r3, r3, #2
 8006290:	b29b      	uxth	r3, r3
 8006292:	4619      	mov	r1, r3
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	fbb3 f3f1 	udiv	r3, r3, r1
 800629a:	4413      	add	r3, r2
 800629c:	4619      	mov	r1, r3
 800629e:	6938      	ldr	r0, [r7, #16]
 80062a0:	f7ff fe9a 	bl	8005fd8 <move_window>
 80062a4:	4603      	mov	r3, r0
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d11d      	bne.n	80062e6 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	693a      	ldr	r2, [r7, #16]
 80062b6:	8992      	ldrh	r2, [r2, #12]
 80062b8:	fbb3 f0f2 	udiv	r0, r3, r2
 80062bc:	fb02 f200 	mul.w	r2, r2, r0
 80062c0:	1a9b      	subs	r3, r3, r2
 80062c2:	440b      	add	r3, r1
 80062c4:	4618      	mov	r0, r3
 80062c6:	f7ff fbef 	bl	8005aa8 <ld_dword>
 80062ca:	4603      	mov	r3, r0
 80062cc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80062d0:	617b      	str	r3, [r7, #20]
			break;
 80062d2:	e009      	b.n	80062e8 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80062d4:	2301      	movs	r3, #1
 80062d6:	617b      	str	r3, [r7, #20]
 80062d8:	e006      	b.n	80062e8 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80062da:	bf00      	nop
 80062dc:	e004      	b.n	80062e8 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80062de:	bf00      	nop
 80062e0:	e002      	b.n	80062e8 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80062e2:	bf00      	nop
 80062e4:	e000      	b.n	80062e8 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80062e6:	bf00      	nop
		}
	}

	return val;
 80062e8:	697b      	ldr	r3, [r7, #20]
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3718      	adds	r7, #24
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80062f2:	b590      	push	{r4, r7, lr}
 80062f4:	b089      	sub	sp, #36	; 0x24
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	60f8      	str	r0, [r7, #12]
 80062fa:	60b9      	str	r1, [r7, #8]
 80062fc:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80062fe:	2302      	movs	r3, #2
 8006300:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	2b01      	cmp	r3, #1
 8006306:	f240 8106 	bls.w	8006516 <put_fat+0x224>
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	69db      	ldr	r3, [r3, #28]
 800630e:	68ba      	ldr	r2, [r7, #8]
 8006310:	429a      	cmp	r2, r3
 8006312:	f080 8100 	bcs.w	8006516 <put_fat+0x224>
		switch (fs->fs_type) {
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	781b      	ldrb	r3, [r3, #0]
 800631a:	2b02      	cmp	r3, #2
 800631c:	f000 8088 	beq.w	8006430 <put_fat+0x13e>
 8006320:	2b03      	cmp	r3, #3
 8006322:	f000 80b0 	beq.w	8006486 <put_fat+0x194>
 8006326:	2b01      	cmp	r3, #1
 8006328:	f040 80f5 	bne.w	8006516 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	61bb      	str	r3, [r7, #24]
 8006330:	69bb      	ldr	r3, [r7, #24]
 8006332:	085b      	lsrs	r3, r3, #1
 8006334:	69ba      	ldr	r2, [r7, #24]
 8006336:	4413      	add	r3, r2
 8006338:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	899b      	ldrh	r3, [r3, #12]
 8006342:	4619      	mov	r1, r3
 8006344:	69bb      	ldr	r3, [r7, #24]
 8006346:	fbb3 f3f1 	udiv	r3, r3, r1
 800634a:	4413      	add	r3, r2
 800634c:	4619      	mov	r1, r3
 800634e:	68f8      	ldr	r0, [r7, #12]
 8006350:	f7ff fe42 	bl	8005fd8 <move_window>
 8006354:	4603      	mov	r3, r0
 8006356:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006358:	7ffb      	ldrb	r3, [r7, #31]
 800635a:	2b00      	cmp	r3, #0
 800635c:	f040 80d4 	bne.w	8006508 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	1c5a      	adds	r2, r3, #1
 800636a:	61ba      	str	r2, [r7, #24]
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	8992      	ldrh	r2, [r2, #12]
 8006370:	fbb3 f0f2 	udiv	r0, r3, r2
 8006374:	fb02 f200 	mul.w	r2, r2, r0
 8006378:	1a9b      	subs	r3, r3, r2
 800637a:	440b      	add	r3, r1
 800637c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	f003 0301 	and.w	r3, r3, #1
 8006384:	2b00      	cmp	r3, #0
 8006386:	d00d      	beq.n	80063a4 <put_fat+0xb2>
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	781b      	ldrb	r3, [r3, #0]
 800638c:	b25b      	sxtb	r3, r3
 800638e:	f003 030f 	and.w	r3, r3, #15
 8006392:	b25a      	sxtb	r2, r3
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	b2db      	uxtb	r3, r3
 8006398:	011b      	lsls	r3, r3, #4
 800639a:	b25b      	sxtb	r3, r3
 800639c:	4313      	orrs	r3, r2
 800639e:	b25b      	sxtb	r3, r3
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	e001      	b.n	80063a8 <put_fat+0xb6>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	697a      	ldr	r2, [r7, #20]
 80063aa:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2201      	movs	r2, #1
 80063b0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	899b      	ldrh	r3, [r3, #12]
 80063ba:	4619      	mov	r1, r3
 80063bc:	69bb      	ldr	r3, [r7, #24]
 80063be:	fbb3 f3f1 	udiv	r3, r3, r1
 80063c2:	4413      	add	r3, r2
 80063c4:	4619      	mov	r1, r3
 80063c6:	68f8      	ldr	r0, [r7, #12]
 80063c8:	f7ff fe06 	bl	8005fd8 <move_window>
 80063cc:	4603      	mov	r3, r0
 80063ce:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80063d0:	7ffb      	ldrb	r3, [r7, #31]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	f040 809a 	bne.w	800650c <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	899b      	ldrh	r3, [r3, #12]
 80063e2:	461a      	mov	r2, r3
 80063e4:	69bb      	ldr	r3, [r7, #24]
 80063e6:	fbb3 f0f2 	udiv	r0, r3, r2
 80063ea:	fb02 f200 	mul.w	r2, r2, r0
 80063ee:	1a9b      	subs	r3, r3, r2
 80063f0:	440b      	add	r3, r1
 80063f2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	f003 0301 	and.w	r3, r3, #1
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d003      	beq.n	8006406 <put_fat+0x114>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	091b      	lsrs	r3, r3, #4
 8006402:	b2db      	uxtb	r3, r3
 8006404:	e00e      	b.n	8006424 <put_fat+0x132>
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	b25b      	sxtb	r3, r3
 800640c:	f023 030f 	bic.w	r3, r3, #15
 8006410:	b25a      	sxtb	r2, r3
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	0a1b      	lsrs	r3, r3, #8
 8006416:	b25b      	sxtb	r3, r3
 8006418:	f003 030f 	and.w	r3, r3, #15
 800641c:	b25b      	sxtb	r3, r3
 800641e:	4313      	orrs	r3, r2
 8006420:	b25b      	sxtb	r3, r3
 8006422:	b2db      	uxtb	r3, r3
 8006424:	697a      	ldr	r2, [r7, #20]
 8006426:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2201      	movs	r2, #1
 800642c:	70da      	strb	r2, [r3, #3]
			break;
 800642e:	e072      	b.n	8006516 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	899b      	ldrh	r3, [r3, #12]
 8006438:	085b      	lsrs	r3, r3, #1
 800643a:	b29b      	uxth	r3, r3
 800643c:	4619      	mov	r1, r3
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	fbb3 f3f1 	udiv	r3, r3, r1
 8006444:	4413      	add	r3, r2
 8006446:	4619      	mov	r1, r3
 8006448:	68f8      	ldr	r0, [r7, #12]
 800644a:	f7ff fdc5 	bl	8005fd8 <move_window>
 800644e:	4603      	mov	r3, r0
 8006450:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006452:	7ffb      	ldrb	r3, [r7, #31]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d15b      	bne.n	8006510 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	005b      	lsls	r3, r3, #1
 8006462:	68fa      	ldr	r2, [r7, #12]
 8006464:	8992      	ldrh	r2, [r2, #12]
 8006466:	fbb3 f0f2 	udiv	r0, r3, r2
 800646a:	fb02 f200 	mul.w	r2, r2, r0
 800646e:	1a9b      	subs	r3, r3, r2
 8006470:	440b      	add	r3, r1
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	b292      	uxth	r2, r2
 8006476:	4611      	mov	r1, r2
 8006478:	4618      	mov	r0, r3
 800647a:	f7ff fb38 	bl	8005aee <st_word>
			fs->wflag = 1;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2201      	movs	r2, #1
 8006482:	70da      	strb	r2, [r3, #3]
			break;
 8006484:	e047      	b.n	8006516 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	899b      	ldrh	r3, [r3, #12]
 800648e:	089b      	lsrs	r3, r3, #2
 8006490:	b29b      	uxth	r3, r3
 8006492:	4619      	mov	r1, r3
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	fbb3 f3f1 	udiv	r3, r3, r1
 800649a:	4413      	add	r3, r2
 800649c:	4619      	mov	r1, r3
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f7ff fd9a 	bl	8005fd8 <move_window>
 80064a4:	4603      	mov	r3, r0
 80064a6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80064a8:	7ffb      	ldrb	r3, [r7, #31]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d132      	bne.n	8006514 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	009b      	lsls	r3, r3, #2
 80064be:	68fa      	ldr	r2, [r7, #12]
 80064c0:	8992      	ldrh	r2, [r2, #12]
 80064c2:	fbb3 f0f2 	udiv	r0, r3, r2
 80064c6:	fb02 f200 	mul.w	r2, r2, r0
 80064ca:	1a9b      	subs	r3, r3, r2
 80064cc:	440b      	add	r3, r1
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7ff faea 	bl	8005aa8 <ld_dword>
 80064d4:	4603      	mov	r3, r0
 80064d6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80064da:	4323      	orrs	r3, r4
 80064dc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	009b      	lsls	r3, r3, #2
 80064e8:	68fa      	ldr	r2, [r7, #12]
 80064ea:	8992      	ldrh	r2, [r2, #12]
 80064ec:	fbb3 f0f2 	udiv	r0, r3, r2
 80064f0:	fb02 f200 	mul.w	r2, r2, r0
 80064f4:	1a9b      	subs	r3, r3, r2
 80064f6:	440b      	add	r3, r1
 80064f8:	6879      	ldr	r1, [r7, #4]
 80064fa:	4618      	mov	r0, r3
 80064fc:	f7ff fb12 	bl	8005b24 <st_dword>
			fs->wflag = 1;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2201      	movs	r2, #1
 8006504:	70da      	strb	r2, [r3, #3]
			break;
 8006506:	e006      	b.n	8006516 <put_fat+0x224>
			if (res != FR_OK) break;
 8006508:	bf00      	nop
 800650a:	e004      	b.n	8006516 <put_fat+0x224>
			if (res != FR_OK) break;
 800650c:	bf00      	nop
 800650e:	e002      	b.n	8006516 <put_fat+0x224>
			if (res != FR_OK) break;
 8006510:	bf00      	nop
 8006512:	e000      	b.n	8006516 <put_fat+0x224>
			if (res != FR_OK) break;
 8006514:	bf00      	nop
		}
	}
	return res;
 8006516:	7ffb      	ldrb	r3, [r7, #31]
}
 8006518:	4618      	mov	r0, r3
 800651a:	3724      	adds	r7, #36	; 0x24
 800651c:	46bd      	mov	sp, r7
 800651e:	bd90      	pop	{r4, r7, pc}

08006520 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b088      	sub	sp, #32
 8006524:	af00      	add	r7, sp, #0
 8006526:	60f8      	str	r0, [r7, #12]
 8006528:	60b9      	str	r1, [r7, #8]
 800652a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800652c:	2300      	movs	r3, #0
 800652e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	2b01      	cmp	r3, #1
 800653a:	d904      	bls.n	8006546 <remove_chain+0x26>
 800653c:	69bb      	ldr	r3, [r7, #24]
 800653e:	69db      	ldr	r3, [r3, #28]
 8006540:	68ba      	ldr	r2, [r7, #8]
 8006542:	429a      	cmp	r2, r3
 8006544:	d301      	bcc.n	800654a <remove_chain+0x2a>
 8006546:	2302      	movs	r3, #2
 8006548:	e04b      	b.n	80065e2 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d00c      	beq.n	800656a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8006550:	f04f 32ff 	mov.w	r2, #4294967295
 8006554:	6879      	ldr	r1, [r7, #4]
 8006556:	69b8      	ldr	r0, [r7, #24]
 8006558:	f7ff fecb 	bl	80062f2 <put_fat>
 800655c:	4603      	mov	r3, r0
 800655e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8006560:	7ffb      	ldrb	r3, [r7, #31]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d001      	beq.n	800656a <remove_chain+0x4a>
 8006566:	7ffb      	ldrb	r3, [r7, #31]
 8006568:	e03b      	b.n	80065e2 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800656a:	68b9      	ldr	r1, [r7, #8]
 800656c:	68f8      	ldr	r0, [r7, #12]
 800656e:	f7ff fdf0 	bl	8006152 <get_fat>
 8006572:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d031      	beq.n	80065de <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	2b01      	cmp	r3, #1
 800657e:	d101      	bne.n	8006584 <remove_chain+0x64>
 8006580:	2302      	movs	r3, #2
 8006582:	e02e      	b.n	80065e2 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800658a:	d101      	bne.n	8006590 <remove_chain+0x70>
 800658c:	2301      	movs	r3, #1
 800658e:	e028      	b.n	80065e2 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8006590:	2200      	movs	r2, #0
 8006592:	68b9      	ldr	r1, [r7, #8]
 8006594:	69b8      	ldr	r0, [r7, #24]
 8006596:	f7ff feac 	bl	80062f2 <put_fat>
 800659a:	4603      	mov	r3, r0
 800659c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800659e:	7ffb      	ldrb	r3, [r7, #31]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d001      	beq.n	80065a8 <remove_chain+0x88>
 80065a4:	7ffb      	ldrb	r3, [r7, #31]
 80065a6:	e01c      	b.n	80065e2 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	699a      	ldr	r2, [r3, #24]
 80065ac:	69bb      	ldr	r3, [r7, #24]
 80065ae:	69db      	ldr	r3, [r3, #28]
 80065b0:	3b02      	subs	r3, #2
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d20b      	bcs.n	80065ce <remove_chain+0xae>
			fs->free_clst++;
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	699b      	ldr	r3, [r3, #24]
 80065ba:	1c5a      	adds	r2, r3, #1
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	791b      	ldrb	r3, [r3, #4]
 80065c4:	f043 0301 	orr.w	r3, r3, #1
 80065c8:	b2da      	uxtb	r2, r3
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80065d2:	69bb      	ldr	r3, [r7, #24]
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	68ba      	ldr	r2, [r7, #8]
 80065d8:	429a      	cmp	r2, r3
 80065da:	d3c6      	bcc.n	800656a <remove_chain+0x4a>
 80065dc:	e000      	b.n	80065e0 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80065de:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80065e0:	2300      	movs	r3, #0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3720      	adds	r7, #32
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}

080065ea <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80065ea:	b580      	push	{r7, lr}
 80065ec:	b088      	sub	sp, #32
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
 80065f2:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d10d      	bne.n	800661c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	695b      	ldr	r3, [r3, #20]
 8006604:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d004      	beq.n	8006616 <create_chain+0x2c>
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	69db      	ldr	r3, [r3, #28]
 8006610:	69ba      	ldr	r2, [r7, #24]
 8006612:	429a      	cmp	r2, r3
 8006614:	d31b      	bcc.n	800664e <create_chain+0x64>
 8006616:	2301      	movs	r3, #1
 8006618:	61bb      	str	r3, [r7, #24]
 800661a:	e018      	b.n	800664e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800661c:	6839      	ldr	r1, [r7, #0]
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f7ff fd97 	bl	8006152 <get_fat>
 8006624:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2b01      	cmp	r3, #1
 800662a:	d801      	bhi.n	8006630 <create_chain+0x46>
 800662c:	2301      	movs	r3, #1
 800662e:	e070      	b.n	8006712 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006636:	d101      	bne.n	800663c <create_chain+0x52>
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	e06a      	b.n	8006712 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	69db      	ldr	r3, [r3, #28]
 8006640:	68fa      	ldr	r2, [r7, #12]
 8006642:	429a      	cmp	r2, r3
 8006644:	d201      	bcs.n	800664a <create_chain+0x60>
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	e063      	b.n	8006712 <create_chain+0x128>
		scl = clst;
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800664e:	69bb      	ldr	r3, [r7, #24]
 8006650:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	3301      	adds	r3, #1
 8006656:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	69db      	ldr	r3, [r3, #28]
 800665c:	69fa      	ldr	r2, [r7, #28]
 800665e:	429a      	cmp	r2, r3
 8006660:	d307      	bcc.n	8006672 <create_chain+0x88>
				ncl = 2;
 8006662:	2302      	movs	r3, #2
 8006664:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8006666:	69fa      	ldr	r2, [r7, #28]
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	429a      	cmp	r2, r3
 800666c:	d901      	bls.n	8006672 <create_chain+0x88>
 800666e:	2300      	movs	r3, #0
 8006670:	e04f      	b.n	8006712 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8006672:	69f9      	ldr	r1, [r7, #28]
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	f7ff fd6c 	bl	8006152 <get_fat>
 800667a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d00e      	beq.n	80066a0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2b01      	cmp	r3, #1
 8006686:	d003      	beq.n	8006690 <create_chain+0xa6>
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800668e:	d101      	bne.n	8006694 <create_chain+0xaa>
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	e03e      	b.n	8006712 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8006694:	69fa      	ldr	r2, [r7, #28]
 8006696:	69bb      	ldr	r3, [r7, #24]
 8006698:	429a      	cmp	r2, r3
 800669a:	d1da      	bne.n	8006652 <create_chain+0x68>
 800669c:	2300      	movs	r3, #0
 800669e:	e038      	b.n	8006712 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80066a0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80066a2:	f04f 32ff 	mov.w	r2, #4294967295
 80066a6:	69f9      	ldr	r1, [r7, #28]
 80066a8:	6938      	ldr	r0, [r7, #16]
 80066aa:	f7ff fe22 	bl	80062f2 <put_fat>
 80066ae:	4603      	mov	r3, r0
 80066b0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80066b2:	7dfb      	ldrb	r3, [r7, #23]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d109      	bne.n	80066cc <create_chain+0xe2>
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d006      	beq.n	80066cc <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80066be:	69fa      	ldr	r2, [r7, #28]
 80066c0:	6839      	ldr	r1, [r7, #0]
 80066c2:	6938      	ldr	r0, [r7, #16]
 80066c4:	f7ff fe15 	bl	80062f2 <put_fat>
 80066c8:	4603      	mov	r3, r0
 80066ca:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80066cc:	7dfb      	ldrb	r3, [r7, #23]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d116      	bne.n	8006700 <create_chain+0x116>
		fs->last_clst = ncl;
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	69fa      	ldr	r2, [r7, #28]
 80066d6:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	699a      	ldr	r2, [r3, #24]
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	69db      	ldr	r3, [r3, #28]
 80066e0:	3b02      	subs	r3, #2
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d804      	bhi.n	80066f0 <create_chain+0x106>
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	699b      	ldr	r3, [r3, #24]
 80066ea:	1e5a      	subs	r2, r3, #1
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	791b      	ldrb	r3, [r3, #4]
 80066f4:	f043 0301 	orr.w	r3, r3, #1
 80066f8:	b2da      	uxtb	r2, r3
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	711a      	strb	r2, [r3, #4]
 80066fe:	e007      	b.n	8006710 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8006700:	7dfb      	ldrb	r3, [r7, #23]
 8006702:	2b01      	cmp	r3, #1
 8006704:	d102      	bne.n	800670c <create_chain+0x122>
 8006706:	f04f 33ff 	mov.w	r3, #4294967295
 800670a:	e000      	b.n	800670e <create_chain+0x124>
 800670c:	2301      	movs	r3, #1
 800670e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8006710:	69fb      	ldr	r3, [r7, #28]
}
 8006712:	4618      	mov	r0, r3
 8006714:	3720      	adds	r7, #32
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}

0800671a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800671a:	b480      	push	{r7}
 800671c:	b087      	sub	sp, #28
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
 8006722:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800672e:	3304      	adds	r3, #4
 8006730:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	899b      	ldrh	r3, [r3, #12]
 8006736:	461a      	mov	r2, r3
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	fbb3 f3f2 	udiv	r3, r3, r2
 800673e:	68fa      	ldr	r2, [r7, #12]
 8006740:	8952      	ldrh	r2, [r2, #10]
 8006742:	fbb3 f3f2 	udiv	r3, r3, r2
 8006746:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	1d1a      	adds	r2, r3, #4
 800674c:	613a      	str	r2, [r7, #16]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d101      	bne.n	800675c <clmt_clust+0x42>
 8006758:	2300      	movs	r3, #0
 800675a:	e010      	b.n	800677e <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800675c:	697a      	ldr	r2, [r7, #20]
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	429a      	cmp	r2, r3
 8006762:	d307      	bcc.n	8006774 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8006764:	697a      	ldr	r2, [r7, #20]
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	1ad3      	subs	r3, r2, r3
 800676a:	617b      	str	r3, [r7, #20]
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	3304      	adds	r3, #4
 8006770:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006772:	e7e9      	b.n	8006748 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8006774:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	4413      	add	r3, r2
}
 800677e:	4618      	mov	r0, r3
 8006780:	371c      	adds	r7, #28
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr

0800678a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800678a:	b580      	push	{r7, lr}
 800678c:	b086      	sub	sp, #24
 800678e:	af00      	add	r7, sp, #0
 8006790:	6078      	str	r0, [r7, #4]
 8006792:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80067a0:	d204      	bcs.n	80067ac <dir_sdi+0x22>
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	f003 031f 	and.w	r3, r3, #31
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d001      	beq.n	80067b0 <dir_sdi+0x26>
		return FR_INT_ERR;
 80067ac:	2302      	movs	r3, #2
 80067ae:	e071      	b.n	8006894 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	683a      	ldr	r2, [r7, #0]
 80067b4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	689b      	ldr	r3, [r3, #8]
 80067ba:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d106      	bne.n	80067d0 <dir_sdi+0x46>
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	781b      	ldrb	r3, [r3, #0]
 80067c6:	2b02      	cmp	r3, #2
 80067c8:	d902      	bls.n	80067d0 <dir_sdi+0x46>
		clst = fs->dirbase;
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067ce:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d10c      	bne.n	80067f0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	095b      	lsrs	r3, r3, #5
 80067da:	693a      	ldr	r2, [r7, #16]
 80067dc:	8912      	ldrh	r2, [r2, #8]
 80067de:	4293      	cmp	r3, r2
 80067e0:	d301      	bcc.n	80067e6 <dir_sdi+0x5c>
 80067e2:	2302      	movs	r3, #2
 80067e4:	e056      	b.n	8006894 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	61da      	str	r2, [r3, #28]
 80067ee:	e02d      	b.n	800684c <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	895b      	ldrh	r3, [r3, #10]
 80067f4:	461a      	mov	r2, r3
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	899b      	ldrh	r3, [r3, #12]
 80067fa:	fb03 f302 	mul.w	r3, r3, r2
 80067fe:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006800:	e019      	b.n	8006836 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6979      	ldr	r1, [r7, #20]
 8006806:	4618      	mov	r0, r3
 8006808:	f7ff fca3 	bl	8006152 <get_fat>
 800680c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006814:	d101      	bne.n	800681a <dir_sdi+0x90>
 8006816:	2301      	movs	r3, #1
 8006818:	e03c      	b.n	8006894 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	2b01      	cmp	r3, #1
 800681e:	d904      	bls.n	800682a <dir_sdi+0xa0>
 8006820:	693b      	ldr	r3, [r7, #16]
 8006822:	69db      	ldr	r3, [r3, #28]
 8006824:	697a      	ldr	r2, [r7, #20]
 8006826:	429a      	cmp	r2, r3
 8006828:	d301      	bcc.n	800682e <dir_sdi+0xa4>
 800682a:	2302      	movs	r3, #2
 800682c:	e032      	b.n	8006894 <dir_sdi+0x10a>
			ofs -= csz;
 800682e:	683a      	ldr	r2, [r7, #0]
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006836:	683a      	ldr	r2, [r7, #0]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	429a      	cmp	r2, r3
 800683c:	d2e1      	bcs.n	8006802 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800683e:	6979      	ldr	r1, [r7, #20]
 8006840:	6938      	ldr	r0, [r7, #16]
 8006842:	f7ff fc67 	bl	8006114 <clust2sect>
 8006846:	4602      	mov	r2, r0
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	697a      	ldr	r2, [r7, #20]
 8006850:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	69db      	ldr	r3, [r3, #28]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d101      	bne.n	800685e <dir_sdi+0xd4>
 800685a:	2302      	movs	r3, #2
 800685c:	e01a      	b.n	8006894 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	69da      	ldr	r2, [r3, #28]
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	899b      	ldrh	r3, [r3, #12]
 8006866:	4619      	mov	r1, r3
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	fbb3 f3f1 	udiv	r3, r3, r1
 800686e:	441a      	add	r2, r3
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	899b      	ldrh	r3, [r3, #12]
 800687e:	461a      	mov	r2, r3
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	fbb3 f0f2 	udiv	r0, r3, r2
 8006886:	fb02 f200 	mul.w	r2, r2, r0
 800688a:	1a9b      	subs	r3, r3, r2
 800688c:	18ca      	adds	r2, r1, r3
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006892:	2300      	movs	r3, #0
}
 8006894:	4618      	mov	r0, r3
 8006896:	3718      	adds	r7, #24
 8006898:	46bd      	mov	sp, r7
 800689a:	bd80      	pop	{r7, pc}

0800689c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b086      	sub	sp, #24
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	695b      	ldr	r3, [r3, #20]
 80068b0:	3320      	adds	r3, #32
 80068b2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	69db      	ldr	r3, [r3, #28]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d003      	beq.n	80068c4 <dir_next+0x28>
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80068c2:	d301      	bcc.n	80068c8 <dir_next+0x2c>
 80068c4:	2304      	movs	r3, #4
 80068c6:	e0bb      	b.n	8006a40 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	899b      	ldrh	r3, [r3, #12]
 80068cc:	461a      	mov	r2, r3
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80068d4:	fb02 f201 	mul.w	r2, r2, r1
 80068d8:	1a9b      	subs	r3, r3, r2
 80068da:	2b00      	cmp	r3, #0
 80068dc:	f040 809d 	bne.w	8006a1a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	69db      	ldr	r3, [r3, #28]
 80068e4:	1c5a      	adds	r2, r3, #1
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	699b      	ldr	r3, [r3, #24]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d10b      	bne.n	800690a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	095b      	lsrs	r3, r3, #5
 80068f6:	68fa      	ldr	r2, [r7, #12]
 80068f8:	8912      	ldrh	r2, [r2, #8]
 80068fa:	4293      	cmp	r3, r2
 80068fc:	f0c0 808d 	bcc.w	8006a1a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	61da      	str	r2, [r3, #28]
 8006906:	2304      	movs	r3, #4
 8006908:	e09a      	b.n	8006a40 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	899b      	ldrh	r3, [r3, #12]
 800690e:	461a      	mov	r2, r3
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	fbb3 f3f2 	udiv	r3, r3, r2
 8006916:	68fa      	ldr	r2, [r7, #12]
 8006918:	8952      	ldrh	r2, [r2, #10]
 800691a:	3a01      	subs	r2, #1
 800691c:	4013      	ands	r3, r2
 800691e:	2b00      	cmp	r3, #0
 8006920:	d17b      	bne.n	8006a1a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	699b      	ldr	r3, [r3, #24]
 8006928:	4619      	mov	r1, r3
 800692a:	4610      	mov	r0, r2
 800692c:	f7ff fc11 	bl	8006152 <get_fat>
 8006930:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d801      	bhi.n	800693c <dir_next+0xa0>
 8006938:	2302      	movs	r3, #2
 800693a:	e081      	b.n	8006a40 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006942:	d101      	bne.n	8006948 <dir_next+0xac>
 8006944:	2301      	movs	r3, #1
 8006946:	e07b      	b.n	8006a40 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	69db      	ldr	r3, [r3, #28]
 800694c:	697a      	ldr	r2, [r7, #20]
 800694e:	429a      	cmp	r2, r3
 8006950:	d359      	bcc.n	8006a06 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d104      	bne.n	8006962 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	61da      	str	r2, [r3, #28]
 800695e:	2304      	movs	r3, #4
 8006960:	e06e      	b.n	8006a40 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006962:	687a      	ldr	r2, [r7, #4]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	699b      	ldr	r3, [r3, #24]
 8006968:	4619      	mov	r1, r3
 800696a:	4610      	mov	r0, r2
 800696c:	f7ff fe3d 	bl	80065ea <create_chain>
 8006970:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d101      	bne.n	800697c <dir_next+0xe0>
 8006978:	2307      	movs	r3, #7
 800697a:	e061      	b.n	8006a40 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	2b01      	cmp	r3, #1
 8006980:	d101      	bne.n	8006986 <dir_next+0xea>
 8006982:	2302      	movs	r3, #2
 8006984:	e05c      	b.n	8006a40 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800698c:	d101      	bne.n	8006992 <dir_next+0xf6>
 800698e:	2301      	movs	r3, #1
 8006990:	e056      	b.n	8006a40 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8006992:	68f8      	ldr	r0, [r7, #12]
 8006994:	f7ff fadc 	bl	8005f50 <sync_window>
 8006998:	4603      	mov	r3, r0
 800699a:	2b00      	cmp	r3, #0
 800699c:	d001      	beq.n	80069a2 <dir_next+0x106>
 800699e:	2301      	movs	r3, #1
 80069a0:	e04e      	b.n	8006a40 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	899b      	ldrh	r3, [r3, #12]
 80069ac:	461a      	mov	r2, r3
 80069ae:	2100      	movs	r1, #0
 80069b0:	f7ff f905 	bl	8005bbe <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80069b4:	2300      	movs	r3, #0
 80069b6:	613b      	str	r3, [r7, #16]
 80069b8:	6979      	ldr	r1, [r7, #20]
 80069ba:	68f8      	ldr	r0, [r7, #12]
 80069bc:	f7ff fbaa 	bl	8006114 <clust2sect>
 80069c0:	4602      	mov	r2, r0
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	635a      	str	r2, [r3, #52]	; 0x34
 80069c6:	e012      	b.n	80069ee <dir_next+0x152>
						fs->wflag = 1;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2201      	movs	r2, #1
 80069cc:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80069ce:	68f8      	ldr	r0, [r7, #12]
 80069d0:	f7ff fabe 	bl	8005f50 <sync_window>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d001      	beq.n	80069de <dir_next+0x142>
 80069da:	2301      	movs	r3, #1
 80069dc:	e030      	b.n	8006a40 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	3301      	adds	r3, #1
 80069e2:	613b      	str	r3, [r7, #16]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069e8:	1c5a      	adds	r2, r3, #1
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	635a      	str	r2, [r3, #52]	; 0x34
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	895b      	ldrh	r3, [r3, #10]
 80069f2:	461a      	mov	r2, r3
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d3e6      	bcc.n	80069c8 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	1ad2      	subs	r2, r2, r3
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	697a      	ldr	r2, [r7, #20]
 8006a0a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8006a0c:	6979      	ldr	r1, [r7, #20]
 8006a0e:	68f8      	ldr	r0, [r7, #12]
 8006a10:	f7ff fb80 	bl	8006114 <clust2sect>
 8006a14:	4602      	mov	r2, r0
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	68ba      	ldr	r2, [r7, #8]
 8006a1e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	899b      	ldrh	r3, [r3, #12]
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006a32:	fb02 f200 	mul.w	r2, r2, r0
 8006a36:	1a9b      	subs	r3, r3, r2
 8006a38:	18ca      	adds	r2, r1, r3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006a3e:	2300      	movs	r3, #0
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3718      	adds	r7, #24
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b086      	sub	sp, #24
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8006a58:	2100      	movs	r1, #0
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f7ff fe95 	bl	800678a <dir_sdi>
 8006a60:	4603      	mov	r3, r0
 8006a62:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006a64:	7dfb      	ldrb	r3, [r7, #23]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d12b      	bne.n	8006ac2 <dir_alloc+0x7a>
		n = 0;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	69db      	ldr	r3, [r3, #28]
 8006a72:	4619      	mov	r1, r3
 8006a74:	68f8      	ldr	r0, [r7, #12]
 8006a76:	f7ff faaf 	bl	8005fd8 <move_window>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006a7e:	7dfb      	ldrb	r3, [r7, #23]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d11d      	bne.n	8006ac0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6a1b      	ldr	r3, [r3, #32]
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	2be5      	cmp	r3, #229	; 0xe5
 8006a8c:	d004      	beq.n	8006a98 <dir_alloc+0x50>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	781b      	ldrb	r3, [r3, #0]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d107      	bne.n	8006aa8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	3301      	adds	r3, #1
 8006a9c:	613b      	str	r3, [r7, #16]
 8006a9e:	693a      	ldr	r2, [r7, #16]
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d102      	bne.n	8006aac <dir_alloc+0x64>
 8006aa6:	e00c      	b.n	8006ac2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006aac:	2101      	movs	r1, #1
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f7ff fef4 	bl	800689c <dir_next>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8006ab8:	7dfb      	ldrb	r3, [r7, #23]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d0d7      	beq.n	8006a6e <dir_alloc+0x26>
 8006abe:	e000      	b.n	8006ac2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8006ac0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006ac2:	7dfb      	ldrb	r3, [r7, #23]
 8006ac4:	2b04      	cmp	r3, #4
 8006ac6:	d101      	bne.n	8006acc <dir_alloc+0x84>
 8006ac8:	2307      	movs	r3, #7
 8006aca:	75fb      	strb	r3, [r7, #23]
	return res;
 8006acc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3718      	adds	r7, #24
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}

08006ad6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8006ad6:	b580      	push	{r7, lr}
 8006ad8:	b084      	sub	sp, #16
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	6078      	str	r0, [r7, #4]
 8006ade:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	331a      	adds	r3, #26
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	f7fe ffc7 	bl	8005a78 <ld_word>
 8006aea:	4603      	mov	r3, r0
 8006aec:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	781b      	ldrb	r3, [r3, #0]
 8006af2:	2b03      	cmp	r3, #3
 8006af4:	d109      	bne.n	8006b0a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	3314      	adds	r3, #20
 8006afa:	4618      	mov	r0, r3
 8006afc:	f7fe ffbc 	bl	8005a78 <ld_word>
 8006b00:	4603      	mov	r3, r0
 8006b02:	041b      	lsls	r3, r3, #16
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3710      	adds	r7, #16
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}

08006b14 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	60f8      	str	r0, [r7, #12]
 8006b1c:	60b9      	str	r1, [r7, #8]
 8006b1e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	331a      	adds	r3, #26
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	b292      	uxth	r2, r2
 8006b28:	4611      	mov	r1, r2
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f7fe ffdf 	bl	8005aee <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	2b03      	cmp	r3, #3
 8006b36:	d109      	bne.n	8006b4c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	f103 0214 	add.w	r2, r3, #20
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	0c1b      	lsrs	r3, r3, #16
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	4619      	mov	r1, r3
 8006b46:	4610      	mov	r0, r2
 8006b48:	f7fe ffd1 	bl	8005aee <st_word>
	}
}
 8006b4c:	bf00      	nop
 8006b4e:	3710      	adds	r7, #16
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}

08006b54 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8006b54:	b590      	push	{r4, r7, lr}
 8006b56:	b087      	sub	sp, #28
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	331a      	adds	r3, #26
 8006b62:	4618      	mov	r0, r3
 8006b64:	f7fe ff88 	bl	8005a78 <ld_word>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d001      	beq.n	8006b72 <cmp_lfn+0x1e>
 8006b6e:	2300      	movs	r3, #0
 8006b70:	e059      	b.n	8006c26 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	781b      	ldrb	r3, [r3, #0]
 8006b76:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b7a:	1e5a      	subs	r2, r3, #1
 8006b7c:	4613      	mov	r3, r2
 8006b7e:	005b      	lsls	r3, r3, #1
 8006b80:	4413      	add	r3, r2
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	4413      	add	r3, r2
 8006b86:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006b88:	2301      	movs	r3, #1
 8006b8a:	81fb      	strh	r3, [r7, #14]
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	613b      	str	r3, [r7, #16]
 8006b90:	e033      	b.n	8006bfa <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8006b92:	4a27      	ldr	r2, [pc, #156]	; (8006c30 <cmp_lfn+0xdc>)
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	4413      	add	r3, r2
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	4413      	add	r3, r2
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f7fe ff69 	bl	8005a78 <ld_word>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8006baa:	89fb      	ldrh	r3, [r7, #14]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d01a      	beq.n	8006be6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	2bfe      	cmp	r3, #254	; 0xfe
 8006bb4:	d812      	bhi.n	8006bdc <cmp_lfn+0x88>
 8006bb6:	89bb      	ldrh	r3, [r7, #12]
 8006bb8:	4618      	mov	r0, r3
 8006bba:	f001 fe2d 	bl	8008818 <ff_wtoupper>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	461c      	mov	r4, r3
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	1c5a      	adds	r2, r3, #1
 8006bc6:	617a      	str	r2, [r7, #20]
 8006bc8:	005b      	lsls	r3, r3, #1
 8006bca:	687a      	ldr	r2, [r7, #4]
 8006bcc:	4413      	add	r3, r2
 8006bce:	881b      	ldrh	r3, [r3, #0]
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f001 fe21 	bl	8008818 <ff_wtoupper>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	429c      	cmp	r4, r3
 8006bda:	d001      	beq.n	8006be0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8006bdc:	2300      	movs	r3, #0
 8006bde:	e022      	b.n	8006c26 <cmp_lfn+0xd2>
			}
			wc = uc;
 8006be0:	89bb      	ldrh	r3, [r7, #12]
 8006be2:	81fb      	strh	r3, [r7, #14]
 8006be4:	e006      	b.n	8006bf4 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8006be6:	89bb      	ldrh	r3, [r7, #12]
 8006be8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d001      	beq.n	8006bf4 <cmp_lfn+0xa0>
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	e018      	b.n	8006c26 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	613b      	str	r3, [r7, #16]
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	2b0c      	cmp	r3, #12
 8006bfe:	d9c8      	bls.n	8006b92 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	781b      	ldrb	r3, [r3, #0]
 8006c04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d00b      	beq.n	8006c24 <cmp_lfn+0xd0>
 8006c0c:	89fb      	ldrh	r3, [r7, #14]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d008      	beq.n	8006c24 <cmp_lfn+0xd0>
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	005b      	lsls	r3, r3, #1
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	4413      	add	r3, r2
 8006c1a:	881b      	ldrh	r3, [r3, #0]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d001      	beq.n	8006c24 <cmp_lfn+0xd0>
 8006c20:	2300      	movs	r3, #0
 8006c22:	e000      	b.n	8006c26 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8006c24:	2301      	movs	r3, #1
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	371c      	adds	r7, #28
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd90      	pop	{r4, r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	080092fc 	.word	0x080092fc

08006c34 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b088      	sub	sp, #32
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	60f8      	str	r0, [r7, #12]
 8006c3c:	60b9      	str	r1, [r7, #8]
 8006c3e:	4611      	mov	r1, r2
 8006c40:	461a      	mov	r2, r3
 8006c42:	460b      	mov	r3, r1
 8006c44:	71fb      	strb	r3, [r7, #7]
 8006c46:	4613      	mov	r3, r2
 8006c48:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	330d      	adds	r3, #13
 8006c4e:	79ba      	ldrb	r2, [r7, #6]
 8006c50:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	330b      	adds	r3, #11
 8006c56:	220f      	movs	r2, #15
 8006c58:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	330c      	adds	r3, #12
 8006c5e:	2200      	movs	r2, #0
 8006c60:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	331a      	adds	r3, #26
 8006c66:	2100      	movs	r1, #0
 8006c68:	4618      	mov	r0, r3
 8006c6a:	f7fe ff40 	bl	8005aee <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8006c6e:	79fb      	ldrb	r3, [r7, #7]
 8006c70:	1e5a      	subs	r2, r3, #1
 8006c72:	4613      	mov	r3, r2
 8006c74:	005b      	lsls	r3, r3, #1
 8006c76:	4413      	add	r3, r2
 8006c78:	009b      	lsls	r3, r3, #2
 8006c7a:	4413      	add	r3, r2
 8006c7c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	82fb      	strh	r3, [r7, #22]
 8006c82:	2300      	movs	r3, #0
 8006c84:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8006c86:	8afb      	ldrh	r3, [r7, #22]
 8006c88:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d007      	beq.n	8006ca0 <put_lfn+0x6c>
 8006c90:	69fb      	ldr	r3, [r7, #28]
 8006c92:	1c5a      	adds	r2, r3, #1
 8006c94:	61fa      	str	r2, [r7, #28]
 8006c96:	005b      	lsls	r3, r3, #1
 8006c98:	68fa      	ldr	r2, [r7, #12]
 8006c9a:	4413      	add	r3, r2
 8006c9c:	881b      	ldrh	r3, [r3, #0]
 8006c9e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8006ca0:	4a17      	ldr	r2, [pc, #92]	; (8006d00 <put_lfn+0xcc>)
 8006ca2:	69bb      	ldr	r3, [r7, #24]
 8006ca4:	4413      	add	r3, r2
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	461a      	mov	r2, r3
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	4413      	add	r3, r2
 8006cae:	8afa      	ldrh	r2, [r7, #22]
 8006cb0:	4611      	mov	r1, r2
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f7fe ff1b 	bl	8005aee <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8006cb8:	8afb      	ldrh	r3, [r7, #22]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d102      	bne.n	8006cc4 <put_lfn+0x90>
 8006cbe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006cc2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8006cc4:	69bb      	ldr	r3, [r7, #24]
 8006cc6:	3301      	adds	r3, #1
 8006cc8:	61bb      	str	r3, [r7, #24]
 8006cca:	69bb      	ldr	r3, [r7, #24]
 8006ccc:	2b0c      	cmp	r3, #12
 8006cce:	d9da      	bls.n	8006c86 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8006cd0:	8afb      	ldrh	r3, [r7, #22]
 8006cd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d006      	beq.n	8006ce8 <put_lfn+0xb4>
 8006cda:	69fb      	ldr	r3, [r7, #28]
 8006cdc:	005b      	lsls	r3, r3, #1
 8006cde:	68fa      	ldr	r2, [r7, #12]
 8006ce0:	4413      	add	r3, r2
 8006ce2:	881b      	ldrh	r3, [r3, #0]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d103      	bne.n	8006cf0 <put_lfn+0xbc>
 8006ce8:	79fb      	ldrb	r3, [r7, #7]
 8006cea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cee:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	79fa      	ldrb	r2, [r7, #7]
 8006cf4:	701a      	strb	r2, [r3, #0]
}
 8006cf6:	bf00      	nop
 8006cf8:	3720      	adds	r7, #32
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}
 8006cfe:	bf00      	nop
 8006d00:	080092fc 	.word	0x080092fc

08006d04 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b08c      	sub	sp, #48	; 0x30
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	60f8      	str	r0, [r7, #12]
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	607a      	str	r2, [r7, #4]
 8006d10:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8006d12:	220b      	movs	r2, #11
 8006d14:	68b9      	ldr	r1, [r7, #8]
 8006d16:	68f8      	ldr	r0, [r7, #12]
 8006d18:	f7fe ff30 	bl	8005b7c <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	2b05      	cmp	r3, #5
 8006d20:	d92b      	bls.n	8006d7a <gen_numname+0x76>
		sr = seq;
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8006d26:	e022      	b.n	8006d6e <gen_numname+0x6a>
			wc = *lfn++;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	1c9a      	adds	r2, r3, #2
 8006d2c:	607a      	str	r2, [r7, #4]
 8006d2e:	881b      	ldrh	r3, [r3, #0]
 8006d30:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8006d32:	2300      	movs	r3, #0
 8006d34:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d36:	e017      	b.n	8006d68 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8006d38:	69fb      	ldr	r3, [r7, #28]
 8006d3a:	005a      	lsls	r2, r3, #1
 8006d3c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006d3e:	f003 0301 	and.w	r3, r3, #1
 8006d42:	4413      	add	r3, r2
 8006d44:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8006d46:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006d48:	085b      	lsrs	r3, r3, #1
 8006d4a:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d005      	beq.n	8006d62 <gen_numname+0x5e>
 8006d56:	69fb      	ldr	r3, [r7, #28]
 8006d58:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8006d5c:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8006d60:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8006d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d64:	3301      	adds	r3, #1
 8006d66:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6a:	2b0f      	cmp	r3, #15
 8006d6c:	d9e4      	bls.n	8006d38 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	881b      	ldrh	r3, [r3, #0]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d1d8      	bne.n	8006d28 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8006d7a:	2307      	movs	r3, #7
 8006d7c:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	b2db      	uxtb	r3, r3
 8006d82:	f003 030f 	and.w	r3, r3, #15
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	3330      	adds	r3, #48	; 0x30
 8006d8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8006d8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006d92:	2b39      	cmp	r3, #57	; 0x39
 8006d94:	d904      	bls.n	8006da0 <gen_numname+0x9c>
 8006d96:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006d9a:	3307      	adds	r3, #7
 8006d9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8006da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006da2:	1e5a      	subs	r2, r3, #1
 8006da4:	62ba      	str	r2, [r7, #40]	; 0x28
 8006da6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006daa:	4413      	add	r3, r2
 8006dac:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8006db0:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	091b      	lsrs	r3, r3, #4
 8006db8:	603b      	str	r3, [r7, #0]
	} while (seq);
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d1de      	bne.n	8006d7e <gen_numname+0x7a>
	ns[i] = '~';
 8006dc0:	f107 0214 	add.w	r2, r7, #20
 8006dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dc6:	4413      	add	r3, r2
 8006dc8:	227e      	movs	r2, #126	; 0x7e
 8006dca:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8006dcc:	2300      	movs	r3, #0
 8006dce:	627b      	str	r3, [r7, #36]	; 0x24
 8006dd0:	e002      	b.n	8006dd8 <gen_numname+0xd4>
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd4:	3301      	adds	r3, #1
 8006dd6:	627b      	str	r3, [r7, #36]	; 0x24
 8006dd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d205      	bcs.n	8006dec <gen_numname+0xe8>
 8006de0:	68fa      	ldr	r2, [r7, #12]
 8006de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de4:	4413      	add	r3, r2
 8006de6:	781b      	ldrb	r3, [r3, #0]
 8006de8:	2b20      	cmp	r3, #32
 8006dea:	d1f2      	bne.n	8006dd2 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8006dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dee:	2b07      	cmp	r3, #7
 8006df0:	d808      	bhi.n	8006e04 <gen_numname+0x100>
 8006df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006df4:	1c5a      	adds	r2, r3, #1
 8006df6:	62ba      	str	r2, [r7, #40]	; 0x28
 8006df8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006dfc:	4413      	add	r3, r2
 8006dfe:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8006e02:	e000      	b.n	8006e06 <gen_numname+0x102>
 8006e04:	2120      	movs	r1, #32
 8006e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e08:	1c5a      	adds	r2, r3, #1
 8006e0a:	627a      	str	r2, [r7, #36]	; 0x24
 8006e0c:	68fa      	ldr	r2, [r7, #12]
 8006e0e:	4413      	add	r3, r2
 8006e10:	460a      	mov	r2, r1
 8006e12:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8006e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e16:	2b07      	cmp	r3, #7
 8006e18:	d9e8      	bls.n	8006dec <gen_numname+0xe8>
}
 8006e1a:	bf00      	nop
 8006e1c:	3730      	adds	r7, #48	; 0x30
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}

08006e22 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8006e22:	b480      	push	{r7}
 8006e24:	b085      	sub	sp, #20
 8006e26:	af00      	add	r7, sp, #0
 8006e28:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8006e2e:	230b      	movs	r3, #11
 8006e30:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8006e32:	7bfb      	ldrb	r3, [r7, #15]
 8006e34:	b2da      	uxtb	r2, r3
 8006e36:	0852      	lsrs	r2, r2, #1
 8006e38:	01db      	lsls	r3, r3, #7
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	b2da      	uxtb	r2, r3
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	1c59      	adds	r1, r3, #1
 8006e42:	6079      	str	r1, [r7, #4]
 8006e44:	781b      	ldrb	r3, [r3, #0]
 8006e46:	4413      	add	r3, r2
 8006e48:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	3b01      	subs	r3, #1
 8006e4e:	60bb      	str	r3, [r7, #8]
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d1ed      	bne.n	8006e32 <sum_sfn+0x10>
	return sum;
 8006e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3714      	adds	r7, #20
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr

08006e64 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b086      	sub	sp, #24
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006e72:	2100      	movs	r1, #0
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f7ff fc88 	bl	800678a <dir_sdi>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006e7e:	7dfb      	ldrb	r3, [r7, #23]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d001      	beq.n	8006e88 <dir_find+0x24>
 8006e84:	7dfb      	ldrb	r3, [r7, #23]
 8006e86:	e0a9      	b.n	8006fdc <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006e88:	23ff      	movs	r3, #255	; 0xff
 8006e8a:	753b      	strb	r3, [r7, #20]
 8006e8c:	7d3b      	ldrb	r3, [r7, #20]
 8006e8e:	757b      	strb	r3, [r7, #21]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f04f 32ff 	mov.w	r2, #4294967295
 8006e96:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	69db      	ldr	r3, [r3, #28]
 8006e9c:	4619      	mov	r1, r3
 8006e9e:	6938      	ldr	r0, [r7, #16]
 8006ea0:	f7ff f89a 	bl	8005fd8 <move_window>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006ea8:	7dfb      	ldrb	r3, [r7, #23]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	f040 8090 	bne.w	8006fd0 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6a1b      	ldr	r3, [r3, #32]
 8006eb4:	781b      	ldrb	r3, [r3, #0]
 8006eb6:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006eb8:	7dbb      	ldrb	r3, [r7, #22]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d102      	bne.n	8006ec4 <dir_find+0x60>
 8006ebe:	2304      	movs	r3, #4
 8006ec0:	75fb      	strb	r3, [r7, #23]
 8006ec2:	e08a      	b.n	8006fda <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6a1b      	ldr	r3, [r3, #32]
 8006ec8:	330b      	adds	r3, #11
 8006eca:	781b      	ldrb	r3, [r3, #0]
 8006ecc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ed0:	73fb      	strb	r3, [r7, #15]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	7bfa      	ldrb	r2, [r7, #15]
 8006ed6:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8006ed8:	7dbb      	ldrb	r3, [r7, #22]
 8006eda:	2be5      	cmp	r3, #229	; 0xe5
 8006edc:	d007      	beq.n	8006eee <dir_find+0x8a>
 8006ede:	7bfb      	ldrb	r3, [r7, #15]
 8006ee0:	f003 0308 	and.w	r3, r3, #8
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d009      	beq.n	8006efc <dir_find+0x98>
 8006ee8:	7bfb      	ldrb	r3, [r7, #15]
 8006eea:	2b0f      	cmp	r3, #15
 8006eec:	d006      	beq.n	8006efc <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006eee:	23ff      	movs	r3, #255	; 0xff
 8006ef0:	757b      	strb	r3, [r7, #21]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ef8:	631a      	str	r2, [r3, #48]	; 0x30
 8006efa:	e05e      	b.n	8006fba <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8006efc:	7bfb      	ldrb	r3, [r7, #15]
 8006efe:	2b0f      	cmp	r3, #15
 8006f00:	d136      	bne.n	8006f70 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006f08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d154      	bne.n	8006fba <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8006f10:	7dbb      	ldrb	r3, [r7, #22]
 8006f12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d00d      	beq.n	8006f36 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a1b      	ldr	r3, [r3, #32]
 8006f1e:	7b5b      	ldrb	r3, [r3, #13]
 8006f20:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8006f22:	7dbb      	ldrb	r3, [r7, #22]
 8006f24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f28:	75bb      	strb	r3, [r7, #22]
 8006f2a:	7dbb      	ldrb	r3, [r7, #22]
 8006f2c:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	695a      	ldr	r2, [r3, #20]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006f36:	7dba      	ldrb	r2, [r7, #22]
 8006f38:	7d7b      	ldrb	r3, [r7, #21]
 8006f3a:	429a      	cmp	r2, r3
 8006f3c:	d115      	bne.n	8006f6a <dir_find+0x106>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6a1b      	ldr	r3, [r3, #32]
 8006f42:	330d      	adds	r3, #13
 8006f44:	781b      	ldrb	r3, [r3, #0]
 8006f46:	7d3a      	ldrb	r2, [r7, #20]
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d10e      	bne.n	8006f6a <dir_find+0x106>
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	691a      	ldr	r2, [r3, #16]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6a1b      	ldr	r3, [r3, #32]
 8006f54:	4619      	mov	r1, r3
 8006f56:	4610      	mov	r0, r2
 8006f58:	f7ff fdfc 	bl	8006b54 <cmp_lfn>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d003      	beq.n	8006f6a <dir_find+0x106>
 8006f62:	7d7b      	ldrb	r3, [r7, #21]
 8006f64:	3b01      	subs	r3, #1
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	e000      	b.n	8006f6c <dir_find+0x108>
 8006f6a:	23ff      	movs	r3, #255	; 0xff
 8006f6c:	757b      	strb	r3, [r7, #21]
 8006f6e:	e024      	b.n	8006fba <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006f70:	7d7b      	ldrb	r3, [r7, #21]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d109      	bne.n	8006f8a <dir_find+0x126>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6a1b      	ldr	r3, [r3, #32]
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f7ff ff51 	bl	8006e22 <sum_sfn>
 8006f80:	4603      	mov	r3, r0
 8006f82:	461a      	mov	r2, r3
 8006f84:	7d3b      	ldrb	r3, [r7, #20]
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d024      	beq.n	8006fd4 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006f90:	f003 0301 	and.w	r3, r3, #1
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d10a      	bne.n	8006fae <dir_find+0x14a>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6a18      	ldr	r0, [r3, #32]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	3324      	adds	r3, #36	; 0x24
 8006fa0:	220b      	movs	r2, #11
 8006fa2:	4619      	mov	r1, r3
 8006fa4:	f7fe fe25 	bl	8005bf2 <mem_cmp>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d014      	beq.n	8006fd8 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006fae:	23ff      	movs	r3, #255	; 0xff
 8006fb0:	757b      	strb	r3, [r7, #21]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8006fb8:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006fba:	2100      	movs	r1, #0
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f7ff fc6d 	bl	800689c <dir_next>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006fc6:	7dfb      	ldrb	r3, [r7, #23]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f43f af65 	beq.w	8006e98 <dir_find+0x34>
 8006fce:	e004      	b.n	8006fda <dir_find+0x176>
		if (res != FR_OK) break;
 8006fd0:	bf00      	nop
 8006fd2:	e002      	b.n	8006fda <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006fd4:	bf00      	nop
 8006fd6:	e000      	b.n	8006fda <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006fd8:	bf00      	nop

	return res;
 8006fda:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3718      	adds	r7, #24
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}

08006fe4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b08c      	sub	sp, #48	; 0x30
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006ff8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d001      	beq.n	8007004 <dir_register+0x20>
 8007000:	2306      	movs	r3, #6
 8007002:	e0e0      	b.n	80071c6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8007004:	2300      	movs	r3, #0
 8007006:	627b      	str	r3, [r7, #36]	; 0x24
 8007008:	e002      	b.n	8007010 <dir_register+0x2c>
 800700a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800700c:	3301      	adds	r3, #1
 800700e:	627b      	str	r3, [r7, #36]	; 0x24
 8007010:	69fb      	ldr	r3, [r7, #28]
 8007012:	691a      	ldr	r2, [r3, #16]
 8007014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007016:	005b      	lsls	r3, r3, #1
 8007018:	4413      	add	r3, r2
 800701a:	881b      	ldrh	r3, [r3, #0]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d1f4      	bne.n	800700a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8007026:	f107 030c 	add.w	r3, r7, #12
 800702a:	220c      	movs	r2, #12
 800702c:	4618      	mov	r0, r3
 800702e:	f7fe fda5 	bl	8005b7c <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8007032:	7dfb      	ldrb	r3, [r7, #23]
 8007034:	f003 0301 	and.w	r3, r3, #1
 8007038:	2b00      	cmp	r3, #0
 800703a:	d032      	beq.n	80070a2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2240      	movs	r2, #64	; 0x40
 8007040:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8007044:	2301      	movs	r3, #1
 8007046:	62bb      	str	r3, [r7, #40]	; 0x28
 8007048:	e016      	b.n	8007078 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8007050:	69fb      	ldr	r3, [r7, #28]
 8007052:	691a      	ldr	r2, [r3, #16]
 8007054:	f107 010c 	add.w	r1, r7, #12
 8007058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800705a:	f7ff fe53 	bl	8006d04 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f7ff ff00 	bl	8006e64 <dir_find>
 8007064:	4603      	mov	r3, r0
 8007066:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800706a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800706e:	2b00      	cmp	r3, #0
 8007070:	d106      	bne.n	8007080 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8007072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007074:	3301      	adds	r3, #1
 8007076:	62bb      	str	r3, [r7, #40]	; 0x28
 8007078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800707a:	2b63      	cmp	r3, #99	; 0x63
 800707c:	d9e5      	bls.n	800704a <dir_register+0x66>
 800707e:	e000      	b.n	8007082 <dir_register+0x9e>
			if (res != FR_OK) break;
 8007080:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8007082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007084:	2b64      	cmp	r3, #100	; 0x64
 8007086:	d101      	bne.n	800708c <dir_register+0xa8>
 8007088:	2307      	movs	r3, #7
 800708a:	e09c      	b.n	80071c6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800708c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007090:	2b04      	cmp	r3, #4
 8007092:	d002      	beq.n	800709a <dir_register+0xb6>
 8007094:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007098:	e095      	b.n	80071c6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800709a:	7dfa      	ldrb	r2, [r7, #23]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80070a2:	7dfb      	ldrb	r3, [r7, #23]
 80070a4:	f003 0302 	and.w	r3, r3, #2
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d007      	beq.n	80070bc <dir_register+0xd8>
 80070ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ae:	330c      	adds	r3, #12
 80070b0:	4a47      	ldr	r2, [pc, #284]	; (80071d0 <dir_register+0x1ec>)
 80070b2:	fba2 2303 	umull	r2, r3, r2, r3
 80070b6:	089b      	lsrs	r3, r3, #2
 80070b8:	3301      	adds	r3, #1
 80070ba:	e000      	b.n	80070be <dir_register+0xda>
 80070bc:	2301      	movs	r3, #1
 80070be:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80070c0:	6a39      	ldr	r1, [r7, #32]
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f7ff fcc0 	bl	8006a48 <dir_alloc>
 80070c8:	4603      	mov	r3, r0
 80070ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80070ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d148      	bne.n	8007168 <dir_register+0x184>
 80070d6:	6a3b      	ldr	r3, [r7, #32]
 80070d8:	3b01      	subs	r3, #1
 80070da:	623b      	str	r3, [r7, #32]
 80070dc:	6a3b      	ldr	r3, [r7, #32]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d042      	beq.n	8007168 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	695a      	ldr	r2, [r3, #20]
 80070e6:	6a3b      	ldr	r3, [r7, #32]
 80070e8:	015b      	lsls	r3, r3, #5
 80070ea:	1ad3      	subs	r3, r2, r3
 80070ec:	4619      	mov	r1, r3
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f7ff fb4b 	bl	800678a <dir_sdi>
 80070f4:	4603      	mov	r3, r0
 80070f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 80070fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d132      	bne.n	8007168 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	3324      	adds	r3, #36	; 0x24
 8007106:	4618      	mov	r0, r3
 8007108:	f7ff fe8b 	bl	8006e22 <sum_sfn>
 800710c:	4603      	mov	r3, r0
 800710e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	69db      	ldr	r3, [r3, #28]
 8007114:	4619      	mov	r1, r3
 8007116:	69f8      	ldr	r0, [r7, #28]
 8007118:	f7fe ff5e 	bl	8005fd8 <move_window>
 800711c:	4603      	mov	r3, r0
 800711e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8007122:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007126:	2b00      	cmp	r3, #0
 8007128:	d11d      	bne.n	8007166 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800712a:	69fb      	ldr	r3, [r7, #28]
 800712c:	6918      	ldr	r0, [r3, #16]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6a19      	ldr	r1, [r3, #32]
 8007132:	6a3b      	ldr	r3, [r7, #32]
 8007134:	b2da      	uxtb	r2, r3
 8007136:	7efb      	ldrb	r3, [r7, #27]
 8007138:	f7ff fd7c 	bl	8006c34 <put_lfn>
				fs->wflag = 1;
 800713c:	69fb      	ldr	r3, [r7, #28]
 800713e:	2201      	movs	r2, #1
 8007140:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8007142:	2100      	movs	r1, #0
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	f7ff fba9 	bl	800689c <dir_next>
 800714a:	4603      	mov	r3, r0
 800714c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8007150:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007154:	2b00      	cmp	r3, #0
 8007156:	d107      	bne.n	8007168 <dir_register+0x184>
 8007158:	6a3b      	ldr	r3, [r7, #32]
 800715a:	3b01      	subs	r3, #1
 800715c:	623b      	str	r3, [r7, #32]
 800715e:	6a3b      	ldr	r3, [r7, #32]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d1d5      	bne.n	8007110 <dir_register+0x12c>
 8007164:	e000      	b.n	8007168 <dir_register+0x184>
				if (res != FR_OK) break;
 8007166:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8007168:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800716c:	2b00      	cmp	r3, #0
 800716e:	d128      	bne.n	80071c2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	69db      	ldr	r3, [r3, #28]
 8007174:	4619      	mov	r1, r3
 8007176:	69f8      	ldr	r0, [r7, #28]
 8007178:	f7fe ff2e 	bl	8005fd8 <move_window>
 800717c:	4603      	mov	r3, r0
 800717e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8007182:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007186:	2b00      	cmp	r3, #0
 8007188:	d11b      	bne.n	80071c2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6a1b      	ldr	r3, [r3, #32]
 800718e:	2220      	movs	r2, #32
 8007190:	2100      	movs	r1, #0
 8007192:	4618      	mov	r0, r3
 8007194:	f7fe fd13 	bl	8005bbe <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6a18      	ldr	r0, [r3, #32]
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	3324      	adds	r3, #36	; 0x24
 80071a0:	220b      	movs	r2, #11
 80071a2:	4619      	mov	r1, r3
 80071a4:	f7fe fcea 	bl	8005b7c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	330c      	adds	r3, #12
 80071b4:	f002 0218 	and.w	r2, r2, #24
 80071b8:	b2d2      	uxtb	r2, r2
 80071ba:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80071bc:	69fb      	ldr	r3, [r7, #28]
 80071be:	2201      	movs	r2, #1
 80071c0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80071c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3730      	adds	r7, #48	; 0x30
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	bf00      	nop
 80071d0:	4ec4ec4f 	.word	0x4ec4ec4f

080071d4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b08a      	sub	sp, #40	; 0x28
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
 80071dc:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	613b      	str	r3, [r7, #16]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	60fb      	str	r3, [r7, #12]
 80071ec:	2300      	movs	r3, #0
 80071ee:	617b      	str	r3, [r7, #20]
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80071f4:	69bb      	ldr	r3, [r7, #24]
 80071f6:	1c5a      	adds	r2, r3, #1
 80071f8:	61ba      	str	r2, [r7, #24]
 80071fa:	693a      	ldr	r2, [r7, #16]
 80071fc:	4413      	add	r3, r2
 80071fe:	781b      	ldrb	r3, [r3, #0]
 8007200:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8007202:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007204:	2b1f      	cmp	r3, #31
 8007206:	d940      	bls.n	800728a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8007208:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800720a:	2b2f      	cmp	r3, #47	; 0x2f
 800720c:	d006      	beq.n	800721c <create_name+0x48>
 800720e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007210:	2b5c      	cmp	r3, #92	; 0x5c
 8007212:	d110      	bne.n	8007236 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8007214:	e002      	b.n	800721c <create_name+0x48>
 8007216:	69bb      	ldr	r3, [r7, #24]
 8007218:	3301      	adds	r3, #1
 800721a:	61bb      	str	r3, [r7, #24]
 800721c:	693a      	ldr	r2, [r7, #16]
 800721e:	69bb      	ldr	r3, [r7, #24]
 8007220:	4413      	add	r3, r2
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	2b2f      	cmp	r3, #47	; 0x2f
 8007226:	d0f6      	beq.n	8007216 <create_name+0x42>
 8007228:	693a      	ldr	r2, [r7, #16]
 800722a:	69bb      	ldr	r3, [r7, #24]
 800722c:	4413      	add	r3, r2
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	2b5c      	cmp	r3, #92	; 0x5c
 8007232:	d0f0      	beq.n	8007216 <create_name+0x42>
			break;
 8007234:	e02a      	b.n	800728c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	2bfe      	cmp	r3, #254	; 0xfe
 800723a:	d901      	bls.n	8007240 <create_name+0x6c>
 800723c:	2306      	movs	r3, #6
 800723e:	e177      	b.n	8007530 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8007240:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007242:	b2db      	uxtb	r3, r3
 8007244:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8007246:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007248:	2101      	movs	r1, #1
 800724a:	4618      	mov	r0, r3
 800724c:	f001 faa8 	bl	80087a0 <ff_convert>
 8007250:	4603      	mov	r3, r0
 8007252:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8007254:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007256:	2b00      	cmp	r3, #0
 8007258:	d101      	bne.n	800725e <create_name+0x8a>
 800725a:	2306      	movs	r3, #6
 800725c:	e168      	b.n	8007530 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800725e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007260:	2b7f      	cmp	r3, #127	; 0x7f
 8007262:	d809      	bhi.n	8007278 <create_name+0xa4>
 8007264:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007266:	4619      	mov	r1, r3
 8007268:	48b3      	ldr	r0, [pc, #716]	; (8007538 <create_name+0x364>)
 800726a:	f7fe fce9 	bl	8005c40 <chk_chr>
 800726e:	4603      	mov	r3, r0
 8007270:	2b00      	cmp	r3, #0
 8007272:	d001      	beq.n	8007278 <create_name+0xa4>
 8007274:	2306      	movs	r3, #6
 8007276:	e15b      	b.n	8007530 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	1c5a      	adds	r2, r3, #1
 800727c:	617a      	str	r2, [r7, #20]
 800727e:	005b      	lsls	r3, r3, #1
 8007280:	68fa      	ldr	r2, [r7, #12]
 8007282:	4413      	add	r3, r2
 8007284:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007286:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8007288:	e7b4      	b.n	80071f4 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800728a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800728c:	693a      	ldr	r2, [r7, #16]
 800728e:	69bb      	ldr	r3, [r7, #24]
 8007290:	441a      	add	r2, r3
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007296:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007298:	2b1f      	cmp	r3, #31
 800729a:	d801      	bhi.n	80072a0 <create_name+0xcc>
 800729c:	2304      	movs	r3, #4
 800729e:	e000      	b.n	80072a2 <create_name+0xce>
 80072a0:	2300      	movs	r3, #0
 80072a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80072a6:	e011      	b.n	80072cc <create_name+0xf8>
		w = lfn[di - 1];
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80072ae:	3b01      	subs	r3, #1
 80072b0:	005b      	lsls	r3, r3, #1
 80072b2:	68fa      	ldr	r2, [r7, #12]
 80072b4:	4413      	add	r3, r2
 80072b6:	881b      	ldrh	r3, [r3, #0]
 80072b8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 80072ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80072bc:	2b20      	cmp	r3, #32
 80072be:	d002      	beq.n	80072c6 <create_name+0xf2>
 80072c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80072c2:	2b2e      	cmp	r3, #46	; 0x2e
 80072c4:	d106      	bne.n	80072d4 <create_name+0x100>
		di--;
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	3b01      	subs	r3, #1
 80072ca:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d1ea      	bne.n	80072a8 <create_name+0xd4>
 80072d2:	e000      	b.n	80072d6 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80072d4:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	005b      	lsls	r3, r3, #1
 80072da:	68fa      	ldr	r2, [r7, #12]
 80072dc:	4413      	add	r3, r2
 80072de:	2200      	movs	r2, #0
 80072e0:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d101      	bne.n	80072ec <create_name+0x118>
 80072e8:	2306      	movs	r3, #6
 80072ea:	e121      	b.n	8007530 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	3324      	adds	r3, #36	; 0x24
 80072f0:	220b      	movs	r2, #11
 80072f2:	2120      	movs	r1, #32
 80072f4:	4618      	mov	r0, r3
 80072f6:	f7fe fc62 	bl	8005bbe <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80072fa:	2300      	movs	r3, #0
 80072fc:	61bb      	str	r3, [r7, #24]
 80072fe:	e002      	b.n	8007306 <create_name+0x132>
 8007300:	69bb      	ldr	r3, [r7, #24]
 8007302:	3301      	adds	r3, #1
 8007304:	61bb      	str	r3, [r7, #24]
 8007306:	69bb      	ldr	r3, [r7, #24]
 8007308:	005b      	lsls	r3, r3, #1
 800730a:	68fa      	ldr	r2, [r7, #12]
 800730c:	4413      	add	r3, r2
 800730e:	881b      	ldrh	r3, [r3, #0]
 8007310:	2b20      	cmp	r3, #32
 8007312:	d0f5      	beq.n	8007300 <create_name+0x12c>
 8007314:	69bb      	ldr	r3, [r7, #24]
 8007316:	005b      	lsls	r3, r3, #1
 8007318:	68fa      	ldr	r2, [r7, #12]
 800731a:	4413      	add	r3, r2
 800731c:	881b      	ldrh	r3, [r3, #0]
 800731e:	2b2e      	cmp	r3, #46	; 0x2e
 8007320:	d0ee      	beq.n	8007300 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d009      	beq.n	800733c <create_name+0x168>
 8007328:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800732c:	f043 0303 	orr.w	r3, r3, #3
 8007330:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8007334:	e002      	b.n	800733c <create_name+0x168>
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	3b01      	subs	r3, #1
 800733a:	617b      	str	r3, [r7, #20]
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d009      	beq.n	8007356 <create_name+0x182>
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007348:	3b01      	subs	r3, #1
 800734a:	005b      	lsls	r3, r3, #1
 800734c:	68fa      	ldr	r2, [r7, #12]
 800734e:	4413      	add	r3, r2
 8007350:	881b      	ldrh	r3, [r3, #0]
 8007352:	2b2e      	cmp	r3, #46	; 0x2e
 8007354:	d1ef      	bne.n	8007336 <create_name+0x162>

	i = b = 0; ni = 8;
 8007356:	2300      	movs	r3, #0
 8007358:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800735c:	2300      	movs	r3, #0
 800735e:	623b      	str	r3, [r7, #32]
 8007360:	2308      	movs	r3, #8
 8007362:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8007364:	69bb      	ldr	r3, [r7, #24]
 8007366:	1c5a      	adds	r2, r3, #1
 8007368:	61ba      	str	r2, [r7, #24]
 800736a:	005b      	lsls	r3, r3, #1
 800736c:	68fa      	ldr	r2, [r7, #12]
 800736e:	4413      	add	r3, r2
 8007370:	881b      	ldrh	r3, [r3, #0]
 8007372:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8007374:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007376:	2b00      	cmp	r3, #0
 8007378:	f000 8090 	beq.w	800749c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800737c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800737e:	2b20      	cmp	r3, #32
 8007380:	d006      	beq.n	8007390 <create_name+0x1bc>
 8007382:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007384:	2b2e      	cmp	r3, #46	; 0x2e
 8007386:	d10a      	bne.n	800739e <create_name+0x1ca>
 8007388:	69ba      	ldr	r2, [r7, #24]
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	429a      	cmp	r2, r3
 800738e:	d006      	beq.n	800739e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8007390:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007394:	f043 0303 	orr.w	r3, r3, #3
 8007398:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800739c:	e07d      	b.n	800749a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800739e:	6a3a      	ldr	r2, [r7, #32]
 80073a0:	69fb      	ldr	r3, [r7, #28]
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d203      	bcs.n	80073ae <create_name+0x1da>
 80073a6:	69ba      	ldr	r2, [r7, #24]
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d123      	bne.n	80073f6 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80073ae:	69fb      	ldr	r3, [r7, #28]
 80073b0:	2b0b      	cmp	r3, #11
 80073b2:	d106      	bne.n	80073c2 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80073b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80073b8:	f043 0303 	orr.w	r3, r3, #3
 80073bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80073c0:	e06f      	b.n	80074a2 <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80073c2:	69ba      	ldr	r2, [r7, #24]
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d005      	beq.n	80073d6 <create_name+0x202>
 80073ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80073ce:	f043 0303 	orr.w	r3, r3, #3
 80073d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 80073d6:	69ba      	ldr	r2, [r7, #24]
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	429a      	cmp	r2, r3
 80073dc:	d860      	bhi.n	80074a0 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	61bb      	str	r3, [r7, #24]
 80073e2:	2308      	movs	r3, #8
 80073e4:	623b      	str	r3, [r7, #32]
 80073e6:	230b      	movs	r3, #11
 80073e8:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80073ea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80073f4:	e051      	b.n	800749a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80073f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80073f8:	2b7f      	cmp	r3, #127	; 0x7f
 80073fa:	d914      	bls.n	8007426 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80073fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80073fe:	2100      	movs	r1, #0
 8007400:	4618      	mov	r0, r3
 8007402:	f001 f9cd 	bl	80087a0 <ff_convert>
 8007406:	4603      	mov	r3, r0
 8007408:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800740a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800740c:	2b00      	cmp	r3, #0
 800740e:	d004      	beq.n	800741a <create_name+0x246>
 8007410:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007412:	3b80      	subs	r3, #128	; 0x80
 8007414:	4a49      	ldr	r2, [pc, #292]	; (800753c <create_name+0x368>)
 8007416:	5cd3      	ldrb	r3, [r2, r3]
 8007418:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800741a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800741e:	f043 0302 	orr.w	r3, r3, #2
 8007422:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8007426:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007428:	2b00      	cmp	r3, #0
 800742a:	d007      	beq.n	800743c <create_name+0x268>
 800742c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800742e:	4619      	mov	r1, r3
 8007430:	4843      	ldr	r0, [pc, #268]	; (8007540 <create_name+0x36c>)
 8007432:	f7fe fc05 	bl	8005c40 <chk_chr>
 8007436:	4603      	mov	r3, r0
 8007438:	2b00      	cmp	r3, #0
 800743a:	d008      	beq.n	800744e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800743c:	235f      	movs	r3, #95	; 0x5f
 800743e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8007440:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007444:	f043 0303 	orr.w	r3, r3, #3
 8007448:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800744c:	e01b      	b.n	8007486 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800744e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007450:	2b40      	cmp	r3, #64	; 0x40
 8007452:	d909      	bls.n	8007468 <create_name+0x294>
 8007454:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007456:	2b5a      	cmp	r3, #90	; 0x5a
 8007458:	d806      	bhi.n	8007468 <create_name+0x294>
					b |= 2;
 800745a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800745e:	f043 0302 	orr.w	r3, r3, #2
 8007462:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007466:	e00e      	b.n	8007486 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8007468:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800746a:	2b60      	cmp	r3, #96	; 0x60
 800746c:	d90b      	bls.n	8007486 <create_name+0x2b2>
 800746e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007470:	2b7a      	cmp	r3, #122	; 0x7a
 8007472:	d808      	bhi.n	8007486 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8007474:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007478:	f043 0301 	orr.w	r3, r3, #1
 800747c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007480:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007482:	3b20      	subs	r3, #32
 8007484:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8007486:	6a3b      	ldr	r3, [r7, #32]
 8007488:	1c5a      	adds	r2, r3, #1
 800748a:	623a      	str	r2, [r7, #32]
 800748c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800748e:	b2d1      	uxtb	r1, r2
 8007490:	687a      	ldr	r2, [r7, #4]
 8007492:	4413      	add	r3, r2
 8007494:	460a      	mov	r2, r1
 8007496:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800749a:	e763      	b.n	8007364 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800749c:	bf00      	nop
 800749e:	e000      	b.n	80074a2 <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 80074a0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80074a8:	2be5      	cmp	r3, #229	; 0xe5
 80074aa:	d103      	bne.n	80074b4 <create_name+0x2e0>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2205      	movs	r2, #5
 80074b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 80074b4:	69fb      	ldr	r3, [r7, #28]
 80074b6:	2b08      	cmp	r3, #8
 80074b8:	d104      	bne.n	80074c4 <create_name+0x2f0>
 80074ba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80074be:	009b      	lsls	r3, r3, #2
 80074c0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80074c4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80074c8:	f003 030c 	and.w	r3, r3, #12
 80074cc:	2b0c      	cmp	r3, #12
 80074ce:	d005      	beq.n	80074dc <create_name+0x308>
 80074d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80074d4:	f003 0303 	and.w	r3, r3, #3
 80074d8:	2b03      	cmp	r3, #3
 80074da:	d105      	bne.n	80074e8 <create_name+0x314>
 80074dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80074e0:	f043 0302 	orr.w	r3, r3, #2
 80074e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80074e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80074ec:	f003 0302 	and.w	r3, r3, #2
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d117      	bne.n	8007524 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80074f4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80074f8:	f003 0303 	and.w	r3, r3, #3
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d105      	bne.n	800750c <create_name+0x338>
 8007500:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007504:	f043 0310 	orr.w	r3, r3, #16
 8007508:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800750c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007510:	f003 030c 	and.w	r3, r3, #12
 8007514:	2b04      	cmp	r3, #4
 8007516:	d105      	bne.n	8007524 <create_name+0x350>
 8007518:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800751c:	f043 0308 	orr.w	r3, r3, #8
 8007520:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800752a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800752e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8007530:	4618      	mov	r0, r3
 8007532:	3728      	adds	r7, #40	; 0x28
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}
 8007538:	08009214 	.word	0x08009214
 800753c:	0800927c 	.word	0x0800927c
 8007540:	08009220 	.word	0x08009220

08007544 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b086      	sub	sp, #24
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8007552:	693b      	ldr	r3, [r7, #16]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007558:	e002      	b.n	8007560 <follow_path+0x1c>
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	3301      	adds	r3, #1
 800755e:	603b      	str	r3, [r7, #0]
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	781b      	ldrb	r3, [r3, #0]
 8007564:	2b2f      	cmp	r3, #47	; 0x2f
 8007566:	d0f8      	beq.n	800755a <follow_path+0x16>
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	781b      	ldrb	r3, [r3, #0]
 800756c:	2b5c      	cmp	r3, #92	; 0x5c
 800756e:	d0f4      	beq.n	800755a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	2200      	movs	r2, #0
 8007574:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	2b1f      	cmp	r3, #31
 800757c:	d80a      	bhi.n	8007594 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2280      	movs	r2, #128	; 0x80
 8007582:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8007586:	2100      	movs	r1, #0
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f7ff f8fe 	bl	800678a <dir_sdi>
 800758e:	4603      	mov	r3, r0
 8007590:	75fb      	strb	r3, [r7, #23]
 8007592:	e048      	b.n	8007626 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007594:	463b      	mov	r3, r7
 8007596:	4619      	mov	r1, r3
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f7ff fe1b 	bl	80071d4 <create_name>
 800759e:	4603      	mov	r3, r0
 80075a0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80075a2:	7dfb      	ldrb	r3, [r7, #23]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d139      	bne.n	800761c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f7ff fc5b 	bl	8006e64 <dir_find>
 80075ae:	4603      	mov	r3, r0
 80075b0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80075b8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80075ba:	7dfb      	ldrb	r3, [r7, #23]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d00a      	beq.n	80075d6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80075c0:	7dfb      	ldrb	r3, [r7, #23]
 80075c2:	2b04      	cmp	r3, #4
 80075c4:	d12c      	bne.n	8007620 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80075c6:	7afb      	ldrb	r3, [r7, #11]
 80075c8:	f003 0304 	and.w	r3, r3, #4
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d127      	bne.n	8007620 <follow_path+0xdc>
 80075d0:	2305      	movs	r3, #5
 80075d2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80075d4:	e024      	b.n	8007620 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80075d6:	7afb      	ldrb	r3, [r7, #11]
 80075d8:	f003 0304 	and.w	r3, r3, #4
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d121      	bne.n	8007624 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	799b      	ldrb	r3, [r3, #6]
 80075e4:	f003 0310 	and.w	r3, r3, #16
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d102      	bne.n	80075f2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80075ec:	2305      	movs	r3, #5
 80075ee:	75fb      	strb	r3, [r7, #23]
 80075f0:	e019      	b.n	8007626 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	695b      	ldr	r3, [r3, #20]
 80075fc:	68fa      	ldr	r2, [r7, #12]
 80075fe:	8992      	ldrh	r2, [r2, #12]
 8007600:	fbb3 f0f2 	udiv	r0, r3, r2
 8007604:	fb02 f200 	mul.w	r2, r2, r0
 8007608:	1a9b      	subs	r3, r3, r2
 800760a:	440b      	add	r3, r1
 800760c:	4619      	mov	r1, r3
 800760e:	68f8      	ldr	r0, [r7, #12]
 8007610:	f7ff fa61 	bl	8006ad6 <ld_clust>
 8007614:	4602      	mov	r2, r0
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800761a:	e7bb      	b.n	8007594 <follow_path+0x50>
			if (res != FR_OK) break;
 800761c:	bf00      	nop
 800761e:	e002      	b.n	8007626 <follow_path+0xe2>
				break;
 8007620:	bf00      	nop
 8007622:	e000      	b.n	8007626 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007624:	bf00      	nop
			}
		}
	}

	return res;
 8007626:	7dfb      	ldrb	r3, [r7, #23]
}
 8007628:	4618      	mov	r0, r3
 800762a:	3718      	adds	r7, #24
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}

08007630 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007630:	b480      	push	{r7}
 8007632:	b087      	sub	sp, #28
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007638:	f04f 33ff 	mov.w	r3, #4294967295
 800763c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d031      	beq.n	80076aa <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	617b      	str	r3, [r7, #20]
 800764c:	e002      	b.n	8007654 <get_ldnumber+0x24>
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	3301      	adds	r3, #1
 8007652:	617b      	str	r3, [r7, #20]
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	781b      	ldrb	r3, [r3, #0]
 8007658:	2b1f      	cmp	r3, #31
 800765a:	d903      	bls.n	8007664 <get_ldnumber+0x34>
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	781b      	ldrb	r3, [r3, #0]
 8007660:	2b3a      	cmp	r3, #58	; 0x3a
 8007662:	d1f4      	bne.n	800764e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	781b      	ldrb	r3, [r3, #0]
 8007668:	2b3a      	cmp	r3, #58	; 0x3a
 800766a:	d11c      	bne.n	80076a6 <get_ldnumber+0x76>
			tp = *path;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	1c5a      	adds	r2, r3, #1
 8007676:	60fa      	str	r2, [r7, #12]
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	3b30      	subs	r3, #48	; 0x30
 800767c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	2b09      	cmp	r3, #9
 8007682:	d80e      	bhi.n	80076a2 <get_ldnumber+0x72>
 8007684:	68fa      	ldr	r2, [r7, #12]
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	429a      	cmp	r2, r3
 800768a:	d10a      	bne.n	80076a2 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d107      	bne.n	80076a2 <get_ldnumber+0x72>
					vol = (int)i;
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	3301      	adds	r3, #1
 800769a:	617b      	str	r3, [r7, #20]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	697a      	ldr	r2, [r7, #20]
 80076a0:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	e002      	b.n	80076ac <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80076a6:	2300      	movs	r3, #0
 80076a8:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80076aa:	693b      	ldr	r3, [r7, #16]
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	371c      	adds	r7, #28
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr

080076b8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b082      	sub	sp, #8
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	70da      	strb	r2, [r3, #3]
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f04f 32ff 	mov.w	r2, #4294967295
 80076ce:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80076d0:	6839      	ldr	r1, [r7, #0]
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f7fe fc80 	bl	8005fd8 <move_window>
 80076d8:	4603      	mov	r3, r0
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d001      	beq.n	80076e2 <check_fs+0x2a>
 80076de:	2304      	movs	r3, #4
 80076e0:	e038      	b.n	8007754 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	3338      	adds	r3, #56	; 0x38
 80076e6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80076ea:	4618      	mov	r0, r3
 80076ec:	f7fe f9c4 	bl	8005a78 <ld_word>
 80076f0:	4603      	mov	r3, r0
 80076f2:	461a      	mov	r2, r3
 80076f4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d001      	beq.n	8007700 <check_fs+0x48>
 80076fc:	2303      	movs	r3, #3
 80076fe:	e029      	b.n	8007754 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007706:	2be9      	cmp	r3, #233	; 0xe9
 8007708:	d009      	beq.n	800771e <check_fs+0x66>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007710:	2beb      	cmp	r3, #235	; 0xeb
 8007712:	d11e      	bne.n	8007752 <check_fs+0x9a>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800771a:	2b90      	cmp	r3, #144	; 0x90
 800771c:	d119      	bne.n	8007752 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	3338      	adds	r3, #56	; 0x38
 8007722:	3336      	adds	r3, #54	; 0x36
 8007724:	4618      	mov	r0, r3
 8007726:	f7fe f9bf 	bl	8005aa8 <ld_dword>
 800772a:	4603      	mov	r3, r0
 800772c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007730:	4a0a      	ldr	r2, [pc, #40]	; (800775c <check_fs+0xa4>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d101      	bne.n	800773a <check_fs+0x82>
 8007736:	2300      	movs	r3, #0
 8007738:	e00c      	b.n	8007754 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	3338      	adds	r3, #56	; 0x38
 800773e:	3352      	adds	r3, #82	; 0x52
 8007740:	4618      	mov	r0, r3
 8007742:	f7fe f9b1 	bl	8005aa8 <ld_dword>
 8007746:	4602      	mov	r2, r0
 8007748:	4b05      	ldr	r3, [pc, #20]	; (8007760 <check_fs+0xa8>)
 800774a:	429a      	cmp	r2, r3
 800774c:	d101      	bne.n	8007752 <check_fs+0x9a>
 800774e:	2300      	movs	r3, #0
 8007750:	e000      	b.n	8007754 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8007752:	2302      	movs	r3, #2
}
 8007754:	4618      	mov	r0, r3
 8007756:	3708      	adds	r7, #8
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}
 800775c:	00544146 	.word	0x00544146
 8007760:	33544146 	.word	0x33544146

08007764 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b096      	sub	sp, #88	; 0x58
 8007768:	af00      	add	r7, sp, #0
 800776a:	60f8      	str	r0, [r7, #12]
 800776c:	60b9      	str	r1, [r7, #8]
 800776e:	4613      	mov	r3, r2
 8007770:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	2200      	movs	r2, #0
 8007776:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007778:	68f8      	ldr	r0, [r7, #12]
 800777a:	f7ff ff59 	bl	8007630 <get_ldnumber>
 800777e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007780:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007782:	2b00      	cmp	r3, #0
 8007784:	da01      	bge.n	800778a <find_volume+0x26>
 8007786:	230b      	movs	r3, #11
 8007788:	e268      	b.n	8007c5c <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800778a:	4ab0      	ldr	r2, [pc, #704]	; (8007a4c <find_volume+0x2e8>)
 800778c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800778e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007792:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007796:	2b00      	cmp	r3, #0
 8007798:	d101      	bne.n	800779e <find_volume+0x3a>
 800779a:	230c      	movs	r3, #12
 800779c:	e25e      	b.n	8007c5c <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80077a2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80077a4:	79fb      	ldrb	r3, [r7, #7]
 80077a6:	f023 0301 	bic.w	r3, r3, #1
 80077aa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80077ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d01a      	beq.n	80077ea <find_volume+0x86>
		stat = disk_status(fs->drv);
 80077b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077b6:	785b      	ldrb	r3, [r3, #1]
 80077b8:	4618      	mov	r0, r3
 80077ba:	f7fe f8bf 	bl	800593c <disk_status>
 80077be:	4603      	mov	r3, r0
 80077c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80077c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80077c8:	f003 0301 	and.w	r3, r3, #1
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d10c      	bne.n	80077ea <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80077d0:	79fb      	ldrb	r3, [r7, #7]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d007      	beq.n	80077e6 <find_volume+0x82>
 80077d6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80077da:	f003 0304 	and.w	r3, r3, #4
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d001      	beq.n	80077e6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80077e2:	230a      	movs	r3, #10
 80077e4:	e23a      	b.n	8007c5c <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 80077e6:	2300      	movs	r3, #0
 80077e8:	e238      	b.n	8007c5c <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80077ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ec:	2200      	movs	r2, #0
 80077ee:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80077f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077f2:	b2da      	uxtb	r2, r3
 80077f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80077f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077fa:	785b      	ldrb	r3, [r3, #1]
 80077fc:	4618      	mov	r0, r3
 80077fe:	f7fe f8b7 	bl	8005970 <disk_initialize>
 8007802:	4603      	mov	r3, r0
 8007804:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007808:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800780c:	f003 0301 	and.w	r3, r3, #1
 8007810:	2b00      	cmp	r3, #0
 8007812:	d001      	beq.n	8007818 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007814:	2303      	movs	r3, #3
 8007816:	e221      	b.n	8007c5c <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007818:	79fb      	ldrb	r3, [r7, #7]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d007      	beq.n	800782e <find_volume+0xca>
 800781e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007822:	f003 0304 	and.w	r3, r3, #4
 8007826:	2b00      	cmp	r3, #0
 8007828:	d001      	beq.n	800782e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800782a:	230a      	movs	r3, #10
 800782c:	e216      	b.n	8007c5c <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800782e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007830:	7858      	ldrb	r0, [r3, #1]
 8007832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007834:	330c      	adds	r3, #12
 8007836:	461a      	mov	r2, r3
 8007838:	2102      	movs	r1, #2
 800783a:	f7fe f8ff 	bl	8005a3c <disk_ioctl>
 800783e:	4603      	mov	r3, r0
 8007840:	2b00      	cmp	r3, #0
 8007842:	d001      	beq.n	8007848 <find_volume+0xe4>
 8007844:	2301      	movs	r3, #1
 8007846:	e209      	b.n	8007c5c <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8007848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800784a:	899b      	ldrh	r3, [r3, #12]
 800784c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007850:	d80d      	bhi.n	800786e <find_volume+0x10a>
 8007852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007854:	899b      	ldrh	r3, [r3, #12]
 8007856:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800785a:	d308      	bcc.n	800786e <find_volume+0x10a>
 800785c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800785e:	899b      	ldrh	r3, [r3, #12]
 8007860:	461a      	mov	r2, r3
 8007862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007864:	899b      	ldrh	r3, [r3, #12]
 8007866:	3b01      	subs	r3, #1
 8007868:	4013      	ands	r3, r2
 800786a:	2b00      	cmp	r3, #0
 800786c:	d001      	beq.n	8007872 <find_volume+0x10e>
 800786e:	2301      	movs	r3, #1
 8007870:	e1f4      	b.n	8007c5c <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8007872:	2300      	movs	r3, #0
 8007874:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8007876:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007878:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800787a:	f7ff ff1d 	bl	80076b8 <check_fs>
 800787e:	4603      	mov	r3, r0
 8007880:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007884:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007888:	2b02      	cmp	r3, #2
 800788a:	d14b      	bne.n	8007924 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800788c:	2300      	movs	r3, #0
 800788e:	643b      	str	r3, [r7, #64]	; 0x40
 8007890:	e01f      	b.n	80078d2 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8007892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007894:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8007898:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800789a:	011b      	lsls	r3, r3, #4
 800789c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80078a0:	4413      	add	r3, r2
 80078a2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80078a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078a6:	3304      	adds	r3, #4
 80078a8:	781b      	ldrb	r3, [r3, #0]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d006      	beq.n	80078bc <find_volume+0x158>
 80078ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078b0:	3308      	adds	r3, #8
 80078b2:	4618      	mov	r0, r3
 80078b4:	f7fe f8f8 	bl	8005aa8 <ld_dword>
 80078b8:	4602      	mov	r2, r0
 80078ba:	e000      	b.n	80078be <find_volume+0x15a>
 80078bc:	2200      	movs	r2, #0
 80078be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80078c6:	440b      	add	r3, r1
 80078c8:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80078cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078ce:	3301      	adds	r3, #1
 80078d0:	643b      	str	r3, [r7, #64]	; 0x40
 80078d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078d4:	2b03      	cmp	r3, #3
 80078d6:	d9dc      	bls.n	8007892 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80078d8:	2300      	movs	r3, #0
 80078da:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80078dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d002      	beq.n	80078e8 <find_volume+0x184>
 80078e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078e4:	3b01      	subs	r3, #1
 80078e6:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80078e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078ea:	009b      	lsls	r3, r3, #2
 80078ec:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80078f0:	4413      	add	r3, r2
 80078f2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80078f6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80078f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d005      	beq.n	800790a <find_volume+0x1a6>
 80078fe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007900:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007902:	f7ff fed9 	bl	80076b8 <check_fs>
 8007906:	4603      	mov	r3, r0
 8007908:	e000      	b.n	800790c <find_volume+0x1a8>
 800790a:	2303      	movs	r3, #3
 800790c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007910:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007914:	2b01      	cmp	r3, #1
 8007916:	d905      	bls.n	8007924 <find_volume+0x1c0>
 8007918:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800791a:	3301      	adds	r3, #1
 800791c:	643b      	str	r3, [r7, #64]	; 0x40
 800791e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007920:	2b03      	cmp	r3, #3
 8007922:	d9e1      	bls.n	80078e8 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007924:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007928:	2b04      	cmp	r3, #4
 800792a:	d101      	bne.n	8007930 <find_volume+0x1cc>
 800792c:	2301      	movs	r3, #1
 800792e:	e195      	b.n	8007c5c <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007930:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007934:	2b01      	cmp	r3, #1
 8007936:	d901      	bls.n	800793c <find_volume+0x1d8>
 8007938:	230d      	movs	r3, #13
 800793a:	e18f      	b.n	8007c5c <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800793c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800793e:	3338      	adds	r3, #56	; 0x38
 8007940:	330b      	adds	r3, #11
 8007942:	4618      	mov	r0, r3
 8007944:	f7fe f898 	bl	8005a78 <ld_word>
 8007948:	4603      	mov	r3, r0
 800794a:	461a      	mov	r2, r3
 800794c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800794e:	899b      	ldrh	r3, [r3, #12]
 8007950:	429a      	cmp	r2, r3
 8007952:	d001      	beq.n	8007958 <find_volume+0x1f4>
 8007954:	230d      	movs	r3, #13
 8007956:	e181      	b.n	8007c5c <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800795a:	3338      	adds	r3, #56	; 0x38
 800795c:	3316      	adds	r3, #22
 800795e:	4618      	mov	r0, r3
 8007960:	f7fe f88a 	bl	8005a78 <ld_word>
 8007964:	4603      	mov	r3, r0
 8007966:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007968:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800796a:	2b00      	cmp	r3, #0
 800796c:	d106      	bne.n	800797c <find_volume+0x218>
 800796e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007970:	3338      	adds	r3, #56	; 0x38
 8007972:	3324      	adds	r3, #36	; 0x24
 8007974:	4618      	mov	r0, r3
 8007976:	f7fe f897 	bl	8005aa8 <ld_dword>
 800797a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800797c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800797e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007980:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8007982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007984:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8007988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800798a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800798c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800798e:	789b      	ldrb	r3, [r3, #2]
 8007990:	2b01      	cmp	r3, #1
 8007992:	d005      	beq.n	80079a0 <find_volume+0x23c>
 8007994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007996:	789b      	ldrb	r3, [r3, #2]
 8007998:	2b02      	cmp	r3, #2
 800799a:	d001      	beq.n	80079a0 <find_volume+0x23c>
 800799c:	230d      	movs	r3, #13
 800799e:	e15d      	b.n	8007c5c <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80079a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a2:	789b      	ldrb	r3, [r3, #2]
 80079a4:	461a      	mov	r2, r3
 80079a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079a8:	fb02 f303 	mul.w	r3, r2, r3
 80079ac:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80079ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80079b4:	b29a      	uxth	r2, r3
 80079b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079b8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80079ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079bc:	895b      	ldrh	r3, [r3, #10]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d008      	beq.n	80079d4 <find_volume+0x270>
 80079c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c4:	895b      	ldrh	r3, [r3, #10]
 80079c6:	461a      	mov	r2, r3
 80079c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ca:	895b      	ldrh	r3, [r3, #10]
 80079cc:	3b01      	subs	r3, #1
 80079ce:	4013      	ands	r3, r2
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d001      	beq.n	80079d8 <find_volume+0x274>
 80079d4:	230d      	movs	r3, #13
 80079d6:	e141      	b.n	8007c5c <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80079d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079da:	3338      	adds	r3, #56	; 0x38
 80079dc:	3311      	adds	r3, #17
 80079de:	4618      	mov	r0, r3
 80079e0:	f7fe f84a 	bl	8005a78 <ld_word>
 80079e4:	4603      	mov	r3, r0
 80079e6:	461a      	mov	r2, r3
 80079e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ea:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80079ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ee:	891b      	ldrh	r3, [r3, #8]
 80079f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80079f2:	8992      	ldrh	r2, [r2, #12]
 80079f4:	0952      	lsrs	r2, r2, #5
 80079f6:	b292      	uxth	r2, r2
 80079f8:	fbb3 f1f2 	udiv	r1, r3, r2
 80079fc:	fb02 f201 	mul.w	r2, r2, r1
 8007a00:	1a9b      	subs	r3, r3, r2
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d001      	beq.n	8007a0c <find_volume+0x2a8>
 8007a08:	230d      	movs	r3, #13
 8007a0a:	e127      	b.n	8007c5c <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8007a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a0e:	3338      	adds	r3, #56	; 0x38
 8007a10:	3313      	adds	r3, #19
 8007a12:	4618      	mov	r0, r3
 8007a14:	f7fe f830 	bl	8005a78 <ld_word>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007a1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d106      	bne.n	8007a30 <find_volume+0x2cc>
 8007a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a24:	3338      	adds	r3, #56	; 0x38
 8007a26:	3320      	adds	r3, #32
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f7fe f83d 	bl	8005aa8 <ld_dword>
 8007a2e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8007a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a32:	3338      	adds	r3, #56	; 0x38
 8007a34:	330e      	adds	r3, #14
 8007a36:	4618      	mov	r0, r3
 8007a38:	f7fe f81e 	bl	8005a78 <ld_word>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8007a40:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d104      	bne.n	8007a50 <find_volume+0x2ec>
 8007a46:	230d      	movs	r3, #13
 8007a48:	e108      	b.n	8007c5c <find_volume+0x4f8>
 8007a4a:	bf00      	nop
 8007a4c:	200000b4 	.word	0x200000b4

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007a50:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007a52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a54:	4413      	add	r3, r2
 8007a56:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a58:	8911      	ldrh	r1, [r2, #8]
 8007a5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a5c:	8992      	ldrh	r2, [r2, #12]
 8007a5e:	0952      	lsrs	r2, r2, #5
 8007a60:	b292      	uxth	r2, r2
 8007a62:	fbb1 f2f2 	udiv	r2, r1, r2
 8007a66:	b292      	uxth	r2, r2
 8007a68:	4413      	add	r3, r2
 8007a6a:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8007a6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a70:	429a      	cmp	r2, r3
 8007a72:	d201      	bcs.n	8007a78 <find_volume+0x314>
 8007a74:	230d      	movs	r3, #13
 8007a76:	e0f1      	b.n	8007c5c <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007a78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a7c:	1ad3      	subs	r3, r2, r3
 8007a7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a80:	8952      	ldrh	r2, [r2, #10]
 8007a82:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a86:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d101      	bne.n	8007a92 <find_volume+0x32e>
 8007a8e:	230d      	movs	r3, #13
 8007a90:	e0e4      	b.n	8007c5c <find_volume+0x4f8>
		fmt = FS_FAT32;
 8007a92:	2303      	movs	r3, #3
 8007a94:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a9a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d802      	bhi.n	8007aa8 <find_volume+0x344>
 8007aa2:	2302      	movs	r3, #2
 8007aa4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aaa:	f640 72f5 	movw	r2, #4085	; 0xff5
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d802      	bhi.n	8007ab8 <find_volume+0x354>
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aba:	1c9a      	adds	r2, r3, #2
 8007abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007abe:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8007ac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ac2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007ac4:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007ac6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007ac8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007aca:	441a      	add	r2, r3
 8007acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ace:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8007ad0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ad4:	441a      	add	r2, r3
 8007ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ad8:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8007ada:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007ade:	2b03      	cmp	r3, #3
 8007ae0:	d11e      	bne.n	8007b20 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ae4:	3338      	adds	r3, #56	; 0x38
 8007ae6:	332a      	adds	r3, #42	; 0x2a
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f7fd ffc5 	bl	8005a78 <ld_word>
 8007aee:	4603      	mov	r3, r0
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d001      	beq.n	8007af8 <find_volume+0x394>
 8007af4:	230d      	movs	r3, #13
 8007af6:	e0b1      	b.n	8007c5c <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8007af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007afa:	891b      	ldrh	r3, [r3, #8]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d001      	beq.n	8007b04 <find_volume+0x3a0>
 8007b00:	230d      	movs	r3, #13
 8007b02:	e0ab      	b.n	8007c5c <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8007b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b06:	3338      	adds	r3, #56	; 0x38
 8007b08:	332c      	adds	r3, #44	; 0x2c
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f7fd ffcc 	bl	8005aa8 <ld_dword>
 8007b10:	4602      	mov	r2, r0
 8007b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b14:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8007b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b18:	69db      	ldr	r3, [r3, #28]
 8007b1a:	009b      	lsls	r3, r3, #2
 8007b1c:	647b      	str	r3, [r7, #68]	; 0x44
 8007b1e:	e01f      	b.n	8007b60 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8007b20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b22:	891b      	ldrh	r3, [r3, #8]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d101      	bne.n	8007b2c <find_volume+0x3c8>
 8007b28:	230d      	movs	r3, #13
 8007b2a:	e097      	b.n	8007c5c <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007b2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b32:	441a      	add	r2, r3
 8007b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b36:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007b38:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007b3c:	2b02      	cmp	r3, #2
 8007b3e:	d103      	bne.n	8007b48 <find_volume+0x3e4>
 8007b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b42:	69db      	ldr	r3, [r3, #28]
 8007b44:	005b      	lsls	r3, r3, #1
 8007b46:	e00a      	b.n	8007b5e <find_volume+0x3fa>
 8007b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b4a:	69da      	ldr	r2, [r3, #28]
 8007b4c:	4613      	mov	r3, r2
 8007b4e:	005b      	lsls	r3, r3, #1
 8007b50:	4413      	add	r3, r2
 8007b52:	085a      	lsrs	r2, r3, #1
 8007b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b56:	69db      	ldr	r3, [r3, #28]
 8007b58:	f003 0301 	and.w	r3, r3, #1
 8007b5c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007b5e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b62:	6a1a      	ldr	r2, [r3, #32]
 8007b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b66:	899b      	ldrh	r3, [r3, #12]
 8007b68:	4619      	mov	r1, r3
 8007b6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b6c:	440b      	add	r3, r1
 8007b6e:	3b01      	subs	r3, #1
 8007b70:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007b72:	8989      	ldrh	r1, [r1, #12]
 8007b74:	fbb3 f3f1 	udiv	r3, r3, r1
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d201      	bcs.n	8007b80 <find_volume+0x41c>
 8007b7c:	230d      	movs	r3, #13
 8007b7e:	e06d      	b.n	8007c5c <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8007b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b82:	f04f 32ff 	mov.w	r2, #4294967295
 8007b86:	619a      	str	r2, [r3, #24]
 8007b88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b8a:	699a      	ldr	r2, [r3, #24]
 8007b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b8e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8007b90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b92:	2280      	movs	r2, #128	; 0x80
 8007b94:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007b96:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007b9a:	2b03      	cmp	r3, #3
 8007b9c:	d149      	bne.n	8007c32 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ba0:	3338      	adds	r3, #56	; 0x38
 8007ba2:	3330      	adds	r3, #48	; 0x30
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	f7fd ff67 	bl	8005a78 <ld_word>
 8007baa:	4603      	mov	r3, r0
 8007bac:	2b01      	cmp	r3, #1
 8007bae:	d140      	bne.n	8007c32 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007bb0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007bb2:	3301      	adds	r3, #1
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007bb8:	f7fe fa0e 	bl	8005fd8 <move_window>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d137      	bne.n	8007c32 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8007bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bca:	3338      	adds	r3, #56	; 0x38
 8007bcc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f7fd ff51 	bl	8005a78 <ld_word>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	461a      	mov	r2, r3
 8007bda:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007bde:	429a      	cmp	r2, r3
 8007be0:	d127      	bne.n	8007c32 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007be4:	3338      	adds	r3, #56	; 0x38
 8007be6:	4618      	mov	r0, r3
 8007be8:	f7fd ff5e 	bl	8005aa8 <ld_dword>
 8007bec:	4602      	mov	r2, r0
 8007bee:	4b1d      	ldr	r3, [pc, #116]	; (8007c64 <find_volume+0x500>)
 8007bf0:	429a      	cmp	r2, r3
 8007bf2:	d11e      	bne.n	8007c32 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bf6:	3338      	adds	r3, #56	; 0x38
 8007bf8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f7fd ff53 	bl	8005aa8 <ld_dword>
 8007c02:	4602      	mov	r2, r0
 8007c04:	4b18      	ldr	r3, [pc, #96]	; (8007c68 <find_volume+0x504>)
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d113      	bne.n	8007c32 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c0c:	3338      	adds	r3, #56	; 0x38
 8007c0e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8007c12:	4618      	mov	r0, r3
 8007c14:	f7fd ff48 	bl	8005aa8 <ld_dword>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c1c:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c20:	3338      	adds	r3, #56	; 0x38
 8007c22:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8007c26:	4618      	mov	r0, r3
 8007c28:	f7fd ff3e 	bl	8005aa8 <ld_dword>
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c30:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8007c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c34:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8007c38:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007c3a:	4b0c      	ldr	r3, [pc, #48]	; (8007c6c <find_volume+0x508>)
 8007c3c:	881b      	ldrh	r3, [r3, #0]
 8007c3e:	3301      	adds	r3, #1
 8007c40:	b29a      	uxth	r2, r3
 8007c42:	4b0a      	ldr	r3, [pc, #40]	; (8007c6c <find_volume+0x508>)
 8007c44:	801a      	strh	r2, [r3, #0]
 8007c46:	4b09      	ldr	r3, [pc, #36]	; (8007c6c <find_volume+0x508>)
 8007c48:	881a      	ldrh	r2, [r3, #0]
 8007c4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c4c:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8007c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c50:	4a07      	ldr	r2, [pc, #28]	; (8007c70 <find_volume+0x50c>)
 8007c52:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8007c54:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007c56:	f7fe f957 	bl	8005f08 <clear_lock>
#endif
	return FR_OK;
 8007c5a:	2300      	movs	r3, #0
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3758      	adds	r7, #88	; 0x58
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}
 8007c64:	41615252 	.word	0x41615252
 8007c68:	61417272 	.word	0x61417272
 8007c6c:	200000b8 	.word	0x200000b8
 8007c70:	200000dc 	.word	0x200000dc

08007c74 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b084      	sub	sp, #16
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8007c7e:	2309      	movs	r3, #9
 8007c80:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d01c      	beq.n	8007cc2 <validate+0x4e>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d018      	beq.n	8007cc2 <validate+0x4e>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	781b      	ldrb	r3, [r3, #0]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d013      	beq.n	8007cc2 <validate+0x4e>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	889a      	ldrh	r2, [r3, #4]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	88db      	ldrh	r3, [r3, #6]
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d10c      	bne.n	8007cc2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	785b      	ldrb	r3, [r3, #1]
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f7fd fe44 	bl	800593c <disk_status>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	f003 0301 	and.w	r3, r3, #1
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d101      	bne.n	8007cc2 <validate+0x4e>
			res = FR_OK;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007cc2:	7bfb      	ldrb	r3, [r7, #15]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d102      	bne.n	8007cce <validate+0x5a>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	e000      	b.n	8007cd0 <validate+0x5c>
 8007cce:	2300      	movs	r3, #0
 8007cd0:	683a      	ldr	r2, [r7, #0]
 8007cd2:	6013      	str	r3, [r2, #0]
	return res;
 8007cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3710      	adds	r7, #16
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
	...

08007ce0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b088      	sub	sp, #32
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	60f8      	str	r0, [r7, #12]
 8007ce8:	60b9      	str	r1, [r7, #8]
 8007cea:	4613      	mov	r3, r2
 8007cec:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8007cf2:	f107 0310 	add.w	r3, r7, #16
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f7ff fc9a 	bl	8007630 <get_ldnumber>
 8007cfc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007cfe:	69fb      	ldr	r3, [r7, #28]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	da01      	bge.n	8007d08 <f_mount+0x28>
 8007d04:	230b      	movs	r3, #11
 8007d06:	e02b      	b.n	8007d60 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007d08:	4a17      	ldr	r2, [pc, #92]	; (8007d68 <f_mount+0x88>)
 8007d0a:	69fb      	ldr	r3, [r7, #28]
 8007d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d10:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007d12:	69bb      	ldr	r3, [r7, #24]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d005      	beq.n	8007d24 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007d18:	69b8      	ldr	r0, [r7, #24]
 8007d1a:	f7fe f8f5 	bl	8005f08 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007d1e:	69bb      	ldr	r3, [r7, #24]
 8007d20:	2200      	movs	r2, #0
 8007d22:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d002      	beq.n	8007d30 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007d30:	68fa      	ldr	r2, [r7, #12]
 8007d32:	490d      	ldr	r1, [pc, #52]	; (8007d68 <f_mount+0x88>)
 8007d34:	69fb      	ldr	r3, [r7, #28]
 8007d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d002      	beq.n	8007d46 <f_mount+0x66>
 8007d40:	79fb      	ldrb	r3, [r7, #7]
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d001      	beq.n	8007d4a <f_mount+0x6a>
 8007d46:	2300      	movs	r3, #0
 8007d48:	e00a      	b.n	8007d60 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007d4a:	f107 010c 	add.w	r1, r7, #12
 8007d4e:	f107 0308 	add.w	r3, r7, #8
 8007d52:	2200      	movs	r2, #0
 8007d54:	4618      	mov	r0, r3
 8007d56:	f7ff fd05 	bl	8007764 <find_volume>
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007d5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3720      	adds	r7, #32
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}
 8007d68:	200000b4 	.word	0x200000b4

08007d6c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b09a      	sub	sp, #104	; 0x68
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	60f8      	str	r0, [r7, #12]
 8007d74:	60b9      	str	r1, [r7, #8]
 8007d76:	4613      	mov	r3, r2
 8007d78:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d101      	bne.n	8007d84 <f_open+0x18>
 8007d80:	2309      	movs	r3, #9
 8007d82:	e1bb      	b.n	80080fc <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007d84:	79fb      	ldrb	r3, [r7, #7]
 8007d86:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007d8a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8007d8c:	79fa      	ldrb	r2, [r7, #7]
 8007d8e:	f107 0114 	add.w	r1, r7, #20
 8007d92:	f107 0308 	add.w	r3, r7, #8
 8007d96:	4618      	mov	r0, r3
 8007d98:	f7ff fce4 	bl	8007764 <find_volume>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8007da2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	f040 819f 	bne.w	80080ea <f_open+0x37e>
		dj.obj.fs = fs;
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8007db0:	68ba      	ldr	r2, [r7, #8]
 8007db2:	f107 0318 	add.w	r3, r7, #24
 8007db6:	4611      	mov	r1, r2
 8007db8:	4618      	mov	r0, r3
 8007dba:	f7ff fbc3 	bl	8007544 <follow_path>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007dc4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d11a      	bne.n	8007e02 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007dcc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007dd0:	b25b      	sxtb	r3, r3
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	da03      	bge.n	8007dde <f_open+0x72>
				res = FR_INVALID_NAME;
 8007dd6:	2306      	movs	r3, #6
 8007dd8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8007ddc:	e011      	b.n	8007e02 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007dde:	79fb      	ldrb	r3, [r7, #7]
 8007de0:	f023 0301 	bic.w	r3, r3, #1
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	bf14      	ite	ne
 8007de8:	2301      	movne	r3, #1
 8007dea:	2300      	moveq	r3, #0
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	461a      	mov	r2, r3
 8007df0:	f107 0318 	add.w	r3, r7, #24
 8007df4:	4611      	mov	r1, r2
 8007df6:	4618      	mov	r0, r3
 8007df8:	f7fd ff3e 	bl	8005c78 <chk_lock>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007e02:	79fb      	ldrb	r3, [r7, #7]
 8007e04:	f003 031c 	and.w	r3, r3, #28
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d07f      	beq.n	8007f0c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8007e0c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d017      	beq.n	8007e44 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007e14:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007e18:	2b04      	cmp	r3, #4
 8007e1a:	d10e      	bne.n	8007e3a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007e1c:	f7fd ff88 	bl	8005d30 <enq_lock>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d006      	beq.n	8007e34 <f_open+0xc8>
 8007e26:	f107 0318 	add.w	r3, r7, #24
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f7ff f8da 	bl	8006fe4 <dir_register>
 8007e30:	4603      	mov	r3, r0
 8007e32:	e000      	b.n	8007e36 <f_open+0xca>
 8007e34:	2312      	movs	r3, #18
 8007e36:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007e3a:	79fb      	ldrb	r3, [r7, #7]
 8007e3c:	f043 0308 	orr.w	r3, r3, #8
 8007e40:	71fb      	strb	r3, [r7, #7]
 8007e42:	e010      	b.n	8007e66 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007e44:	7fbb      	ldrb	r3, [r7, #30]
 8007e46:	f003 0311 	and.w	r3, r3, #17
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d003      	beq.n	8007e56 <f_open+0xea>
					res = FR_DENIED;
 8007e4e:	2307      	movs	r3, #7
 8007e50:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8007e54:	e007      	b.n	8007e66 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007e56:	79fb      	ldrb	r3, [r7, #7]
 8007e58:	f003 0304 	and.w	r3, r3, #4
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d002      	beq.n	8007e66 <f_open+0xfa>
 8007e60:	2308      	movs	r3, #8
 8007e62:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007e66:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d168      	bne.n	8007f40 <f_open+0x1d4>
 8007e6e:	79fb      	ldrb	r3, [r7, #7]
 8007e70:	f003 0308 	and.w	r3, r3, #8
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d063      	beq.n	8007f40 <f_open+0x1d4>
				dw = GET_FATTIME();
 8007e78:	f7fd fcfe 	bl	8005878 <get_fattime>
 8007e7c:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8007e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e80:	330e      	adds	r3, #14
 8007e82:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007e84:	4618      	mov	r0, r3
 8007e86:	f7fd fe4d 	bl	8005b24 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e8c:	3316      	adds	r3, #22
 8007e8e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007e90:	4618      	mov	r0, r3
 8007e92:	f7fd fe47 	bl	8005b24 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e98:	330b      	adds	r3, #11
 8007e9a:	2220      	movs	r2, #32
 8007e9c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ea2:	4611      	mov	r1, r2
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f7fe fe16 	bl	8006ad6 <ld_clust>
 8007eaa:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	f7fe fe2e 	bl	8006b14 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eba:	331c      	adds	r3, #28
 8007ebc:	2100      	movs	r1, #0
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f7fd fe30 	bl	8005b24 <st_dword>
					fs->wflag = 1;
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8007eca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d037      	beq.n	8007f40 <f_open+0x1d4>
						dw = fs->winsect;
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ed4:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8007ed6:	f107 0318 	add.w	r3, r7, #24
 8007eda:	2200      	movs	r2, #0
 8007edc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f7fe fb1e 	bl	8006520 <remove_chain>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8007eea:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d126      	bne.n	8007f40 <f_open+0x1d4>
							res = move_window(fs, dw);
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f7fe f86e 	bl	8005fd8 <move_window>
 8007efc:	4603      	mov	r3, r0
 8007efe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007f06:	3a01      	subs	r2, #1
 8007f08:	615a      	str	r2, [r3, #20]
 8007f0a:	e019      	b.n	8007f40 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007f0c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d115      	bne.n	8007f40 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007f14:	7fbb      	ldrb	r3, [r7, #30]
 8007f16:	f003 0310 	and.w	r3, r3, #16
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d003      	beq.n	8007f26 <f_open+0x1ba>
					res = FR_NO_FILE;
 8007f1e:	2304      	movs	r3, #4
 8007f20:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8007f24:	e00c      	b.n	8007f40 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007f26:	79fb      	ldrb	r3, [r7, #7]
 8007f28:	f003 0302 	and.w	r3, r3, #2
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d007      	beq.n	8007f40 <f_open+0x1d4>
 8007f30:	7fbb      	ldrb	r3, [r7, #30]
 8007f32:	f003 0301 	and.w	r3, r3, #1
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d002      	beq.n	8007f40 <f_open+0x1d4>
						res = FR_DENIED;
 8007f3a:	2307      	movs	r3, #7
 8007f3c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8007f40:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d128      	bne.n	8007f9a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007f48:	79fb      	ldrb	r3, [r7, #7]
 8007f4a:	f003 0308 	and.w	r3, r3, #8
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d003      	beq.n	8007f5a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8007f52:	79fb      	ldrb	r3, [r7, #7]
 8007f54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f58:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8007f62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007f68:	79fb      	ldrb	r3, [r7, #7]
 8007f6a:	f023 0301 	bic.w	r3, r3, #1
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	bf14      	ite	ne
 8007f72:	2301      	movne	r3, #1
 8007f74:	2300      	moveq	r3, #0
 8007f76:	b2db      	uxtb	r3, r3
 8007f78:	461a      	mov	r2, r3
 8007f7a:	f107 0318 	add.w	r3, r7, #24
 8007f7e:	4611      	mov	r1, r2
 8007f80:	4618      	mov	r0, r3
 8007f82:	f7fd fef7 	bl	8005d74 <inc_lock>
 8007f86:	4602      	mov	r2, r0
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	691b      	ldr	r3, [r3, #16]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d102      	bne.n	8007f9a <f_open+0x22e>
 8007f94:	2302      	movs	r3, #2
 8007f96:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007f9a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	f040 80a3 	bne.w	80080ea <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007fa4:	697b      	ldr	r3, [r7, #20]
 8007fa6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007fa8:	4611      	mov	r1, r2
 8007faa:	4618      	mov	r0, r3
 8007fac:	f7fe fd93 	bl	8006ad6 <ld_clust>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007fb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fb8:	331c      	adds	r3, #28
 8007fba:	4618      	mov	r0, r3
 8007fbc:	f7fd fd74 	bl	8005aa8 <ld_dword>
 8007fc0:	4602      	mov	r2, r0
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007fcc:	697a      	ldr	r2, [r7, #20]
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	88da      	ldrh	r2, [r3, #6]
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	79fa      	ldrb	r2, [r7, #7]
 8007fde:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	3330      	adds	r3, #48	; 0x30
 8007ff6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007ffa:	2100      	movs	r1, #0
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	f7fd fdde 	bl	8005bbe <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8008002:	79fb      	ldrb	r3, [r7, #7]
 8008004:	f003 0320 	and.w	r3, r3, #32
 8008008:	2b00      	cmp	r3, #0
 800800a:	d06e      	beq.n	80080ea <f_open+0x37e>
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	68db      	ldr	r3, [r3, #12]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d06a      	beq.n	80080ea <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	68da      	ldr	r2, [r3, #12]
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	895b      	ldrh	r3, [r3, #10]
 8008020:	461a      	mov	r2, r3
 8008022:	697b      	ldr	r3, [r7, #20]
 8008024:	899b      	ldrh	r3, [r3, #12]
 8008026:	fb03 f302 	mul.w	r3, r3, r2
 800802a:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	689b      	ldr	r3, [r3, #8]
 8008030:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	68db      	ldr	r3, [r3, #12]
 8008036:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008038:	e016      	b.n	8008068 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800803e:	4618      	mov	r0, r3
 8008040:	f7fe f887 	bl	8006152 <get_fat>
 8008044:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8008046:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008048:	2b01      	cmp	r3, #1
 800804a:	d802      	bhi.n	8008052 <f_open+0x2e6>
 800804c:	2302      	movs	r3, #2
 800804e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8008052:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008058:	d102      	bne.n	8008060 <f_open+0x2f4>
 800805a:	2301      	movs	r3, #1
 800805c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008060:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008062:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008064:	1ad3      	subs	r3, r2, r3
 8008066:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008068:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800806c:	2b00      	cmp	r3, #0
 800806e:	d103      	bne.n	8008078 <f_open+0x30c>
 8008070:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008072:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008074:	429a      	cmp	r2, r3
 8008076:	d8e0      	bhi.n	800803a <f_open+0x2ce>
				}
				fp->clust = clst;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800807c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800807e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8008082:	2b00      	cmp	r3, #0
 8008084:	d131      	bne.n	80080ea <f_open+0x37e>
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	899b      	ldrh	r3, [r3, #12]
 800808a:	461a      	mov	r2, r3
 800808c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800808e:	fbb3 f1f2 	udiv	r1, r3, r2
 8008092:	fb02 f201 	mul.w	r2, r2, r1
 8008096:	1a9b      	subs	r3, r3, r2
 8008098:	2b00      	cmp	r3, #0
 800809a:	d026      	beq.n	80080ea <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800809c:	697b      	ldr	r3, [r7, #20]
 800809e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80080a0:	4618      	mov	r0, r3
 80080a2:	f7fe f837 	bl	8006114 <clust2sect>
 80080a6:	64f8      	str	r0, [r7, #76]	; 0x4c
 80080a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d103      	bne.n	80080b6 <f_open+0x34a>
						res = FR_INT_ERR;
 80080ae:	2302      	movs	r3, #2
 80080b0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80080b4:	e019      	b.n	80080ea <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	899b      	ldrh	r3, [r3, #12]
 80080ba:	461a      	mov	r2, r3
 80080bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080be:	fbb3 f2f2 	udiv	r2, r3, r2
 80080c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080c4:	441a      	add	r2, r3
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	7858      	ldrb	r0, [r3, #1]
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6a1a      	ldr	r2, [r3, #32]
 80080d8:	2301      	movs	r3, #1
 80080da:	f7fd fc6f 	bl	80059bc <disk_read>
 80080de:	4603      	mov	r3, r0
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d002      	beq.n	80080ea <f_open+0x37e>
 80080e4:	2301      	movs	r3, #1
 80080e6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80080ea:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d002      	beq.n	80080f8 <f_open+0x38c>
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2200      	movs	r2, #0
 80080f6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80080f8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	3768      	adds	r7, #104	; 0x68
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}

08008104 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b08c      	sub	sp, #48	; 0x30
 8008108:	af00      	add	r7, sp, #0
 800810a:	60f8      	str	r0, [r7, #12]
 800810c:	60b9      	str	r1, [r7, #8]
 800810e:	607a      	str	r2, [r7, #4]
 8008110:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	2200      	movs	r2, #0
 800811a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f107 0210 	add.w	r2, r7, #16
 8008122:	4611      	mov	r1, r2
 8008124:	4618      	mov	r0, r3
 8008126:	f7ff fda5 	bl	8007c74 <validate>
 800812a:	4603      	mov	r3, r0
 800812c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008130:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008134:	2b00      	cmp	r3, #0
 8008136:	d107      	bne.n	8008148 <f_write+0x44>
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	7d5b      	ldrb	r3, [r3, #21]
 800813c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008140:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008144:	2b00      	cmp	r3, #0
 8008146:	d002      	beq.n	800814e <f_write+0x4a>
 8008148:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800814c:	e16a      	b.n	8008424 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	7d1b      	ldrb	r3, [r3, #20]
 8008152:	f003 0302 	and.w	r3, r3, #2
 8008156:	2b00      	cmp	r3, #0
 8008158:	d101      	bne.n	800815e <f_write+0x5a>
 800815a:	2307      	movs	r3, #7
 800815c:	e162      	b.n	8008424 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	699a      	ldr	r2, [r3, #24]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	441a      	add	r2, r3
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	699b      	ldr	r3, [r3, #24]
 800816a:	429a      	cmp	r2, r3
 800816c:	f080 814c 	bcs.w	8008408 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	699b      	ldr	r3, [r3, #24]
 8008174:	43db      	mvns	r3, r3
 8008176:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8008178:	e146      	b.n	8008408 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	699b      	ldr	r3, [r3, #24]
 800817e:	693a      	ldr	r2, [r7, #16]
 8008180:	8992      	ldrh	r2, [r2, #12]
 8008182:	fbb3 f1f2 	udiv	r1, r3, r2
 8008186:	fb02 f201 	mul.w	r2, r2, r1
 800818a:	1a9b      	subs	r3, r3, r2
 800818c:	2b00      	cmp	r3, #0
 800818e:	f040 80f1 	bne.w	8008374 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	699b      	ldr	r3, [r3, #24]
 8008196:	693a      	ldr	r2, [r7, #16]
 8008198:	8992      	ldrh	r2, [r2, #12]
 800819a:	fbb3 f3f2 	udiv	r3, r3, r2
 800819e:	693a      	ldr	r2, [r7, #16]
 80081a0:	8952      	ldrh	r2, [r2, #10]
 80081a2:	3a01      	subs	r2, #1
 80081a4:	4013      	ands	r3, r2
 80081a6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80081a8:	69bb      	ldr	r3, [r7, #24]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d143      	bne.n	8008236 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	699b      	ldr	r3, [r3, #24]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d10c      	bne.n	80081d0 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	689b      	ldr	r3, [r3, #8]
 80081ba:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80081bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d11a      	bne.n	80081f8 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2100      	movs	r1, #0
 80081c6:	4618      	mov	r0, r3
 80081c8:	f7fe fa0f 	bl	80065ea <create_chain>
 80081cc:	62b8      	str	r0, [r7, #40]	; 0x28
 80081ce:	e013      	b.n	80081f8 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d007      	beq.n	80081e8 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	699b      	ldr	r3, [r3, #24]
 80081dc:	4619      	mov	r1, r3
 80081de:	68f8      	ldr	r0, [r7, #12]
 80081e0:	f7fe fa9b 	bl	800671a <clmt_clust>
 80081e4:	62b8      	str	r0, [r7, #40]	; 0x28
 80081e6:	e007      	b.n	80081f8 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80081e8:	68fa      	ldr	r2, [r7, #12]
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	69db      	ldr	r3, [r3, #28]
 80081ee:	4619      	mov	r1, r3
 80081f0:	4610      	mov	r0, r2
 80081f2:	f7fe f9fa 	bl	80065ea <create_chain>
 80081f6:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80081f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	f000 8109 	beq.w	8008412 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008202:	2b01      	cmp	r3, #1
 8008204:	d104      	bne.n	8008210 <f_write+0x10c>
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2202      	movs	r2, #2
 800820a:	755a      	strb	r2, [r3, #21]
 800820c:	2302      	movs	r3, #2
 800820e:	e109      	b.n	8008424 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008216:	d104      	bne.n	8008222 <f_write+0x11e>
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	2201      	movs	r2, #1
 800821c:	755a      	strb	r2, [r3, #21]
 800821e:	2301      	movs	r3, #1
 8008220:	e100      	b.n	8008424 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008226:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d102      	bne.n	8008236 <f_write+0x132>
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008234:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	7d1b      	ldrb	r3, [r3, #20]
 800823a:	b25b      	sxtb	r3, r3
 800823c:	2b00      	cmp	r3, #0
 800823e:	da18      	bge.n	8008272 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008240:	693b      	ldr	r3, [r7, #16]
 8008242:	7858      	ldrb	r0, [r3, #1]
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	6a1a      	ldr	r2, [r3, #32]
 800824e:	2301      	movs	r3, #1
 8008250:	f7fd fbd4 	bl	80059fc <disk_write>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d004      	beq.n	8008264 <f_write+0x160>
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	2201      	movs	r2, #1
 800825e:	755a      	strb	r2, [r3, #21]
 8008260:	2301      	movs	r3, #1
 8008262:	e0df      	b.n	8008424 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	7d1b      	ldrb	r3, [r3, #20]
 8008268:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800826c:	b2da      	uxtb	r2, r3
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008272:	693a      	ldr	r2, [r7, #16]
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	69db      	ldr	r3, [r3, #28]
 8008278:	4619      	mov	r1, r3
 800827a:	4610      	mov	r0, r2
 800827c:	f7fd ff4a 	bl	8006114 <clust2sect>
 8008280:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d104      	bne.n	8008292 <f_write+0x18e>
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	2202      	movs	r2, #2
 800828c:	755a      	strb	r2, [r3, #21]
 800828e:	2302      	movs	r3, #2
 8008290:	e0c8      	b.n	8008424 <f_write+0x320>
			sect += csect;
 8008292:	697a      	ldr	r2, [r7, #20]
 8008294:	69bb      	ldr	r3, [r7, #24]
 8008296:	4413      	add	r3, r2
 8008298:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	899b      	ldrh	r3, [r3, #12]
 800829e:	461a      	mov	r2, r3
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80082a6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80082a8:	6a3b      	ldr	r3, [r7, #32]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d043      	beq.n	8008336 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80082ae:	69ba      	ldr	r2, [r7, #24]
 80082b0:	6a3b      	ldr	r3, [r7, #32]
 80082b2:	4413      	add	r3, r2
 80082b4:	693a      	ldr	r2, [r7, #16]
 80082b6:	8952      	ldrh	r2, [r2, #10]
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d905      	bls.n	80082c8 <f_write+0x1c4>
					cc = fs->csize - csect;
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	895b      	ldrh	r3, [r3, #10]
 80082c0:	461a      	mov	r2, r3
 80082c2:	69bb      	ldr	r3, [r7, #24]
 80082c4:	1ad3      	subs	r3, r2, r3
 80082c6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	7858      	ldrb	r0, [r3, #1]
 80082cc:	6a3b      	ldr	r3, [r7, #32]
 80082ce:	697a      	ldr	r2, [r7, #20]
 80082d0:	69f9      	ldr	r1, [r7, #28]
 80082d2:	f7fd fb93 	bl	80059fc <disk_write>
 80082d6:	4603      	mov	r3, r0
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d004      	beq.n	80082e6 <f_write+0x1e2>
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2201      	movs	r2, #1
 80082e0:	755a      	strb	r2, [r3, #21]
 80082e2:	2301      	movs	r3, #1
 80082e4:	e09e      	b.n	8008424 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	6a1a      	ldr	r2, [r3, #32]
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	1ad3      	subs	r3, r2, r3
 80082ee:	6a3a      	ldr	r2, [r7, #32]
 80082f0:	429a      	cmp	r2, r3
 80082f2:	d918      	bls.n	8008326 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	6a1a      	ldr	r2, [r3, #32]
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	1ad3      	subs	r3, r2, r3
 8008302:	693a      	ldr	r2, [r7, #16]
 8008304:	8992      	ldrh	r2, [r2, #12]
 8008306:	fb02 f303 	mul.w	r3, r2, r3
 800830a:	69fa      	ldr	r2, [r7, #28]
 800830c:	18d1      	adds	r1, r2, r3
 800830e:	693b      	ldr	r3, [r7, #16]
 8008310:	899b      	ldrh	r3, [r3, #12]
 8008312:	461a      	mov	r2, r3
 8008314:	f7fd fc32 	bl	8005b7c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	7d1b      	ldrb	r3, [r3, #20]
 800831c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008320:	b2da      	uxtb	r2, r3
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	899b      	ldrh	r3, [r3, #12]
 800832a:	461a      	mov	r2, r3
 800832c:	6a3b      	ldr	r3, [r7, #32]
 800832e:	fb02 f303 	mul.w	r3, r2, r3
 8008332:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8008334:	e04b      	b.n	80083ce <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	6a1b      	ldr	r3, [r3, #32]
 800833a:	697a      	ldr	r2, [r7, #20]
 800833c:	429a      	cmp	r2, r3
 800833e:	d016      	beq.n	800836e <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	699a      	ldr	r2, [r3, #24]
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008348:	429a      	cmp	r2, r3
 800834a:	d210      	bcs.n	800836e <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	7858      	ldrb	r0, [r3, #1]
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008356:	2301      	movs	r3, #1
 8008358:	697a      	ldr	r2, [r7, #20]
 800835a:	f7fd fb2f 	bl	80059bc <disk_read>
 800835e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8008360:	2b00      	cmp	r3, #0
 8008362:	d004      	beq.n	800836e <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	2201      	movs	r2, #1
 8008368:	755a      	strb	r2, [r3, #21]
 800836a:	2301      	movs	r3, #1
 800836c:	e05a      	b.n	8008424 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	697a      	ldr	r2, [r7, #20]
 8008372:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	899b      	ldrh	r3, [r3, #12]
 8008378:	4618      	mov	r0, r3
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	699b      	ldr	r3, [r3, #24]
 800837e:	693a      	ldr	r2, [r7, #16]
 8008380:	8992      	ldrh	r2, [r2, #12]
 8008382:	fbb3 f1f2 	udiv	r1, r3, r2
 8008386:	fb02 f201 	mul.w	r2, r2, r1
 800838a:	1a9b      	subs	r3, r3, r2
 800838c:	1ac3      	subs	r3, r0, r3
 800838e:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8008390:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	429a      	cmp	r2, r3
 8008396:	d901      	bls.n	800839c <f_write+0x298>
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	699b      	ldr	r3, [r3, #24]
 80083a6:	693a      	ldr	r2, [r7, #16]
 80083a8:	8992      	ldrh	r2, [r2, #12]
 80083aa:	fbb3 f0f2 	udiv	r0, r3, r2
 80083ae:	fb02 f200 	mul.w	r2, r2, r0
 80083b2:	1a9b      	subs	r3, r3, r2
 80083b4:	440b      	add	r3, r1
 80083b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083b8:	69f9      	ldr	r1, [r7, #28]
 80083ba:	4618      	mov	r0, r3
 80083bc:	f7fd fbde 	bl	8005b7c <mem_cpy>
		fp->flag |= FA_DIRTY;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	7d1b      	ldrb	r3, [r3, #20]
 80083c4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80083c8:	b2da      	uxtb	r2, r3
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80083ce:	69fa      	ldr	r2, [r7, #28]
 80083d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d2:	4413      	add	r3, r2
 80083d4:	61fb      	str	r3, [r7, #28]
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	699a      	ldr	r2, [r3, #24]
 80083da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083dc:	441a      	add	r2, r3
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	619a      	str	r2, [r3, #24]
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	68da      	ldr	r2, [r3, #12]
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	699b      	ldr	r3, [r3, #24]
 80083ea:	429a      	cmp	r2, r3
 80083ec:	bf38      	it	cc
 80083ee:	461a      	movcc	r2, r3
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	60da      	str	r2, [r3, #12]
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083fa:	441a      	add	r2, r3
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	601a      	str	r2, [r3, #0]
 8008400:	687a      	ldr	r2, [r7, #4]
 8008402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008404:	1ad3      	subs	r3, r2, r3
 8008406:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2b00      	cmp	r3, #0
 800840c:	f47f aeb5 	bne.w	800817a <f_write+0x76>
 8008410:	e000      	b.n	8008414 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008412:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	7d1b      	ldrb	r3, [r3, #20]
 8008418:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800841c:	b2da      	uxtb	r2, r3
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	3730      	adds	r7, #48	; 0x30
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}

0800842c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b086      	sub	sp, #24
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f107 0208 	add.w	r2, r7, #8
 800843a:	4611      	mov	r1, r2
 800843c:	4618      	mov	r0, r3
 800843e:	f7ff fc19 	bl	8007c74 <validate>
 8008442:	4603      	mov	r3, r0
 8008444:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008446:	7dfb      	ldrb	r3, [r7, #23]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d168      	bne.n	800851e <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	7d1b      	ldrb	r3, [r3, #20]
 8008450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008454:	2b00      	cmp	r3, #0
 8008456:	d062      	beq.n	800851e <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	7d1b      	ldrb	r3, [r3, #20]
 800845c:	b25b      	sxtb	r3, r3
 800845e:	2b00      	cmp	r3, #0
 8008460:	da15      	bge.n	800848e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	7858      	ldrb	r0, [r3, #1]
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6a1a      	ldr	r2, [r3, #32]
 8008470:	2301      	movs	r3, #1
 8008472:	f7fd fac3 	bl	80059fc <disk_write>
 8008476:	4603      	mov	r3, r0
 8008478:	2b00      	cmp	r3, #0
 800847a:	d001      	beq.n	8008480 <f_sync+0x54>
 800847c:	2301      	movs	r3, #1
 800847e:	e04f      	b.n	8008520 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	7d1b      	ldrb	r3, [r3, #20]
 8008484:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008488:	b2da      	uxtb	r2, r3
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800848e:	f7fd f9f3 	bl	8005878 <get_fattime>
 8008492:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8008494:	68ba      	ldr	r2, [r7, #8]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800849a:	4619      	mov	r1, r3
 800849c:	4610      	mov	r0, r2
 800849e:	f7fd fd9b 	bl	8005fd8 <move_window>
 80084a2:	4603      	mov	r3, r0
 80084a4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80084a6:	7dfb      	ldrb	r3, [r7, #23]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d138      	bne.n	800851e <f_sync+0xf2>
					dir = fp->dir_ptr;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084b0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	330b      	adds	r3, #11
 80084b6:	781a      	ldrb	r2, [r3, #0]
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	330b      	adds	r3, #11
 80084bc:	f042 0220 	orr.w	r2, r2, #32
 80084c0:	b2d2      	uxtb	r2, r2
 80084c2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6818      	ldr	r0, [r3, #0]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	689b      	ldr	r3, [r3, #8]
 80084cc:	461a      	mov	r2, r3
 80084ce:	68f9      	ldr	r1, [r7, #12]
 80084d0:	f7fe fb20 	bl	8006b14 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	f103 021c 	add.w	r2, r3, #28
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	68db      	ldr	r3, [r3, #12]
 80084de:	4619      	mov	r1, r3
 80084e0:	4610      	mov	r0, r2
 80084e2:	f7fd fb1f 	bl	8005b24 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	3316      	adds	r3, #22
 80084ea:	6939      	ldr	r1, [r7, #16]
 80084ec:	4618      	mov	r0, r3
 80084ee:	f7fd fb19 	bl	8005b24 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	3312      	adds	r3, #18
 80084f6:	2100      	movs	r1, #0
 80084f8:	4618      	mov	r0, r3
 80084fa:	f7fd faf8 	bl	8005aee <st_word>
					fs->wflag = 1;
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	2201      	movs	r2, #1
 8008502:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	4618      	mov	r0, r3
 8008508:	f7fd fd94 	bl	8006034 <sync_fs>
 800850c:	4603      	mov	r3, r0
 800850e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	7d1b      	ldrb	r3, [r3, #20]
 8008514:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008518:	b2da      	uxtb	r2, r3
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800851e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008520:	4618      	mov	r0, r3
 8008522:	3718      	adds	r7, #24
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}

08008528 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f7ff ff7b 	bl	800842c <f_sync>
 8008536:	4603      	mov	r3, r0
 8008538:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800853a:	7bfb      	ldrb	r3, [r7, #15]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d118      	bne.n	8008572 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f107 0208 	add.w	r2, r7, #8
 8008546:	4611      	mov	r1, r2
 8008548:	4618      	mov	r0, r3
 800854a:	f7ff fb93 	bl	8007c74 <validate>
 800854e:	4603      	mov	r3, r0
 8008550:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008552:	7bfb      	ldrb	r3, [r7, #15]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d10c      	bne.n	8008572 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	691b      	ldr	r3, [r3, #16]
 800855c:	4618      	mov	r0, r3
 800855e:	f7fd fc97 	bl	8005e90 <dec_lock>
 8008562:	4603      	mov	r3, r0
 8008564:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8008566:	7bfb      	ldrb	r3, [r7, #15]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d102      	bne.n	8008572 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2200      	movs	r2, #0
 8008570:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8008572:	7bfb      	ldrb	r3, [r7, #15]
}
 8008574:	4618      	mov	r0, r3
 8008576:	3710      	adds	r7, #16
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b092      	sub	sp, #72	; 0x48
 8008580:	af00      	add	r7, sp, #0
 8008582:	60f8      	str	r0, [r7, #12]
 8008584:	60b9      	str	r1, [r7, #8]
 8008586:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8008588:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800858c:	f107 030c 	add.w	r3, r7, #12
 8008590:	2200      	movs	r2, #0
 8008592:	4618      	mov	r0, r3
 8008594:	f7ff f8e6 	bl	8007764 <find_volume>
 8008598:	4603      	mov	r3, r0
 800859a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 800859e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	f040 8099 	bne.w	80086da <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 80085a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 80085ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085b0:	699a      	ldr	r2, [r3, #24]
 80085b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085b4:	69db      	ldr	r3, [r3, #28]
 80085b6:	3b02      	subs	r3, #2
 80085b8:	429a      	cmp	r2, r3
 80085ba:	d804      	bhi.n	80085c6 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 80085bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085be:	699a      	ldr	r2, [r3, #24]
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	601a      	str	r2, [r3, #0]
 80085c4:	e089      	b.n	80086da <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 80085c6:	2300      	movs	r3, #0
 80085c8:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 80085ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085cc:	781b      	ldrb	r3, [r3, #0]
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d128      	bne.n	8008624 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 80085d2:	2302      	movs	r3, #2
 80085d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80085d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085d8:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 80085da:	f107 0314 	add.w	r3, r7, #20
 80085de:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80085e0:	4618      	mov	r0, r3
 80085e2:	f7fd fdb6 	bl	8006152 <get_fat>
 80085e6:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80085e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085ee:	d103      	bne.n	80085f8 <f_getfree+0x7c>
 80085f0:	2301      	movs	r3, #1
 80085f2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80085f6:	e063      	b.n	80086c0 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80085f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085fa:	2b01      	cmp	r3, #1
 80085fc:	d103      	bne.n	8008606 <f_getfree+0x8a>
 80085fe:	2302      	movs	r3, #2
 8008600:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8008604:	e05c      	b.n	80086c0 <f_getfree+0x144>
					if (stat == 0) nfree++;
 8008606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008608:	2b00      	cmp	r3, #0
 800860a:	d102      	bne.n	8008612 <f_getfree+0x96>
 800860c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800860e:	3301      	adds	r3, #1
 8008610:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 8008612:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008614:	3301      	adds	r3, #1
 8008616:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800861a:	69db      	ldr	r3, [r3, #28]
 800861c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800861e:	429a      	cmp	r2, r3
 8008620:	d3db      	bcc.n	80085da <f_getfree+0x5e>
 8008622:	e04d      	b.n	80086c0 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8008624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008626:	69db      	ldr	r3, [r3, #28]
 8008628:	63fb      	str	r3, [r7, #60]	; 0x3c
 800862a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800862c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800862e:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 8008630:	2300      	movs	r3, #0
 8008632:	637b      	str	r3, [r7, #52]	; 0x34
 8008634:	2300      	movs	r3, #0
 8008636:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 8008638:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800863a:	2b00      	cmp	r3, #0
 800863c:	d113      	bne.n	8008666 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800863e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008642:	1c5a      	adds	r2, r3, #1
 8008644:	63ba      	str	r2, [r7, #56]	; 0x38
 8008646:	4619      	mov	r1, r3
 8008648:	f7fd fcc6 	bl	8005fd8 <move_window>
 800864c:	4603      	mov	r3, r0
 800864e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 8008652:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008656:	2b00      	cmp	r3, #0
 8008658:	d131      	bne.n	80086be <f_getfree+0x142>
							p = fs->win;
 800865a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800865c:	3338      	adds	r3, #56	; 0x38
 800865e:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 8008660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008662:	899b      	ldrh	r3, [r3, #12]
 8008664:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8008666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008668:	781b      	ldrb	r3, [r3, #0]
 800866a:	2b02      	cmp	r3, #2
 800866c:	d10f      	bne.n	800868e <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800866e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008670:	f7fd fa02 	bl	8005a78 <ld_word>
 8008674:	4603      	mov	r3, r0
 8008676:	2b00      	cmp	r3, #0
 8008678:	d102      	bne.n	8008680 <f_getfree+0x104>
 800867a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800867c:	3301      	adds	r3, #1
 800867e:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 8008680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008682:	3302      	adds	r3, #2
 8008684:	633b      	str	r3, [r7, #48]	; 0x30
 8008686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008688:	3b02      	subs	r3, #2
 800868a:	637b      	str	r3, [r7, #52]	; 0x34
 800868c:	e010      	b.n	80086b0 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800868e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008690:	f7fd fa0a 	bl	8005aa8 <ld_dword>
 8008694:	4603      	mov	r3, r0
 8008696:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800869a:	2b00      	cmp	r3, #0
 800869c:	d102      	bne.n	80086a4 <f_getfree+0x128>
 800869e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80086a0:	3301      	adds	r3, #1
 80086a2:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 80086a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086a6:	3304      	adds	r3, #4
 80086a8:	633b      	str	r3, [r7, #48]	; 0x30
 80086aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086ac:	3b04      	subs	r3, #4
 80086ae:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 80086b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086b2:	3b01      	subs	r3, #1
 80086b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80086b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d1bd      	bne.n	8008638 <f_getfree+0xbc>
 80086bc:	e000      	b.n	80086c0 <f_getfree+0x144>
							if (res != FR_OK) break;
 80086be:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80086c4:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 80086c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80086ca:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 80086cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ce:	791a      	ldrb	r2, [r3, #4]
 80086d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086d2:	f042 0201 	orr.w	r2, r2, #1
 80086d6:	b2d2      	uxtb	r2, r2
 80086d8:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 80086da:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80086de:	4618      	mov	r0, r3
 80086e0:	3748      	adds	r7, #72	; 0x48
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bd80      	pop	{r7, pc}
	...

080086e8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b087      	sub	sp, #28
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	60f8      	str	r0, [r7, #12]
 80086f0:	60b9      	str	r1, [r7, #8]
 80086f2:	4613      	mov	r3, r2
 80086f4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80086f6:	2301      	movs	r3, #1
 80086f8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80086fa:	2300      	movs	r3, #0
 80086fc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80086fe:	4b1f      	ldr	r3, [pc, #124]	; (800877c <FATFS_LinkDriverEx+0x94>)
 8008700:	7a5b      	ldrb	r3, [r3, #9]
 8008702:	b2db      	uxtb	r3, r3
 8008704:	2b00      	cmp	r3, #0
 8008706:	d131      	bne.n	800876c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008708:	4b1c      	ldr	r3, [pc, #112]	; (800877c <FATFS_LinkDriverEx+0x94>)
 800870a:	7a5b      	ldrb	r3, [r3, #9]
 800870c:	b2db      	uxtb	r3, r3
 800870e:	461a      	mov	r2, r3
 8008710:	4b1a      	ldr	r3, [pc, #104]	; (800877c <FATFS_LinkDriverEx+0x94>)
 8008712:	2100      	movs	r1, #0
 8008714:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008716:	4b19      	ldr	r3, [pc, #100]	; (800877c <FATFS_LinkDriverEx+0x94>)
 8008718:	7a5b      	ldrb	r3, [r3, #9]
 800871a:	b2db      	uxtb	r3, r3
 800871c:	4a17      	ldr	r2, [pc, #92]	; (800877c <FATFS_LinkDriverEx+0x94>)
 800871e:	009b      	lsls	r3, r3, #2
 8008720:	4413      	add	r3, r2
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8008726:	4b15      	ldr	r3, [pc, #84]	; (800877c <FATFS_LinkDriverEx+0x94>)
 8008728:	7a5b      	ldrb	r3, [r3, #9]
 800872a:	b2db      	uxtb	r3, r3
 800872c:	461a      	mov	r2, r3
 800872e:	4b13      	ldr	r3, [pc, #76]	; (800877c <FATFS_LinkDriverEx+0x94>)
 8008730:	4413      	add	r3, r2
 8008732:	79fa      	ldrb	r2, [r7, #7]
 8008734:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008736:	4b11      	ldr	r3, [pc, #68]	; (800877c <FATFS_LinkDriverEx+0x94>)
 8008738:	7a5b      	ldrb	r3, [r3, #9]
 800873a:	b2db      	uxtb	r3, r3
 800873c:	1c5a      	adds	r2, r3, #1
 800873e:	b2d1      	uxtb	r1, r2
 8008740:	4a0e      	ldr	r2, [pc, #56]	; (800877c <FATFS_LinkDriverEx+0x94>)
 8008742:	7251      	strb	r1, [r2, #9]
 8008744:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008746:	7dbb      	ldrb	r3, [r7, #22]
 8008748:	3330      	adds	r3, #48	; 0x30
 800874a:	b2da      	uxtb	r2, r3
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	3301      	adds	r3, #1
 8008754:	223a      	movs	r2, #58	; 0x3a
 8008756:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	3302      	adds	r3, #2
 800875c:	222f      	movs	r2, #47	; 0x2f
 800875e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	3303      	adds	r3, #3
 8008764:	2200      	movs	r2, #0
 8008766:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008768:	2300      	movs	r3, #0
 800876a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800876c:	7dfb      	ldrb	r3, [r7, #23]
}
 800876e:	4618      	mov	r0, r3
 8008770:	371c      	adds	r7, #28
 8008772:	46bd      	mov	sp, r7
 8008774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008778:	4770      	bx	lr
 800877a:	bf00      	nop
 800877c:	200002dc 	.word	0x200002dc

08008780 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b082      	sub	sp, #8
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
 8008788:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800878a:	2200      	movs	r2, #0
 800878c:	6839      	ldr	r1, [r7, #0]
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f7ff ffaa 	bl	80086e8 <FATFS_LinkDriverEx>
 8008794:	4603      	mov	r3, r0
}
 8008796:	4618      	mov	r0, r3
 8008798:	3708      	adds	r7, #8
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}
	...

080087a0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b085      	sub	sp, #20
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	4603      	mov	r3, r0
 80087a8:	6039      	str	r1, [r7, #0]
 80087aa:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80087ac:	88fb      	ldrh	r3, [r7, #6]
 80087ae:	2b7f      	cmp	r3, #127	; 0x7f
 80087b0:	d802      	bhi.n	80087b8 <ff_convert+0x18>
		c = chr;
 80087b2:	88fb      	ldrh	r3, [r7, #6]
 80087b4:	81fb      	strh	r3, [r7, #14]
 80087b6:	e025      	b.n	8008804 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d00b      	beq.n	80087d6 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80087be:	88fb      	ldrh	r3, [r7, #6]
 80087c0:	2bff      	cmp	r3, #255	; 0xff
 80087c2:	d805      	bhi.n	80087d0 <ff_convert+0x30>
 80087c4:	88fb      	ldrh	r3, [r7, #6]
 80087c6:	3b80      	subs	r3, #128	; 0x80
 80087c8:	4a12      	ldr	r2, [pc, #72]	; (8008814 <ff_convert+0x74>)
 80087ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087ce:	e000      	b.n	80087d2 <ff_convert+0x32>
 80087d0:	2300      	movs	r3, #0
 80087d2:	81fb      	strh	r3, [r7, #14]
 80087d4:	e016      	b.n	8008804 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80087d6:	2300      	movs	r3, #0
 80087d8:	81fb      	strh	r3, [r7, #14]
 80087da:	e009      	b.n	80087f0 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80087dc:	89fb      	ldrh	r3, [r7, #14]
 80087de:	4a0d      	ldr	r2, [pc, #52]	; (8008814 <ff_convert+0x74>)
 80087e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087e4:	88fa      	ldrh	r2, [r7, #6]
 80087e6:	429a      	cmp	r2, r3
 80087e8:	d006      	beq.n	80087f8 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80087ea:	89fb      	ldrh	r3, [r7, #14]
 80087ec:	3301      	adds	r3, #1
 80087ee:	81fb      	strh	r3, [r7, #14]
 80087f0:	89fb      	ldrh	r3, [r7, #14]
 80087f2:	2b7f      	cmp	r3, #127	; 0x7f
 80087f4:	d9f2      	bls.n	80087dc <ff_convert+0x3c>
 80087f6:	e000      	b.n	80087fa <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80087f8:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80087fa:	89fb      	ldrh	r3, [r7, #14]
 80087fc:	3380      	adds	r3, #128	; 0x80
 80087fe:	b29b      	uxth	r3, r3
 8008800:	b2db      	uxtb	r3, r3
 8008802:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8008804:	89fb      	ldrh	r3, [r7, #14]
}
 8008806:	4618      	mov	r0, r3
 8008808:	3714      	adds	r7, #20
 800880a:	46bd      	mov	sp, r7
 800880c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008810:	4770      	bx	lr
 8008812:	bf00      	nop
 8008814:	0800930c 	.word	0x0800930c

08008818 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8008818:	b480      	push	{r7}
 800881a:	b087      	sub	sp, #28
 800881c:	af00      	add	r7, sp, #0
 800881e:	4603      	mov	r3, r0
 8008820:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8008822:	88fb      	ldrh	r3, [r7, #6]
 8008824:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008828:	d201      	bcs.n	800882e <ff_wtoupper+0x16>
 800882a:	4b3e      	ldr	r3, [pc, #248]	; (8008924 <ff_wtoupper+0x10c>)
 800882c:	e000      	b.n	8008830 <ff_wtoupper+0x18>
 800882e:	4b3e      	ldr	r3, [pc, #248]	; (8008928 <ff_wtoupper+0x110>)
 8008830:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	1c9a      	adds	r2, r3, #2
 8008836:	617a      	str	r2, [r7, #20]
 8008838:	881b      	ldrh	r3, [r3, #0]
 800883a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800883c:	8a7b      	ldrh	r3, [r7, #18]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d068      	beq.n	8008914 <ff_wtoupper+0xfc>
 8008842:	88fa      	ldrh	r2, [r7, #6]
 8008844:	8a7b      	ldrh	r3, [r7, #18]
 8008846:	429a      	cmp	r2, r3
 8008848:	d364      	bcc.n	8008914 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	1c9a      	adds	r2, r3, #2
 800884e:	617a      	str	r2, [r7, #20]
 8008850:	881b      	ldrh	r3, [r3, #0]
 8008852:	823b      	strh	r3, [r7, #16]
 8008854:	8a3b      	ldrh	r3, [r7, #16]
 8008856:	0a1b      	lsrs	r3, r3, #8
 8008858:	81fb      	strh	r3, [r7, #14]
 800885a:	8a3b      	ldrh	r3, [r7, #16]
 800885c:	b2db      	uxtb	r3, r3
 800885e:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8008860:	88fa      	ldrh	r2, [r7, #6]
 8008862:	8a79      	ldrh	r1, [r7, #18]
 8008864:	8a3b      	ldrh	r3, [r7, #16]
 8008866:	440b      	add	r3, r1
 8008868:	429a      	cmp	r2, r3
 800886a:	da49      	bge.n	8008900 <ff_wtoupper+0xe8>
			switch (cmd) {
 800886c:	89fb      	ldrh	r3, [r7, #14]
 800886e:	2b08      	cmp	r3, #8
 8008870:	d84f      	bhi.n	8008912 <ff_wtoupper+0xfa>
 8008872:	a201      	add	r2, pc, #4	; (adr r2, 8008878 <ff_wtoupper+0x60>)
 8008874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008878:	0800889d 	.word	0x0800889d
 800887c:	080088af 	.word	0x080088af
 8008880:	080088c5 	.word	0x080088c5
 8008884:	080088cd 	.word	0x080088cd
 8008888:	080088d5 	.word	0x080088d5
 800888c:	080088dd 	.word	0x080088dd
 8008890:	080088e5 	.word	0x080088e5
 8008894:	080088ed 	.word	0x080088ed
 8008898:	080088f5 	.word	0x080088f5
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800889c:	88fa      	ldrh	r2, [r7, #6]
 800889e:	8a7b      	ldrh	r3, [r7, #18]
 80088a0:	1ad3      	subs	r3, r2, r3
 80088a2:	005b      	lsls	r3, r3, #1
 80088a4:	697a      	ldr	r2, [r7, #20]
 80088a6:	4413      	add	r3, r2
 80088a8:	881b      	ldrh	r3, [r3, #0]
 80088aa:	80fb      	strh	r3, [r7, #6]
 80088ac:	e027      	b.n	80088fe <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 80088ae:	88fa      	ldrh	r2, [r7, #6]
 80088b0:	8a7b      	ldrh	r3, [r7, #18]
 80088b2:	1ad3      	subs	r3, r2, r3
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	f003 0301 	and.w	r3, r3, #1
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	88fa      	ldrh	r2, [r7, #6]
 80088be:	1ad3      	subs	r3, r2, r3
 80088c0:	80fb      	strh	r3, [r7, #6]
 80088c2:	e01c      	b.n	80088fe <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 80088c4:	88fb      	ldrh	r3, [r7, #6]
 80088c6:	3b10      	subs	r3, #16
 80088c8:	80fb      	strh	r3, [r7, #6]
 80088ca:	e018      	b.n	80088fe <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 80088cc:	88fb      	ldrh	r3, [r7, #6]
 80088ce:	3b20      	subs	r3, #32
 80088d0:	80fb      	strh	r3, [r7, #6]
 80088d2:	e014      	b.n	80088fe <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80088d4:	88fb      	ldrh	r3, [r7, #6]
 80088d6:	3b30      	subs	r3, #48	; 0x30
 80088d8:	80fb      	strh	r3, [r7, #6]
 80088da:	e010      	b.n	80088fe <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80088dc:	88fb      	ldrh	r3, [r7, #6]
 80088de:	3b1a      	subs	r3, #26
 80088e0:	80fb      	strh	r3, [r7, #6]
 80088e2:	e00c      	b.n	80088fe <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80088e4:	88fb      	ldrh	r3, [r7, #6]
 80088e6:	3308      	adds	r3, #8
 80088e8:	80fb      	strh	r3, [r7, #6]
 80088ea:	e008      	b.n	80088fe <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80088ec:	88fb      	ldrh	r3, [r7, #6]
 80088ee:	3b50      	subs	r3, #80	; 0x50
 80088f0:	80fb      	strh	r3, [r7, #6]
 80088f2:	e004      	b.n	80088fe <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80088f4:	88fb      	ldrh	r3, [r7, #6]
 80088f6:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 80088fa:	80fb      	strh	r3, [r7, #6]
 80088fc:	bf00      	nop
			}
			break;
 80088fe:	e008      	b.n	8008912 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8008900:	89fb      	ldrh	r3, [r7, #14]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d195      	bne.n	8008832 <ff_wtoupper+0x1a>
 8008906:	8a3b      	ldrh	r3, [r7, #16]
 8008908:	005b      	lsls	r3, r3, #1
 800890a:	697a      	ldr	r2, [r7, #20]
 800890c:	4413      	add	r3, r2
 800890e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8008910:	e78f      	b.n	8008832 <ff_wtoupper+0x1a>
			break;
 8008912:	bf00      	nop
	}

	return chr;
 8008914:	88fb      	ldrh	r3, [r7, #6]
}
 8008916:	4618      	mov	r0, r3
 8008918:	371c      	adds	r7, #28
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr
 8008922:	bf00      	nop
 8008924:	0800940c 	.word	0x0800940c
 8008928:	08009600 	.word	0x08009600

0800892c <__errno>:
 800892c:	4b01      	ldr	r3, [pc, #4]	; (8008934 <__errno+0x8>)
 800892e:	6818      	ldr	r0, [r3, #0]
 8008930:	4770      	bx	lr
 8008932:	bf00      	nop
 8008934:	20000024 	.word	0x20000024

08008938 <__libc_init_array>:
 8008938:	b570      	push	{r4, r5, r6, lr}
 800893a:	4e0d      	ldr	r6, [pc, #52]	; (8008970 <__libc_init_array+0x38>)
 800893c:	4c0d      	ldr	r4, [pc, #52]	; (8008974 <__libc_init_array+0x3c>)
 800893e:	1ba4      	subs	r4, r4, r6
 8008940:	10a4      	asrs	r4, r4, #2
 8008942:	2500      	movs	r5, #0
 8008944:	42a5      	cmp	r5, r4
 8008946:	d109      	bne.n	800895c <__libc_init_array+0x24>
 8008948:	4e0b      	ldr	r6, [pc, #44]	; (8008978 <__libc_init_array+0x40>)
 800894a:	4c0c      	ldr	r4, [pc, #48]	; (800897c <__libc_init_array+0x44>)
 800894c:	f000 fc26 	bl	800919c <_init>
 8008950:	1ba4      	subs	r4, r4, r6
 8008952:	10a4      	asrs	r4, r4, #2
 8008954:	2500      	movs	r5, #0
 8008956:	42a5      	cmp	r5, r4
 8008958:	d105      	bne.n	8008966 <__libc_init_array+0x2e>
 800895a:	bd70      	pop	{r4, r5, r6, pc}
 800895c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008960:	4798      	blx	r3
 8008962:	3501      	adds	r5, #1
 8008964:	e7ee      	b.n	8008944 <__libc_init_array+0xc>
 8008966:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800896a:	4798      	blx	r3
 800896c:	3501      	adds	r5, #1
 800896e:	e7f2      	b.n	8008956 <__libc_init_array+0x1e>
 8008970:	080096f8 	.word	0x080096f8
 8008974:	080096f8 	.word	0x080096f8
 8008978:	080096f8 	.word	0x080096f8
 800897c:	080096fc 	.word	0x080096fc

08008980 <memset>:
 8008980:	4402      	add	r2, r0
 8008982:	4603      	mov	r3, r0
 8008984:	4293      	cmp	r3, r2
 8008986:	d100      	bne.n	800898a <memset+0xa>
 8008988:	4770      	bx	lr
 800898a:	f803 1b01 	strb.w	r1, [r3], #1
 800898e:	e7f9      	b.n	8008984 <memset+0x4>

08008990 <siprintf>:
 8008990:	b40e      	push	{r1, r2, r3}
 8008992:	b500      	push	{lr}
 8008994:	b09c      	sub	sp, #112	; 0x70
 8008996:	ab1d      	add	r3, sp, #116	; 0x74
 8008998:	9002      	str	r0, [sp, #8]
 800899a:	9006      	str	r0, [sp, #24]
 800899c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80089a0:	4809      	ldr	r0, [pc, #36]	; (80089c8 <siprintf+0x38>)
 80089a2:	9107      	str	r1, [sp, #28]
 80089a4:	9104      	str	r1, [sp, #16]
 80089a6:	4909      	ldr	r1, [pc, #36]	; (80089cc <siprintf+0x3c>)
 80089a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80089ac:	9105      	str	r1, [sp, #20]
 80089ae:	6800      	ldr	r0, [r0, #0]
 80089b0:	9301      	str	r3, [sp, #4]
 80089b2:	a902      	add	r1, sp, #8
 80089b4:	f000 f866 	bl	8008a84 <_svfiprintf_r>
 80089b8:	9b02      	ldr	r3, [sp, #8]
 80089ba:	2200      	movs	r2, #0
 80089bc:	701a      	strb	r2, [r3, #0]
 80089be:	b01c      	add	sp, #112	; 0x70
 80089c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80089c4:	b003      	add	sp, #12
 80089c6:	4770      	bx	lr
 80089c8:	20000024 	.word	0x20000024
 80089cc:	ffff0208 	.word	0xffff0208

080089d0 <__ssputs_r>:
 80089d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089d4:	688e      	ldr	r6, [r1, #8]
 80089d6:	429e      	cmp	r6, r3
 80089d8:	4682      	mov	sl, r0
 80089da:	460c      	mov	r4, r1
 80089dc:	4690      	mov	r8, r2
 80089de:	4699      	mov	r9, r3
 80089e0:	d837      	bhi.n	8008a52 <__ssputs_r+0x82>
 80089e2:	898a      	ldrh	r2, [r1, #12]
 80089e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80089e8:	d031      	beq.n	8008a4e <__ssputs_r+0x7e>
 80089ea:	6825      	ldr	r5, [r4, #0]
 80089ec:	6909      	ldr	r1, [r1, #16]
 80089ee:	1a6f      	subs	r7, r5, r1
 80089f0:	6965      	ldr	r5, [r4, #20]
 80089f2:	2302      	movs	r3, #2
 80089f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80089f8:	fb95 f5f3 	sdiv	r5, r5, r3
 80089fc:	f109 0301 	add.w	r3, r9, #1
 8008a00:	443b      	add	r3, r7
 8008a02:	429d      	cmp	r5, r3
 8008a04:	bf38      	it	cc
 8008a06:	461d      	movcc	r5, r3
 8008a08:	0553      	lsls	r3, r2, #21
 8008a0a:	d530      	bpl.n	8008a6e <__ssputs_r+0x9e>
 8008a0c:	4629      	mov	r1, r5
 8008a0e:	f000 fb2b 	bl	8009068 <_malloc_r>
 8008a12:	4606      	mov	r6, r0
 8008a14:	b950      	cbnz	r0, 8008a2c <__ssputs_r+0x5c>
 8008a16:	230c      	movs	r3, #12
 8008a18:	f8ca 3000 	str.w	r3, [sl]
 8008a1c:	89a3      	ldrh	r3, [r4, #12]
 8008a1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a22:	81a3      	strh	r3, [r4, #12]
 8008a24:	f04f 30ff 	mov.w	r0, #4294967295
 8008a28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a2c:	463a      	mov	r2, r7
 8008a2e:	6921      	ldr	r1, [r4, #16]
 8008a30:	f000 faa8 	bl	8008f84 <memcpy>
 8008a34:	89a3      	ldrh	r3, [r4, #12]
 8008a36:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008a3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a3e:	81a3      	strh	r3, [r4, #12]
 8008a40:	6126      	str	r6, [r4, #16]
 8008a42:	6165      	str	r5, [r4, #20]
 8008a44:	443e      	add	r6, r7
 8008a46:	1bed      	subs	r5, r5, r7
 8008a48:	6026      	str	r6, [r4, #0]
 8008a4a:	60a5      	str	r5, [r4, #8]
 8008a4c:	464e      	mov	r6, r9
 8008a4e:	454e      	cmp	r6, r9
 8008a50:	d900      	bls.n	8008a54 <__ssputs_r+0x84>
 8008a52:	464e      	mov	r6, r9
 8008a54:	4632      	mov	r2, r6
 8008a56:	4641      	mov	r1, r8
 8008a58:	6820      	ldr	r0, [r4, #0]
 8008a5a:	f000 fa9e 	bl	8008f9a <memmove>
 8008a5e:	68a3      	ldr	r3, [r4, #8]
 8008a60:	1b9b      	subs	r3, r3, r6
 8008a62:	60a3      	str	r3, [r4, #8]
 8008a64:	6823      	ldr	r3, [r4, #0]
 8008a66:	441e      	add	r6, r3
 8008a68:	6026      	str	r6, [r4, #0]
 8008a6a:	2000      	movs	r0, #0
 8008a6c:	e7dc      	b.n	8008a28 <__ssputs_r+0x58>
 8008a6e:	462a      	mov	r2, r5
 8008a70:	f000 fb54 	bl	800911c <_realloc_r>
 8008a74:	4606      	mov	r6, r0
 8008a76:	2800      	cmp	r0, #0
 8008a78:	d1e2      	bne.n	8008a40 <__ssputs_r+0x70>
 8008a7a:	6921      	ldr	r1, [r4, #16]
 8008a7c:	4650      	mov	r0, sl
 8008a7e:	f000 faa5 	bl	8008fcc <_free_r>
 8008a82:	e7c8      	b.n	8008a16 <__ssputs_r+0x46>

08008a84 <_svfiprintf_r>:
 8008a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a88:	461d      	mov	r5, r3
 8008a8a:	898b      	ldrh	r3, [r1, #12]
 8008a8c:	061f      	lsls	r7, r3, #24
 8008a8e:	b09d      	sub	sp, #116	; 0x74
 8008a90:	4680      	mov	r8, r0
 8008a92:	460c      	mov	r4, r1
 8008a94:	4616      	mov	r6, r2
 8008a96:	d50f      	bpl.n	8008ab8 <_svfiprintf_r+0x34>
 8008a98:	690b      	ldr	r3, [r1, #16]
 8008a9a:	b96b      	cbnz	r3, 8008ab8 <_svfiprintf_r+0x34>
 8008a9c:	2140      	movs	r1, #64	; 0x40
 8008a9e:	f000 fae3 	bl	8009068 <_malloc_r>
 8008aa2:	6020      	str	r0, [r4, #0]
 8008aa4:	6120      	str	r0, [r4, #16]
 8008aa6:	b928      	cbnz	r0, 8008ab4 <_svfiprintf_r+0x30>
 8008aa8:	230c      	movs	r3, #12
 8008aaa:	f8c8 3000 	str.w	r3, [r8]
 8008aae:	f04f 30ff 	mov.w	r0, #4294967295
 8008ab2:	e0c8      	b.n	8008c46 <_svfiprintf_r+0x1c2>
 8008ab4:	2340      	movs	r3, #64	; 0x40
 8008ab6:	6163      	str	r3, [r4, #20]
 8008ab8:	2300      	movs	r3, #0
 8008aba:	9309      	str	r3, [sp, #36]	; 0x24
 8008abc:	2320      	movs	r3, #32
 8008abe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008ac2:	2330      	movs	r3, #48	; 0x30
 8008ac4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ac8:	9503      	str	r5, [sp, #12]
 8008aca:	f04f 0b01 	mov.w	fp, #1
 8008ace:	4637      	mov	r7, r6
 8008ad0:	463d      	mov	r5, r7
 8008ad2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008ad6:	b10b      	cbz	r3, 8008adc <_svfiprintf_r+0x58>
 8008ad8:	2b25      	cmp	r3, #37	; 0x25
 8008ada:	d13e      	bne.n	8008b5a <_svfiprintf_r+0xd6>
 8008adc:	ebb7 0a06 	subs.w	sl, r7, r6
 8008ae0:	d00b      	beq.n	8008afa <_svfiprintf_r+0x76>
 8008ae2:	4653      	mov	r3, sl
 8008ae4:	4632      	mov	r2, r6
 8008ae6:	4621      	mov	r1, r4
 8008ae8:	4640      	mov	r0, r8
 8008aea:	f7ff ff71 	bl	80089d0 <__ssputs_r>
 8008aee:	3001      	adds	r0, #1
 8008af0:	f000 80a4 	beq.w	8008c3c <_svfiprintf_r+0x1b8>
 8008af4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008af6:	4453      	add	r3, sl
 8008af8:	9309      	str	r3, [sp, #36]	; 0x24
 8008afa:	783b      	ldrb	r3, [r7, #0]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	f000 809d 	beq.w	8008c3c <_svfiprintf_r+0x1b8>
 8008b02:	2300      	movs	r3, #0
 8008b04:	f04f 32ff 	mov.w	r2, #4294967295
 8008b08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b0c:	9304      	str	r3, [sp, #16]
 8008b0e:	9307      	str	r3, [sp, #28]
 8008b10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b14:	931a      	str	r3, [sp, #104]	; 0x68
 8008b16:	462f      	mov	r7, r5
 8008b18:	2205      	movs	r2, #5
 8008b1a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008b1e:	4850      	ldr	r0, [pc, #320]	; (8008c60 <_svfiprintf_r+0x1dc>)
 8008b20:	f7f7 fb7e 	bl	8000220 <memchr>
 8008b24:	9b04      	ldr	r3, [sp, #16]
 8008b26:	b9d0      	cbnz	r0, 8008b5e <_svfiprintf_r+0xda>
 8008b28:	06d9      	lsls	r1, r3, #27
 8008b2a:	bf44      	itt	mi
 8008b2c:	2220      	movmi	r2, #32
 8008b2e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008b32:	071a      	lsls	r2, r3, #28
 8008b34:	bf44      	itt	mi
 8008b36:	222b      	movmi	r2, #43	; 0x2b
 8008b38:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008b3c:	782a      	ldrb	r2, [r5, #0]
 8008b3e:	2a2a      	cmp	r2, #42	; 0x2a
 8008b40:	d015      	beq.n	8008b6e <_svfiprintf_r+0xea>
 8008b42:	9a07      	ldr	r2, [sp, #28]
 8008b44:	462f      	mov	r7, r5
 8008b46:	2000      	movs	r0, #0
 8008b48:	250a      	movs	r5, #10
 8008b4a:	4639      	mov	r1, r7
 8008b4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b50:	3b30      	subs	r3, #48	; 0x30
 8008b52:	2b09      	cmp	r3, #9
 8008b54:	d94d      	bls.n	8008bf2 <_svfiprintf_r+0x16e>
 8008b56:	b1b8      	cbz	r0, 8008b88 <_svfiprintf_r+0x104>
 8008b58:	e00f      	b.n	8008b7a <_svfiprintf_r+0xf6>
 8008b5a:	462f      	mov	r7, r5
 8008b5c:	e7b8      	b.n	8008ad0 <_svfiprintf_r+0x4c>
 8008b5e:	4a40      	ldr	r2, [pc, #256]	; (8008c60 <_svfiprintf_r+0x1dc>)
 8008b60:	1a80      	subs	r0, r0, r2
 8008b62:	fa0b f000 	lsl.w	r0, fp, r0
 8008b66:	4318      	orrs	r0, r3
 8008b68:	9004      	str	r0, [sp, #16]
 8008b6a:	463d      	mov	r5, r7
 8008b6c:	e7d3      	b.n	8008b16 <_svfiprintf_r+0x92>
 8008b6e:	9a03      	ldr	r2, [sp, #12]
 8008b70:	1d11      	adds	r1, r2, #4
 8008b72:	6812      	ldr	r2, [r2, #0]
 8008b74:	9103      	str	r1, [sp, #12]
 8008b76:	2a00      	cmp	r2, #0
 8008b78:	db01      	blt.n	8008b7e <_svfiprintf_r+0xfa>
 8008b7a:	9207      	str	r2, [sp, #28]
 8008b7c:	e004      	b.n	8008b88 <_svfiprintf_r+0x104>
 8008b7e:	4252      	negs	r2, r2
 8008b80:	f043 0302 	orr.w	r3, r3, #2
 8008b84:	9207      	str	r2, [sp, #28]
 8008b86:	9304      	str	r3, [sp, #16]
 8008b88:	783b      	ldrb	r3, [r7, #0]
 8008b8a:	2b2e      	cmp	r3, #46	; 0x2e
 8008b8c:	d10c      	bne.n	8008ba8 <_svfiprintf_r+0x124>
 8008b8e:	787b      	ldrb	r3, [r7, #1]
 8008b90:	2b2a      	cmp	r3, #42	; 0x2a
 8008b92:	d133      	bne.n	8008bfc <_svfiprintf_r+0x178>
 8008b94:	9b03      	ldr	r3, [sp, #12]
 8008b96:	1d1a      	adds	r2, r3, #4
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	9203      	str	r2, [sp, #12]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	bfb8      	it	lt
 8008ba0:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ba4:	3702      	adds	r7, #2
 8008ba6:	9305      	str	r3, [sp, #20]
 8008ba8:	4d2e      	ldr	r5, [pc, #184]	; (8008c64 <_svfiprintf_r+0x1e0>)
 8008baa:	7839      	ldrb	r1, [r7, #0]
 8008bac:	2203      	movs	r2, #3
 8008bae:	4628      	mov	r0, r5
 8008bb0:	f7f7 fb36 	bl	8000220 <memchr>
 8008bb4:	b138      	cbz	r0, 8008bc6 <_svfiprintf_r+0x142>
 8008bb6:	2340      	movs	r3, #64	; 0x40
 8008bb8:	1b40      	subs	r0, r0, r5
 8008bba:	fa03 f000 	lsl.w	r0, r3, r0
 8008bbe:	9b04      	ldr	r3, [sp, #16]
 8008bc0:	4303      	orrs	r3, r0
 8008bc2:	3701      	adds	r7, #1
 8008bc4:	9304      	str	r3, [sp, #16]
 8008bc6:	7839      	ldrb	r1, [r7, #0]
 8008bc8:	4827      	ldr	r0, [pc, #156]	; (8008c68 <_svfiprintf_r+0x1e4>)
 8008bca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008bce:	2206      	movs	r2, #6
 8008bd0:	1c7e      	adds	r6, r7, #1
 8008bd2:	f7f7 fb25 	bl	8000220 <memchr>
 8008bd6:	2800      	cmp	r0, #0
 8008bd8:	d038      	beq.n	8008c4c <_svfiprintf_r+0x1c8>
 8008bda:	4b24      	ldr	r3, [pc, #144]	; (8008c6c <_svfiprintf_r+0x1e8>)
 8008bdc:	bb13      	cbnz	r3, 8008c24 <_svfiprintf_r+0x1a0>
 8008bde:	9b03      	ldr	r3, [sp, #12]
 8008be0:	3307      	adds	r3, #7
 8008be2:	f023 0307 	bic.w	r3, r3, #7
 8008be6:	3308      	adds	r3, #8
 8008be8:	9303      	str	r3, [sp, #12]
 8008bea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bec:	444b      	add	r3, r9
 8008bee:	9309      	str	r3, [sp, #36]	; 0x24
 8008bf0:	e76d      	b.n	8008ace <_svfiprintf_r+0x4a>
 8008bf2:	fb05 3202 	mla	r2, r5, r2, r3
 8008bf6:	2001      	movs	r0, #1
 8008bf8:	460f      	mov	r7, r1
 8008bfa:	e7a6      	b.n	8008b4a <_svfiprintf_r+0xc6>
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	3701      	adds	r7, #1
 8008c00:	9305      	str	r3, [sp, #20]
 8008c02:	4619      	mov	r1, r3
 8008c04:	250a      	movs	r5, #10
 8008c06:	4638      	mov	r0, r7
 8008c08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c0c:	3a30      	subs	r2, #48	; 0x30
 8008c0e:	2a09      	cmp	r2, #9
 8008c10:	d903      	bls.n	8008c1a <_svfiprintf_r+0x196>
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d0c8      	beq.n	8008ba8 <_svfiprintf_r+0x124>
 8008c16:	9105      	str	r1, [sp, #20]
 8008c18:	e7c6      	b.n	8008ba8 <_svfiprintf_r+0x124>
 8008c1a:	fb05 2101 	mla	r1, r5, r1, r2
 8008c1e:	2301      	movs	r3, #1
 8008c20:	4607      	mov	r7, r0
 8008c22:	e7f0      	b.n	8008c06 <_svfiprintf_r+0x182>
 8008c24:	ab03      	add	r3, sp, #12
 8008c26:	9300      	str	r3, [sp, #0]
 8008c28:	4622      	mov	r2, r4
 8008c2a:	4b11      	ldr	r3, [pc, #68]	; (8008c70 <_svfiprintf_r+0x1ec>)
 8008c2c:	a904      	add	r1, sp, #16
 8008c2e:	4640      	mov	r0, r8
 8008c30:	f3af 8000 	nop.w
 8008c34:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008c38:	4681      	mov	r9, r0
 8008c3a:	d1d6      	bne.n	8008bea <_svfiprintf_r+0x166>
 8008c3c:	89a3      	ldrh	r3, [r4, #12]
 8008c3e:	065b      	lsls	r3, r3, #25
 8008c40:	f53f af35 	bmi.w	8008aae <_svfiprintf_r+0x2a>
 8008c44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c46:	b01d      	add	sp, #116	; 0x74
 8008c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c4c:	ab03      	add	r3, sp, #12
 8008c4e:	9300      	str	r3, [sp, #0]
 8008c50:	4622      	mov	r2, r4
 8008c52:	4b07      	ldr	r3, [pc, #28]	; (8008c70 <_svfiprintf_r+0x1ec>)
 8008c54:	a904      	add	r1, sp, #16
 8008c56:	4640      	mov	r0, r8
 8008c58:	f000 f882 	bl	8008d60 <_printf_i>
 8008c5c:	e7ea      	b.n	8008c34 <_svfiprintf_r+0x1b0>
 8008c5e:	bf00      	nop
 8008c60:	080096bc 	.word	0x080096bc
 8008c64:	080096c2 	.word	0x080096c2
 8008c68:	080096c6 	.word	0x080096c6
 8008c6c:	00000000 	.word	0x00000000
 8008c70:	080089d1 	.word	0x080089d1

08008c74 <_printf_common>:
 8008c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c78:	4691      	mov	r9, r2
 8008c7a:	461f      	mov	r7, r3
 8008c7c:	688a      	ldr	r2, [r1, #8]
 8008c7e:	690b      	ldr	r3, [r1, #16]
 8008c80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008c84:	4293      	cmp	r3, r2
 8008c86:	bfb8      	it	lt
 8008c88:	4613      	movlt	r3, r2
 8008c8a:	f8c9 3000 	str.w	r3, [r9]
 8008c8e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008c92:	4606      	mov	r6, r0
 8008c94:	460c      	mov	r4, r1
 8008c96:	b112      	cbz	r2, 8008c9e <_printf_common+0x2a>
 8008c98:	3301      	adds	r3, #1
 8008c9a:	f8c9 3000 	str.w	r3, [r9]
 8008c9e:	6823      	ldr	r3, [r4, #0]
 8008ca0:	0699      	lsls	r1, r3, #26
 8008ca2:	bf42      	ittt	mi
 8008ca4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008ca8:	3302      	addmi	r3, #2
 8008caa:	f8c9 3000 	strmi.w	r3, [r9]
 8008cae:	6825      	ldr	r5, [r4, #0]
 8008cb0:	f015 0506 	ands.w	r5, r5, #6
 8008cb4:	d107      	bne.n	8008cc6 <_printf_common+0x52>
 8008cb6:	f104 0a19 	add.w	sl, r4, #25
 8008cba:	68e3      	ldr	r3, [r4, #12]
 8008cbc:	f8d9 2000 	ldr.w	r2, [r9]
 8008cc0:	1a9b      	subs	r3, r3, r2
 8008cc2:	42ab      	cmp	r3, r5
 8008cc4:	dc28      	bgt.n	8008d18 <_printf_common+0xa4>
 8008cc6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008cca:	6822      	ldr	r2, [r4, #0]
 8008ccc:	3300      	adds	r3, #0
 8008cce:	bf18      	it	ne
 8008cd0:	2301      	movne	r3, #1
 8008cd2:	0692      	lsls	r2, r2, #26
 8008cd4:	d42d      	bmi.n	8008d32 <_printf_common+0xbe>
 8008cd6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008cda:	4639      	mov	r1, r7
 8008cdc:	4630      	mov	r0, r6
 8008cde:	47c0      	blx	r8
 8008ce0:	3001      	adds	r0, #1
 8008ce2:	d020      	beq.n	8008d26 <_printf_common+0xb2>
 8008ce4:	6823      	ldr	r3, [r4, #0]
 8008ce6:	68e5      	ldr	r5, [r4, #12]
 8008ce8:	f8d9 2000 	ldr.w	r2, [r9]
 8008cec:	f003 0306 	and.w	r3, r3, #6
 8008cf0:	2b04      	cmp	r3, #4
 8008cf2:	bf08      	it	eq
 8008cf4:	1aad      	subeq	r5, r5, r2
 8008cf6:	68a3      	ldr	r3, [r4, #8]
 8008cf8:	6922      	ldr	r2, [r4, #16]
 8008cfa:	bf0c      	ite	eq
 8008cfc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d00:	2500      	movne	r5, #0
 8008d02:	4293      	cmp	r3, r2
 8008d04:	bfc4      	itt	gt
 8008d06:	1a9b      	subgt	r3, r3, r2
 8008d08:	18ed      	addgt	r5, r5, r3
 8008d0a:	f04f 0900 	mov.w	r9, #0
 8008d0e:	341a      	adds	r4, #26
 8008d10:	454d      	cmp	r5, r9
 8008d12:	d11a      	bne.n	8008d4a <_printf_common+0xd6>
 8008d14:	2000      	movs	r0, #0
 8008d16:	e008      	b.n	8008d2a <_printf_common+0xb6>
 8008d18:	2301      	movs	r3, #1
 8008d1a:	4652      	mov	r2, sl
 8008d1c:	4639      	mov	r1, r7
 8008d1e:	4630      	mov	r0, r6
 8008d20:	47c0      	blx	r8
 8008d22:	3001      	adds	r0, #1
 8008d24:	d103      	bne.n	8008d2e <_printf_common+0xba>
 8008d26:	f04f 30ff 	mov.w	r0, #4294967295
 8008d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d2e:	3501      	adds	r5, #1
 8008d30:	e7c3      	b.n	8008cba <_printf_common+0x46>
 8008d32:	18e1      	adds	r1, r4, r3
 8008d34:	1c5a      	adds	r2, r3, #1
 8008d36:	2030      	movs	r0, #48	; 0x30
 8008d38:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008d3c:	4422      	add	r2, r4
 8008d3e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008d42:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008d46:	3302      	adds	r3, #2
 8008d48:	e7c5      	b.n	8008cd6 <_printf_common+0x62>
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	4622      	mov	r2, r4
 8008d4e:	4639      	mov	r1, r7
 8008d50:	4630      	mov	r0, r6
 8008d52:	47c0      	blx	r8
 8008d54:	3001      	adds	r0, #1
 8008d56:	d0e6      	beq.n	8008d26 <_printf_common+0xb2>
 8008d58:	f109 0901 	add.w	r9, r9, #1
 8008d5c:	e7d8      	b.n	8008d10 <_printf_common+0x9c>
	...

08008d60 <_printf_i>:
 8008d60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008d64:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008d68:	460c      	mov	r4, r1
 8008d6a:	7e09      	ldrb	r1, [r1, #24]
 8008d6c:	b085      	sub	sp, #20
 8008d6e:	296e      	cmp	r1, #110	; 0x6e
 8008d70:	4617      	mov	r7, r2
 8008d72:	4606      	mov	r6, r0
 8008d74:	4698      	mov	r8, r3
 8008d76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d78:	f000 80b3 	beq.w	8008ee2 <_printf_i+0x182>
 8008d7c:	d822      	bhi.n	8008dc4 <_printf_i+0x64>
 8008d7e:	2963      	cmp	r1, #99	; 0x63
 8008d80:	d036      	beq.n	8008df0 <_printf_i+0x90>
 8008d82:	d80a      	bhi.n	8008d9a <_printf_i+0x3a>
 8008d84:	2900      	cmp	r1, #0
 8008d86:	f000 80b9 	beq.w	8008efc <_printf_i+0x19c>
 8008d8a:	2958      	cmp	r1, #88	; 0x58
 8008d8c:	f000 8083 	beq.w	8008e96 <_printf_i+0x136>
 8008d90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008d94:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008d98:	e032      	b.n	8008e00 <_printf_i+0xa0>
 8008d9a:	2964      	cmp	r1, #100	; 0x64
 8008d9c:	d001      	beq.n	8008da2 <_printf_i+0x42>
 8008d9e:	2969      	cmp	r1, #105	; 0x69
 8008da0:	d1f6      	bne.n	8008d90 <_printf_i+0x30>
 8008da2:	6820      	ldr	r0, [r4, #0]
 8008da4:	6813      	ldr	r3, [r2, #0]
 8008da6:	0605      	lsls	r5, r0, #24
 8008da8:	f103 0104 	add.w	r1, r3, #4
 8008dac:	d52a      	bpl.n	8008e04 <_printf_i+0xa4>
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	6011      	str	r1, [r2, #0]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	da03      	bge.n	8008dbe <_printf_i+0x5e>
 8008db6:	222d      	movs	r2, #45	; 0x2d
 8008db8:	425b      	negs	r3, r3
 8008dba:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008dbe:	486f      	ldr	r0, [pc, #444]	; (8008f7c <_printf_i+0x21c>)
 8008dc0:	220a      	movs	r2, #10
 8008dc2:	e039      	b.n	8008e38 <_printf_i+0xd8>
 8008dc4:	2973      	cmp	r1, #115	; 0x73
 8008dc6:	f000 809d 	beq.w	8008f04 <_printf_i+0x1a4>
 8008dca:	d808      	bhi.n	8008dde <_printf_i+0x7e>
 8008dcc:	296f      	cmp	r1, #111	; 0x6f
 8008dce:	d020      	beq.n	8008e12 <_printf_i+0xb2>
 8008dd0:	2970      	cmp	r1, #112	; 0x70
 8008dd2:	d1dd      	bne.n	8008d90 <_printf_i+0x30>
 8008dd4:	6823      	ldr	r3, [r4, #0]
 8008dd6:	f043 0320 	orr.w	r3, r3, #32
 8008dda:	6023      	str	r3, [r4, #0]
 8008ddc:	e003      	b.n	8008de6 <_printf_i+0x86>
 8008dde:	2975      	cmp	r1, #117	; 0x75
 8008de0:	d017      	beq.n	8008e12 <_printf_i+0xb2>
 8008de2:	2978      	cmp	r1, #120	; 0x78
 8008de4:	d1d4      	bne.n	8008d90 <_printf_i+0x30>
 8008de6:	2378      	movs	r3, #120	; 0x78
 8008de8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008dec:	4864      	ldr	r0, [pc, #400]	; (8008f80 <_printf_i+0x220>)
 8008dee:	e055      	b.n	8008e9c <_printf_i+0x13c>
 8008df0:	6813      	ldr	r3, [r2, #0]
 8008df2:	1d19      	adds	r1, r3, #4
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	6011      	str	r1, [r2, #0]
 8008df8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008dfc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e00:	2301      	movs	r3, #1
 8008e02:	e08c      	b.n	8008f1e <_printf_i+0x1be>
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	6011      	str	r1, [r2, #0]
 8008e08:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008e0c:	bf18      	it	ne
 8008e0e:	b21b      	sxthne	r3, r3
 8008e10:	e7cf      	b.n	8008db2 <_printf_i+0x52>
 8008e12:	6813      	ldr	r3, [r2, #0]
 8008e14:	6825      	ldr	r5, [r4, #0]
 8008e16:	1d18      	adds	r0, r3, #4
 8008e18:	6010      	str	r0, [r2, #0]
 8008e1a:	0628      	lsls	r0, r5, #24
 8008e1c:	d501      	bpl.n	8008e22 <_printf_i+0xc2>
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	e002      	b.n	8008e28 <_printf_i+0xc8>
 8008e22:	0668      	lsls	r0, r5, #25
 8008e24:	d5fb      	bpl.n	8008e1e <_printf_i+0xbe>
 8008e26:	881b      	ldrh	r3, [r3, #0]
 8008e28:	4854      	ldr	r0, [pc, #336]	; (8008f7c <_printf_i+0x21c>)
 8008e2a:	296f      	cmp	r1, #111	; 0x6f
 8008e2c:	bf14      	ite	ne
 8008e2e:	220a      	movne	r2, #10
 8008e30:	2208      	moveq	r2, #8
 8008e32:	2100      	movs	r1, #0
 8008e34:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008e38:	6865      	ldr	r5, [r4, #4]
 8008e3a:	60a5      	str	r5, [r4, #8]
 8008e3c:	2d00      	cmp	r5, #0
 8008e3e:	f2c0 8095 	blt.w	8008f6c <_printf_i+0x20c>
 8008e42:	6821      	ldr	r1, [r4, #0]
 8008e44:	f021 0104 	bic.w	r1, r1, #4
 8008e48:	6021      	str	r1, [r4, #0]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d13d      	bne.n	8008eca <_printf_i+0x16a>
 8008e4e:	2d00      	cmp	r5, #0
 8008e50:	f040 808e 	bne.w	8008f70 <_printf_i+0x210>
 8008e54:	4665      	mov	r5, ip
 8008e56:	2a08      	cmp	r2, #8
 8008e58:	d10b      	bne.n	8008e72 <_printf_i+0x112>
 8008e5a:	6823      	ldr	r3, [r4, #0]
 8008e5c:	07db      	lsls	r3, r3, #31
 8008e5e:	d508      	bpl.n	8008e72 <_printf_i+0x112>
 8008e60:	6923      	ldr	r3, [r4, #16]
 8008e62:	6862      	ldr	r2, [r4, #4]
 8008e64:	429a      	cmp	r2, r3
 8008e66:	bfde      	ittt	le
 8008e68:	2330      	movle	r3, #48	; 0x30
 8008e6a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008e6e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008e72:	ebac 0305 	sub.w	r3, ip, r5
 8008e76:	6123      	str	r3, [r4, #16]
 8008e78:	f8cd 8000 	str.w	r8, [sp]
 8008e7c:	463b      	mov	r3, r7
 8008e7e:	aa03      	add	r2, sp, #12
 8008e80:	4621      	mov	r1, r4
 8008e82:	4630      	mov	r0, r6
 8008e84:	f7ff fef6 	bl	8008c74 <_printf_common>
 8008e88:	3001      	adds	r0, #1
 8008e8a:	d14d      	bne.n	8008f28 <_printf_i+0x1c8>
 8008e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e90:	b005      	add	sp, #20
 8008e92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e96:	4839      	ldr	r0, [pc, #228]	; (8008f7c <_printf_i+0x21c>)
 8008e98:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008e9c:	6813      	ldr	r3, [r2, #0]
 8008e9e:	6821      	ldr	r1, [r4, #0]
 8008ea0:	1d1d      	adds	r5, r3, #4
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	6015      	str	r5, [r2, #0]
 8008ea6:	060a      	lsls	r2, r1, #24
 8008ea8:	d50b      	bpl.n	8008ec2 <_printf_i+0x162>
 8008eaa:	07ca      	lsls	r2, r1, #31
 8008eac:	bf44      	itt	mi
 8008eae:	f041 0120 	orrmi.w	r1, r1, #32
 8008eb2:	6021      	strmi	r1, [r4, #0]
 8008eb4:	b91b      	cbnz	r3, 8008ebe <_printf_i+0x15e>
 8008eb6:	6822      	ldr	r2, [r4, #0]
 8008eb8:	f022 0220 	bic.w	r2, r2, #32
 8008ebc:	6022      	str	r2, [r4, #0]
 8008ebe:	2210      	movs	r2, #16
 8008ec0:	e7b7      	b.n	8008e32 <_printf_i+0xd2>
 8008ec2:	064d      	lsls	r5, r1, #25
 8008ec4:	bf48      	it	mi
 8008ec6:	b29b      	uxthmi	r3, r3
 8008ec8:	e7ef      	b.n	8008eaa <_printf_i+0x14a>
 8008eca:	4665      	mov	r5, ip
 8008ecc:	fbb3 f1f2 	udiv	r1, r3, r2
 8008ed0:	fb02 3311 	mls	r3, r2, r1, r3
 8008ed4:	5cc3      	ldrb	r3, [r0, r3]
 8008ed6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008eda:	460b      	mov	r3, r1
 8008edc:	2900      	cmp	r1, #0
 8008ede:	d1f5      	bne.n	8008ecc <_printf_i+0x16c>
 8008ee0:	e7b9      	b.n	8008e56 <_printf_i+0xf6>
 8008ee2:	6813      	ldr	r3, [r2, #0]
 8008ee4:	6825      	ldr	r5, [r4, #0]
 8008ee6:	6961      	ldr	r1, [r4, #20]
 8008ee8:	1d18      	adds	r0, r3, #4
 8008eea:	6010      	str	r0, [r2, #0]
 8008eec:	0628      	lsls	r0, r5, #24
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	d501      	bpl.n	8008ef6 <_printf_i+0x196>
 8008ef2:	6019      	str	r1, [r3, #0]
 8008ef4:	e002      	b.n	8008efc <_printf_i+0x19c>
 8008ef6:	066a      	lsls	r2, r5, #25
 8008ef8:	d5fb      	bpl.n	8008ef2 <_printf_i+0x192>
 8008efa:	8019      	strh	r1, [r3, #0]
 8008efc:	2300      	movs	r3, #0
 8008efe:	6123      	str	r3, [r4, #16]
 8008f00:	4665      	mov	r5, ip
 8008f02:	e7b9      	b.n	8008e78 <_printf_i+0x118>
 8008f04:	6813      	ldr	r3, [r2, #0]
 8008f06:	1d19      	adds	r1, r3, #4
 8008f08:	6011      	str	r1, [r2, #0]
 8008f0a:	681d      	ldr	r5, [r3, #0]
 8008f0c:	6862      	ldr	r2, [r4, #4]
 8008f0e:	2100      	movs	r1, #0
 8008f10:	4628      	mov	r0, r5
 8008f12:	f7f7 f985 	bl	8000220 <memchr>
 8008f16:	b108      	cbz	r0, 8008f1c <_printf_i+0x1bc>
 8008f18:	1b40      	subs	r0, r0, r5
 8008f1a:	6060      	str	r0, [r4, #4]
 8008f1c:	6863      	ldr	r3, [r4, #4]
 8008f1e:	6123      	str	r3, [r4, #16]
 8008f20:	2300      	movs	r3, #0
 8008f22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f26:	e7a7      	b.n	8008e78 <_printf_i+0x118>
 8008f28:	6923      	ldr	r3, [r4, #16]
 8008f2a:	462a      	mov	r2, r5
 8008f2c:	4639      	mov	r1, r7
 8008f2e:	4630      	mov	r0, r6
 8008f30:	47c0      	blx	r8
 8008f32:	3001      	adds	r0, #1
 8008f34:	d0aa      	beq.n	8008e8c <_printf_i+0x12c>
 8008f36:	6823      	ldr	r3, [r4, #0]
 8008f38:	079b      	lsls	r3, r3, #30
 8008f3a:	d413      	bmi.n	8008f64 <_printf_i+0x204>
 8008f3c:	68e0      	ldr	r0, [r4, #12]
 8008f3e:	9b03      	ldr	r3, [sp, #12]
 8008f40:	4298      	cmp	r0, r3
 8008f42:	bfb8      	it	lt
 8008f44:	4618      	movlt	r0, r3
 8008f46:	e7a3      	b.n	8008e90 <_printf_i+0x130>
 8008f48:	2301      	movs	r3, #1
 8008f4a:	464a      	mov	r2, r9
 8008f4c:	4639      	mov	r1, r7
 8008f4e:	4630      	mov	r0, r6
 8008f50:	47c0      	blx	r8
 8008f52:	3001      	adds	r0, #1
 8008f54:	d09a      	beq.n	8008e8c <_printf_i+0x12c>
 8008f56:	3501      	adds	r5, #1
 8008f58:	68e3      	ldr	r3, [r4, #12]
 8008f5a:	9a03      	ldr	r2, [sp, #12]
 8008f5c:	1a9b      	subs	r3, r3, r2
 8008f5e:	42ab      	cmp	r3, r5
 8008f60:	dcf2      	bgt.n	8008f48 <_printf_i+0x1e8>
 8008f62:	e7eb      	b.n	8008f3c <_printf_i+0x1dc>
 8008f64:	2500      	movs	r5, #0
 8008f66:	f104 0919 	add.w	r9, r4, #25
 8008f6a:	e7f5      	b.n	8008f58 <_printf_i+0x1f8>
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d1ac      	bne.n	8008eca <_printf_i+0x16a>
 8008f70:	7803      	ldrb	r3, [r0, #0]
 8008f72:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008f76:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f7a:	e76c      	b.n	8008e56 <_printf_i+0xf6>
 8008f7c:	080096cd 	.word	0x080096cd
 8008f80:	080096de 	.word	0x080096de

08008f84 <memcpy>:
 8008f84:	b510      	push	{r4, lr}
 8008f86:	1e43      	subs	r3, r0, #1
 8008f88:	440a      	add	r2, r1
 8008f8a:	4291      	cmp	r1, r2
 8008f8c:	d100      	bne.n	8008f90 <memcpy+0xc>
 8008f8e:	bd10      	pop	{r4, pc}
 8008f90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f94:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f98:	e7f7      	b.n	8008f8a <memcpy+0x6>

08008f9a <memmove>:
 8008f9a:	4288      	cmp	r0, r1
 8008f9c:	b510      	push	{r4, lr}
 8008f9e:	eb01 0302 	add.w	r3, r1, r2
 8008fa2:	d807      	bhi.n	8008fb4 <memmove+0x1a>
 8008fa4:	1e42      	subs	r2, r0, #1
 8008fa6:	4299      	cmp	r1, r3
 8008fa8:	d00a      	beq.n	8008fc0 <memmove+0x26>
 8008faa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008fae:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008fb2:	e7f8      	b.n	8008fa6 <memmove+0xc>
 8008fb4:	4283      	cmp	r3, r0
 8008fb6:	d9f5      	bls.n	8008fa4 <memmove+0xa>
 8008fb8:	1881      	adds	r1, r0, r2
 8008fba:	1ad2      	subs	r2, r2, r3
 8008fbc:	42d3      	cmn	r3, r2
 8008fbe:	d100      	bne.n	8008fc2 <memmove+0x28>
 8008fc0:	bd10      	pop	{r4, pc}
 8008fc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008fc6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008fca:	e7f7      	b.n	8008fbc <memmove+0x22>

08008fcc <_free_r>:
 8008fcc:	b538      	push	{r3, r4, r5, lr}
 8008fce:	4605      	mov	r5, r0
 8008fd0:	2900      	cmp	r1, #0
 8008fd2:	d045      	beq.n	8009060 <_free_r+0x94>
 8008fd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fd8:	1f0c      	subs	r4, r1, #4
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	bfb8      	it	lt
 8008fde:	18e4      	addlt	r4, r4, r3
 8008fe0:	f000 f8d2 	bl	8009188 <__malloc_lock>
 8008fe4:	4a1f      	ldr	r2, [pc, #124]	; (8009064 <_free_r+0x98>)
 8008fe6:	6813      	ldr	r3, [r2, #0]
 8008fe8:	4610      	mov	r0, r2
 8008fea:	b933      	cbnz	r3, 8008ffa <_free_r+0x2e>
 8008fec:	6063      	str	r3, [r4, #4]
 8008fee:	6014      	str	r4, [r2, #0]
 8008ff0:	4628      	mov	r0, r5
 8008ff2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ff6:	f000 b8c8 	b.w	800918a <__malloc_unlock>
 8008ffa:	42a3      	cmp	r3, r4
 8008ffc:	d90c      	bls.n	8009018 <_free_r+0x4c>
 8008ffe:	6821      	ldr	r1, [r4, #0]
 8009000:	1862      	adds	r2, r4, r1
 8009002:	4293      	cmp	r3, r2
 8009004:	bf04      	itt	eq
 8009006:	681a      	ldreq	r2, [r3, #0]
 8009008:	685b      	ldreq	r3, [r3, #4]
 800900a:	6063      	str	r3, [r4, #4]
 800900c:	bf04      	itt	eq
 800900e:	1852      	addeq	r2, r2, r1
 8009010:	6022      	streq	r2, [r4, #0]
 8009012:	6004      	str	r4, [r0, #0]
 8009014:	e7ec      	b.n	8008ff0 <_free_r+0x24>
 8009016:	4613      	mov	r3, r2
 8009018:	685a      	ldr	r2, [r3, #4]
 800901a:	b10a      	cbz	r2, 8009020 <_free_r+0x54>
 800901c:	42a2      	cmp	r2, r4
 800901e:	d9fa      	bls.n	8009016 <_free_r+0x4a>
 8009020:	6819      	ldr	r1, [r3, #0]
 8009022:	1858      	adds	r0, r3, r1
 8009024:	42a0      	cmp	r0, r4
 8009026:	d10b      	bne.n	8009040 <_free_r+0x74>
 8009028:	6820      	ldr	r0, [r4, #0]
 800902a:	4401      	add	r1, r0
 800902c:	1858      	adds	r0, r3, r1
 800902e:	4282      	cmp	r2, r0
 8009030:	6019      	str	r1, [r3, #0]
 8009032:	d1dd      	bne.n	8008ff0 <_free_r+0x24>
 8009034:	6810      	ldr	r0, [r2, #0]
 8009036:	6852      	ldr	r2, [r2, #4]
 8009038:	605a      	str	r2, [r3, #4]
 800903a:	4401      	add	r1, r0
 800903c:	6019      	str	r1, [r3, #0]
 800903e:	e7d7      	b.n	8008ff0 <_free_r+0x24>
 8009040:	d902      	bls.n	8009048 <_free_r+0x7c>
 8009042:	230c      	movs	r3, #12
 8009044:	602b      	str	r3, [r5, #0]
 8009046:	e7d3      	b.n	8008ff0 <_free_r+0x24>
 8009048:	6820      	ldr	r0, [r4, #0]
 800904a:	1821      	adds	r1, r4, r0
 800904c:	428a      	cmp	r2, r1
 800904e:	bf04      	itt	eq
 8009050:	6811      	ldreq	r1, [r2, #0]
 8009052:	6852      	ldreq	r2, [r2, #4]
 8009054:	6062      	str	r2, [r4, #4]
 8009056:	bf04      	itt	eq
 8009058:	1809      	addeq	r1, r1, r0
 800905a:	6021      	streq	r1, [r4, #0]
 800905c:	605c      	str	r4, [r3, #4]
 800905e:	e7c7      	b.n	8008ff0 <_free_r+0x24>
 8009060:	bd38      	pop	{r3, r4, r5, pc}
 8009062:	bf00      	nop
 8009064:	200002e8 	.word	0x200002e8

08009068 <_malloc_r>:
 8009068:	b570      	push	{r4, r5, r6, lr}
 800906a:	1ccd      	adds	r5, r1, #3
 800906c:	f025 0503 	bic.w	r5, r5, #3
 8009070:	3508      	adds	r5, #8
 8009072:	2d0c      	cmp	r5, #12
 8009074:	bf38      	it	cc
 8009076:	250c      	movcc	r5, #12
 8009078:	2d00      	cmp	r5, #0
 800907a:	4606      	mov	r6, r0
 800907c:	db01      	blt.n	8009082 <_malloc_r+0x1a>
 800907e:	42a9      	cmp	r1, r5
 8009080:	d903      	bls.n	800908a <_malloc_r+0x22>
 8009082:	230c      	movs	r3, #12
 8009084:	6033      	str	r3, [r6, #0]
 8009086:	2000      	movs	r0, #0
 8009088:	bd70      	pop	{r4, r5, r6, pc}
 800908a:	f000 f87d 	bl	8009188 <__malloc_lock>
 800908e:	4a21      	ldr	r2, [pc, #132]	; (8009114 <_malloc_r+0xac>)
 8009090:	6814      	ldr	r4, [r2, #0]
 8009092:	4621      	mov	r1, r4
 8009094:	b991      	cbnz	r1, 80090bc <_malloc_r+0x54>
 8009096:	4c20      	ldr	r4, [pc, #128]	; (8009118 <_malloc_r+0xb0>)
 8009098:	6823      	ldr	r3, [r4, #0]
 800909a:	b91b      	cbnz	r3, 80090a4 <_malloc_r+0x3c>
 800909c:	4630      	mov	r0, r6
 800909e:	f000 f863 	bl	8009168 <_sbrk_r>
 80090a2:	6020      	str	r0, [r4, #0]
 80090a4:	4629      	mov	r1, r5
 80090a6:	4630      	mov	r0, r6
 80090a8:	f000 f85e 	bl	8009168 <_sbrk_r>
 80090ac:	1c43      	adds	r3, r0, #1
 80090ae:	d124      	bne.n	80090fa <_malloc_r+0x92>
 80090b0:	230c      	movs	r3, #12
 80090b2:	6033      	str	r3, [r6, #0]
 80090b4:	4630      	mov	r0, r6
 80090b6:	f000 f868 	bl	800918a <__malloc_unlock>
 80090ba:	e7e4      	b.n	8009086 <_malloc_r+0x1e>
 80090bc:	680b      	ldr	r3, [r1, #0]
 80090be:	1b5b      	subs	r3, r3, r5
 80090c0:	d418      	bmi.n	80090f4 <_malloc_r+0x8c>
 80090c2:	2b0b      	cmp	r3, #11
 80090c4:	d90f      	bls.n	80090e6 <_malloc_r+0x7e>
 80090c6:	600b      	str	r3, [r1, #0]
 80090c8:	50cd      	str	r5, [r1, r3]
 80090ca:	18cc      	adds	r4, r1, r3
 80090cc:	4630      	mov	r0, r6
 80090ce:	f000 f85c 	bl	800918a <__malloc_unlock>
 80090d2:	f104 000b 	add.w	r0, r4, #11
 80090d6:	1d23      	adds	r3, r4, #4
 80090d8:	f020 0007 	bic.w	r0, r0, #7
 80090dc:	1ac3      	subs	r3, r0, r3
 80090de:	d0d3      	beq.n	8009088 <_malloc_r+0x20>
 80090e0:	425a      	negs	r2, r3
 80090e2:	50e2      	str	r2, [r4, r3]
 80090e4:	e7d0      	b.n	8009088 <_malloc_r+0x20>
 80090e6:	428c      	cmp	r4, r1
 80090e8:	684b      	ldr	r3, [r1, #4]
 80090ea:	bf16      	itet	ne
 80090ec:	6063      	strne	r3, [r4, #4]
 80090ee:	6013      	streq	r3, [r2, #0]
 80090f0:	460c      	movne	r4, r1
 80090f2:	e7eb      	b.n	80090cc <_malloc_r+0x64>
 80090f4:	460c      	mov	r4, r1
 80090f6:	6849      	ldr	r1, [r1, #4]
 80090f8:	e7cc      	b.n	8009094 <_malloc_r+0x2c>
 80090fa:	1cc4      	adds	r4, r0, #3
 80090fc:	f024 0403 	bic.w	r4, r4, #3
 8009100:	42a0      	cmp	r0, r4
 8009102:	d005      	beq.n	8009110 <_malloc_r+0xa8>
 8009104:	1a21      	subs	r1, r4, r0
 8009106:	4630      	mov	r0, r6
 8009108:	f000 f82e 	bl	8009168 <_sbrk_r>
 800910c:	3001      	adds	r0, #1
 800910e:	d0cf      	beq.n	80090b0 <_malloc_r+0x48>
 8009110:	6025      	str	r5, [r4, #0]
 8009112:	e7db      	b.n	80090cc <_malloc_r+0x64>
 8009114:	200002e8 	.word	0x200002e8
 8009118:	200002ec 	.word	0x200002ec

0800911c <_realloc_r>:
 800911c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800911e:	4607      	mov	r7, r0
 8009120:	4614      	mov	r4, r2
 8009122:	460e      	mov	r6, r1
 8009124:	b921      	cbnz	r1, 8009130 <_realloc_r+0x14>
 8009126:	4611      	mov	r1, r2
 8009128:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800912c:	f7ff bf9c 	b.w	8009068 <_malloc_r>
 8009130:	b922      	cbnz	r2, 800913c <_realloc_r+0x20>
 8009132:	f7ff ff4b 	bl	8008fcc <_free_r>
 8009136:	4625      	mov	r5, r4
 8009138:	4628      	mov	r0, r5
 800913a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800913c:	f000 f826 	bl	800918c <_malloc_usable_size_r>
 8009140:	42a0      	cmp	r0, r4
 8009142:	d20f      	bcs.n	8009164 <_realloc_r+0x48>
 8009144:	4621      	mov	r1, r4
 8009146:	4638      	mov	r0, r7
 8009148:	f7ff ff8e 	bl	8009068 <_malloc_r>
 800914c:	4605      	mov	r5, r0
 800914e:	2800      	cmp	r0, #0
 8009150:	d0f2      	beq.n	8009138 <_realloc_r+0x1c>
 8009152:	4631      	mov	r1, r6
 8009154:	4622      	mov	r2, r4
 8009156:	f7ff ff15 	bl	8008f84 <memcpy>
 800915a:	4631      	mov	r1, r6
 800915c:	4638      	mov	r0, r7
 800915e:	f7ff ff35 	bl	8008fcc <_free_r>
 8009162:	e7e9      	b.n	8009138 <_realloc_r+0x1c>
 8009164:	4635      	mov	r5, r6
 8009166:	e7e7      	b.n	8009138 <_realloc_r+0x1c>

08009168 <_sbrk_r>:
 8009168:	b538      	push	{r3, r4, r5, lr}
 800916a:	4c06      	ldr	r4, [pc, #24]	; (8009184 <_sbrk_r+0x1c>)
 800916c:	2300      	movs	r3, #0
 800916e:	4605      	mov	r5, r0
 8009170:	4608      	mov	r0, r1
 8009172:	6023      	str	r3, [r4, #0]
 8009174:	f7f9 f85e 	bl	8002234 <_sbrk>
 8009178:	1c43      	adds	r3, r0, #1
 800917a:	d102      	bne.n	8009182 <_sbrk_r+0x1a>
 800917c:	6823      	ldr	r3, [r4, #0]
 800917e:	b103      	cbz	r3, 8009182 <_sbrk_r+0x1a>
 8009180:	602b      	str	r3, [r5, #0]
 8009182:	bd38      	pop	{r3, r4, r5, pc}
 8009184:	2000697c 	.word	0x2000697c

08009188 <__malloc_lock>:
 8009188:	4770      	bx	lr

0800918a <__malloc_unlock>:
 800918a:	4770      	bx	lr

0800918c <_malloc_usable_size_r>:
 800918c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009190:	1f18      	subs	r0, r3, #4
 8009192:	2b00      	cmp	r3, #0
 8009194:	bfbc      	itt	lt
 8009196:	580b      	ldrlt	r3, [r1, r0]
 8009198:	18c0      	addlt	r0, r0, r3
 800919a:	4770      	bx	lr

0800919c <_init>:
 800919c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800919e:	bf00      	nop
 80091a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091a2:	bc08      	pop	{r3}
 80091a4:	469e      	mov	lr, r3
 80091a6:	4770      	bx	lr

080091a8 <_fini>:
 80091a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091aa:	bf00      	nop
 80091ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091ae:	bc08      	pop	{r3}
 80091b0:	469e      	mov	lr, r3
 80091b2:	4770      	bx	lr
