// Seed: 2544564399
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_1 = 32'd15
);
  always @(posedge 1 or posedge id_1) begin
    id_1 <= id_1[id_1];
  end
endmodule
