#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x134129040 .scope module, "test" "test" 2 111;
 .timescale 0 0;
v0x1341427a0_0 .net/s "IR", 31 0, L_0x134142de0;  1 drivers
v0x134142850_0 .net/s "PC", 31 0, v0x134141270_0;  1 drivers
v0x134142920_0 .net/s "WD", 31 0, L_0x134145050;  1 drivers
v0x1341429f0_0 .var "clock", 0 0;
S_0x1341217f0 .scope module, "test_cpu" "CPU" 2 114, 2 65 0, S_0x134129040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 32 "WD";
    .port_info 2 /OUTPUT 32 "IR";
    .port_info 3 /OUTPUT 32 "PC";
L_0x134142de0 .functor BUFZ 32, L_0x134142ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1341452f0 .functor AND 1, L_0x1341448b0, L_0x134143d90, C4<1>, C4<1>;
v0x134140940_0 .net "A", 31 0, L_0x1341436c0;  1 drivers
v0x1341409f0_0 .net "ALUOp", 1 0, L_0x134144950;  1 drivers
v0x134140a90_0 .net "ALUOut", 31 0, v0x13413ee20_0;  1 drivers
v0x134140b60_0 .net "ALUSrc", 0 0, L_0x1341444a0;  1 drivers
v0x134140bf0_0 .net "ALUctl", 3 0, v0x134131200_0;  1 drivers
v0x134140d00_0 .net "B", 31 0, L_0x134145210;  1 drivers
v0x134140d90_0 .net "Branch", 0 0, L_0x1341448b0;  1 drivers
v0x134140e20 .array "DMemory", 1023 0, 31 0;
v0x134140eb0 .array "IMemory", 1023 0, 31 0;
v0x134140fd0_0 .net "IR", 31 0, L_0x134142de0;  alias, 1 drivers
v0x134141080_0 .net "MemWrite", 0 0, L_0x134144780;  1 drivers
v0x134141120_0 .net "MemtoReg", 0 0, L_0x134144540;  1 drivers
v0x1341411c0_0 .net "NextPC", 31 0, L_0x1341453a0;  1 drivers
v0x134141270_0 .var "PC", 31 0;
v0x134141330_0 .net "PCplus4", 31 0, v0x13413f650_0;  1 drivers
v0x1341413c0_0 .net "RD2", 31 0, L_0x134143970;  1 drivers
v0x134141460_0 .net "RegDst", 0 0, L_0x134144390;  1 drivers
v0x1341415f0_0 .net "RegWrite", 0 0, L_0x134144660;  1 drivers
v0x1341416a0_0 .net "SignExtend", 31 0, L_0x134143420;  1 drivers
v0x134141730_0 .net "Target", 31 0, v0x13413e610_0;  1 drivers
v0x1341417c0_0 .net "Unused1", 0 0, L_0x134143c70;  1 drivers
v0x134141850_0 .net "Unused2", 0 0, L_0x134143ef0;  1 drivers
v0x1341418e0_0 .net "WD", 31 0, L_0x134145050;  alias, 1 drivers
v0x134141990_0 .net "WR", 4 0, L_0x134144d80;  1 drivers
v0x134141a40_0 .net "Zero", 0 0, L_0x134143d90;  1 drivers
v0x134141af0_0 .net *"_ivl_0", 31 0, L_0x134142ac0;  1 drivers
v0x134141b80_0 .net *"_ivl_11", 0 0, L_0x134142e90;  1 drivers
v0x134141c10_0 .net *"_ivl_12", 15 0, L_0x134142f30;  1 drivers
v0x134141cc0_0 .net *"_ivl_15", 15 0, L_0x134143090;  1 drivers
v0x134141d70_0 .net *"_ivl_2", 31 0, L_0x134142c60;  1 drivers
v0x134141e20_0 .net *"_ivl_30", 29 0, L_0x1341440d0;  1 drivers
L_0x138068298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x134141ed0_0 .net *"_ivl_32", 1 0, L_0x138068298;  1 drivers
v0x134141f80_0 .net *"_ivl_4", 29 0, L_0x134142b80;  1 drivers
v0x134141510_0 .net *"_ivl_47", 4 0, L_0x134144c30;  1 drivers
v0x134142210_0 .net *"_ivl_49", 4 0, L_0x1341449f0;  1 drivers
v0x1341422a0_0 .net *"_ivl_52", 31 0, L_0x134144cd0;  1 drivers
v0x134142340_0 .net *"_ivl_54", 31 0, L_0x134144e20;  1 drivers
v0x1341423f0_0 .net *"_ivl_56", 29 0, L_0x134144ee0;  1 drivers
L_0x1380682e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1341424a0_0 .net *"_ivl_58", 1 0, L_0x1380682e0;  1 drivers
L_0x138068010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x134142550_0 .net *"_ivl_6", 1 0, L_0x138068010;  1 drivers
v0x134142600_0 .net *"_ivl_65", 0 0, L_0x1341452f0;  1 drivers
v0x1341426a0_0 .net "clock", 0 0, v0x1341429f0_0;  1 drivers
L_0x134142ac0 .array/port v0x134140eb0, L_0x134142c60;
L_0x134142b80 .part v0x134141270_0, 2, 30;
L_0x134142c60 .concat [ 30 2 0 0], L_0x134142b80, L_0x138068010;
L_0x134142e90 .part L_0x134142de0, 15, 1;
LS_0x134142f30_0_0 .concat [ 1 1 1 1], L_0x134142e90, L_0x134142e90, L_0x134142e90, L_0x134142e90;
LS_0x134142f30_0_4 .concat [ 1 1 1 1], L_0x134142e90, L_0x134142e90, L_0x134142e90, L_0x134142e90;
LS_0x134142f30_0_8 .concat [ 1 1 1 1], L_0x134142e90, L_0x134142e90, L_0x134142e90, L_0x134142e90;
LS_0x134142f30_0_12 .concat [ 1 1 1 1], L_0x134142e90, L_0x134142e90, L_0x134142e90, L_0x134142e90;
L_0x134142f30 .concat [ 4 4 4 4], LS_0x134142f30_0_0, LS_0x134142f30_0_4, LS_0x134142f30_0_8, LS_0x134142f30_0_12;
L_0x134143090 .part L_0x134142de0, 0, 16;
L_0x134143420 .concat [ 16 16 0 0], L_0x134143090, L_0x134142f30;
L_0x134143a60 .part L_0x134142de0, 21, 5;
L_0x134143b40 .part L_0x134142de0, 16, 5;
L_0x1341440d0 .part L_0x134143420, 0, 30;
L_0x134144170 .concat [ 2 30 0 0], L_0x138068298, L_0x1341440d0;
L_0x1341442f0 .part L_0x134142de0, 26, 6;
L_0x134144390 .part v0x13413e0e0_0, 7, 1;
L_0x1341444a0 .part v0x13413e0e0_0, 6, 1;
L_0x134144540 .part v0x13413e0e0_0, 5, 1;
L_0x134144660 .part v0x13413e0e0_0, 4, 1;
L_0x134144780 .part v0x13413e0e0_0, 3, 1;
L_0x1341448b0 .part v0x13413e0e0_0, 2, 1;
L_0x134144950 .part v0x13413e0e0_0, 0, 2;
L_0x134144a90 .part L_0x134142de0, 0, 6;
L_0x134144c30 .part L_0x134142de0, 11, 5;
L_0x1341449f0 .part L_0x134142de0, 16, 5;
L_0x134144d80 .functor MUXZ 5, L_0x1341449f0, L_0x134144c30, L_0x134144390, C4<>;
L_0x134144cd0 .array/port v0x134140e20, L_0x134144e20;
L_0x134144ee0 .part v0x13413ee20_0, 2, 30;
L_0x134144e20 .concat [ 30 2 0 0], L_0x134144ee0, L_0x1380682e0;
L_0x134145050 .functor MUXZ 32, v0x13413ee20_0, L_0x134144cd0, L_0x134144540, C4<>;
L_0x134145210 .functor MUXZ 32, L_0x134143970, L_0x134143420, L_0x1341444a0, C4<>;
L_0x1341453a0 .functor MUXZ 32, v0x13413f650_0, v0x13413e610_0, L_0x1341452f0, C4<>;
S_0x134122420 .scope module, "ALUCtrl" "ALUControl" 2 99, 2 47 0, S_0x1341217f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "FuncCode";
    .port_info 2 /OUTPUT 4 "ALUCtl";
v0x134131200_0 .var "ALUCtl", 3 0;
v0x13413dcf0_0 .net "ALUOp", 1 0, L_0x134144950;  alias, 1 drivers
v0x13413dda0_0 .net "FuncCode", 5 0, L_0x134144a90;  1 drivers
E_0x13412eb50 .event edge, v0x13413dda0_0, v0x13413dcf0_0;
S_0x13413deb0 .scope module, "MainCtr" "MainControl" 2 98, 2 34 0, S_0x1341217f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op";
    .port_info 1 /OUTPUT 8 "Control";
v0x13413e0e0_0 .var "Control", 7 0;
v0x13413e1a0_0 .net "Op", 5 0, L_0x1341442f0;  1 drivers
E_0x13413e0b0 .event edge, v0x13413e1a0_0;
S_0x13413e280 .scope module, "branch" "alu" 2 97, 2 16 0, S_0x1341217f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x13413e560_0 .net "A", 31 0, L_0x134144170;  1 drivers
v0x13413e610_0 .var "ALUOut", 31 0;
L_0x138068250 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x13413e6c0_0 .net "ALUctl", 3 0, L_0x138068250;  1 drivers
v0x13413e780_0 .net "B", 31 0, v0x13413f650_0;  alias, 1 drivers
o0x1380302b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13413e830_0 .net "Overflow", 0 0, o0x1380302b0;  0 drivers
v0x13413e910_0 .net "Zero", 0 0, L_0x134143ef0;  alias, 1 drivers
L_0x138068208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13413e9b0_0 .net/2u *"_ivl_0", 31 0, L_0x138068208;  1 drivers
E_0x13413e510 .event edge, v0x13413e780_0, v0x13413e560_0, v0x13413e6c0_0;
L_0x134143ef0 .cmp/eq 32, v0x13413e610_0, L_0x138068208;
S_0x13413eae0 .scope module, "ex" "alu" 2 96, 2 16 0, S_0x1341217f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x13413ed70_0 .net "A", 31 0, L_0x1341436c0;  alias, 1 drivers
v0x13413ee20_0 .var "ALUOut", 31 0;
v0x13413eed0_0 .net "ALUctl", 3 0, v0x134131200_0;  alias, 1 drivers
v0x13413efa0_0 .net "B", 31 0, L_0x134145210;  alias, 1 drivers
o0x1380304c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13413f040_0 .net "Overflow", 0 0, o0x1380304c0;  0 drivers
v0x13413f120_0 .net "Zero", 0 0, L_0x134143d90;  alias, 1 drivers
L_0x1380681c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13413f1c0_0 .net/2u *"_ivl_0", 31 0, L_0x1380681c0;  1 drivers
E_0x13413ed20 .event edge, v0x13413efa0_0, v0x13413ed70_0, v0x134131200_0;
L_0x134143d90 .cmp/eq 32, v0x13413ee20_0, L_0x1380681c0;
S_0x13413f2f0 .scope module, "fetch" "alu" 2 95, 2 16 0, S_0x1341217f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x13413f5a0_0 .net "A", 31 0, v0x134141270_0;  alias, 1 drivers
v0x13413f650_0 .var "ALUOut", 31 0;
L_0x138068130 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x13413f710_0 .net "ALUctl", 3 0, L_0x138068130;  1 drivers
L_0x138068178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13413f7c0_0 .net "B", 31 0, L_0x138068178;  1 drivers
o0x1380306d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13413f870_0 .net "Overflow", 0 0, o0x1380306d0;  0 drivers
v0x13413f950_0 .net "Zero", 0 0, L_0x134143c70;  alias, 1 drivers
L_0x1380680e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13413f9f0_0 .net/2u *"_ivl_0", 31 0, L_0x1380680e8;  1 drivers
E_0x13413f570 .event edge, v0x13413f7c0_0, v0x13413f5a0_0, v0x13413f710_0;
L_0x134143c70 .cmp/eq 32, v0x13413f650_0, L_0x1380680e8;
S_0x13413fb20 .scope module, "rf" "reg_file" 2 94, 2 2 0, S_0x1341217f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RR1";
    .port_info 1 /INPUT 5 "RR2";
    .port_info 2 /INPUT 5 "WR";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 32 "RD1";
    .port_info 6 /OUTPUT 32 "RD2";
    .port_info 7 /INPUT 1 "clock";
L_0x1341436c0 .functor BUFZ 32, L_0x134143500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x134143970 .functor BUFZ 32, L_0x134143770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13413fde0_0 .net "RD1", 31 0, L_0x1341436c0;  alias, 1 drivers
v0x13413feb0_0 .net "RD2", 31 0, L_0x134143970;  alias, 1 drivers
v0x13413ff50_0 .net "RR1", 4 0, L_0x134143a60;  1 drivers
v0x134140010_0 .net "RR2", 4 0, L_0x134143b40;  1 drivers
v0x1341400c0_0 .net "RegWrite", 0 0, L_0x134144660;  alias, 1 drivers
v0x1341401a0 .array "Regs", 31 0, 31 0;
v0x134140240_0 .net "WD", 31 0, L_0x134145050;  alias, 1 drivers
v0x1341402f0_0 .net "WR", 4 0, L_0x134144d80;  alias, 1 drivers
v0x1341403a0_0 .net *"_ivl_0", 31 0, L_0x134143500;  1 drivers
v0x1341404b0_0 .net *"_ivl_10", 6 0, L_0x134143810;  1 drivers
L_0x1380680a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x134140560_0 .net *"_ivl_13", 1 0, L_0x1380680a0;  1 drivers
v0x134140610_0 .net *"_ivl_2", 6 0, L_0x1341435a0;  1 drivers
L_0x138068058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1341406c0_0 .net *"_ivl_5", 1 0, L_0x138068058;  1 drivers
v0x134140770_0 .net *"_ivl_8", 31 0, L_0x134143770;  1 drivers
v0x134140820_0 .net "clock", 0 0, v0x1341429f0_0;  alias, 1 drivers
E_0x13413e460 .event negedge, v0x134140820_0;
L_0x134143500 .array/port v0x1341401a0, L_0x1341435a0;
L_0x1341435a0 .concat [ 5 2 0 0], L_0x134143a60, L_0x138068058;
L_0x134143770 .array/port v0x1341401a0, L_0x134143810;
L_0x134143810 .concat [ 5 2 0 0], L_0x134143b40, L_0x1380680a0;
    .scope S_0x13413fb20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1341401a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x13413fb20;
T_1 ;
    %wait E_0x13413e460;
    %load/vec4 v0x1341400c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1341402f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x134140240_0;
    %load/vec4 v0x1341402f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1341401a0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13413f2f0;
T_2 ;
    %wait E_0x13413f570;
    %load/vec4 v0x13413f710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x13413f5a0_0;
    %load/vec4 v0x13413f7c0_0;
    %and;
    %assign/vec4 v0x13413f650_0, 0;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x13413f5a0_0;
    %load/vec4 v0x13413f7c0_0;
    %or;
    %assign/vec4 v0x13413f650_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x13413f5a0_0;
    %load/vec4 v0x13413f7c0_0;
    %add;
    %assign/vec4 v0x13413f650_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x13413f5a0_0;
    %load/vec4 v0x13413f7c0_0;
    %sub;
    %assign/vec4 v0x13413f650_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x13413f5a0_0;
    %load/vec4 v0x13413f7c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x13413f650_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x13413f5a0_0;
    %inv;
    %load/vec4 v0x13413f7c0_0;
    %inv;
    %and;
    %assign/vec4 v0x13413f650_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x13413f5a0_0;
    %inv;
    %load/vec4 v0x13413f7c0_0;
    %inv;
    %or;
    %assign/vec4 v0x13413f650_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13413eae0;
T_3 ;
    %wait E_0x13413ed20;
    %load/vec4 v0x13413eed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x13413ed70_0;
    %load/vec4 v0x13413efa0_0;
    %and;
    %assign/vec4 v0x13413ee20_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x13413ed70_0;
    %load/vec4 v0x13413efa0_0;
    %or;
    %assign/vec4 v0x13413ee20_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x13413ed70_0;
    %load/vec4 v0x13413efa0_0;
    %add;
    %assign/vec4 v0x13413ee20_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x13413ed70_0;
    %load/vec4 v0x13413efa0_0;
    %sub;
    %assign/vec4 v0x13413ee20_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x13413ed70_0;
    %load/vec4 v0x13413efa0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x13413ee20_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x13413ed70_0;
    %inv;
    %load/vec4 v0x13413efa0_0;
    %inv;
    %and;
    %assign/vec4 v0x13413ee20_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x13413ed70_0;
    %inv;
    %load/vec4 v0x13413efa0_0;
    %inv;
    %or;
    %assign/vec4 v0x13413ee20_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13413e280;
T_4 ;
    %wait E_0x13413e510;
    %load/vec4 v0x13413e6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x13413e560_0;
    %load/vec4 v0x13413e780_0;
    %and;
    %assign/vec4 v0x13413e610_0, 0;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x13413e560_0;
    %load/vec4 v0x13413e780_0;
    %or;
    %assign/vec4 v0x13413e610_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x13413e560_0;
    %load/vec4 v0x13413e780_0;
    %add;
    %assign/vec4 v0x13413e610_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x13413e560_0;
    %load/vec4 v0x13413e780_0;
    %sub;
    %assign/vec4 v0x13413e610_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x13413e560_0;
    %load/vec4 v0x13413e780_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %assign/vec4 v0x13413e610_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x13413e560_0;
    %inv;
    %load/vec4 v0x13413e780_0;
    %inv;
    %and;
    %assign/vec4 v0x13413e610_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x13413e560_0;
    %inv;
    %load/vec4 v0x13413e780_0;
    %inv;
    %or;
    %assign/vec4 v0x13413e610_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13413deb0;
T_5 ;
    %wait E_0x13413e0b0;
    %load/vec4 v0x13413e1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 146, 0, 8;
    %assign/vec4 v0x13413e0e0_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 112, 0, 8;
    %assign/vec4 v0x13413e0e0_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 72, 0, 8;
    %assign/vec4 v0x13413e0e0_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x13413e0e0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 84, 0, 8;
    %assign/vec4 v0x13413e0e0_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x134122420;
T_6 ;
    %wait E_0x13412eb50;
    %load/vec4 v0x13413dcf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x134131200_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x134131200_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x13413dda0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x134131200_0, 0;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x134131200_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x134131200_0, 0;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x134131200_0, 0;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x134131200_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x134131200_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1341217f0;
T_7 ;
    %pushi/vec4 2349400064, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134140eb0, 4, 0;
    %pushi/vec4 2349465604, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134140eb0, 4, 0;
    %pushi/vec4 19552298, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134140eb0, 4, 0;
    %pushi/vec4 291504130, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134140eb0, 4, 0;
    %pushi/vec4 2886270980, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134140eb0, 4, 0;
    %pushi/vec4 2886336512, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134140eb0, 4, 0;
    %pushi/vec4 2349400064, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134140eb0, 4, 0;
    %pushi/vec4 2349465604, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134140eb0, 4, 0;
    %pushi/vec4 21647399, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134140eb0, 4, 0;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134140eb0, 4, 0;
    %pushi/vec4 19552288, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134140eb0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134140e20, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x134140e20, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x1341217f0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x134141270_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x1341217f0;
T_9 ;
    %wait E_0x13413e460;
    %load/vec4 v0x1341411c0_0;
    %assign/vec4 v0x134141270_0, 0;
    %load/vec4 v0x134141080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1341413c0_0;
    %load/vec4 v0x134140a90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x134140e20, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x134129040;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0x1341429f0_0;
    %inv;
    %store/vec4 v0x1341429f0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x134129040;
T_11 ;
    %vpi_call 2 117 "$display", "PC  IR                                WD" {0 0 0};
    %vpi_call 2 118 "$monitor", "%2d  %b %2d (%b)", v0x134142850_0, v0x1341427a0_0, v0x134142920_0, v0x134142920_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1341429f0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 120 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips-simple.vl";
