$date
	Sat Jul 30 13:50:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! Out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 1 & S0 $end
$var reg 1 ' S1 $end
$var integer 32 ( i [31:0] $end
$scope module c $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! Out $end
$var wire 1 & S0 $end
$var wire 1 ' S1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
0'
0&
0%
0$
0#
0"
0!
$end
#1
1&
b1 (
#2
1'
0&
b10 (
#3
1&
b11 (
#4
1%
0'
0&
b100 (
#5
1&
b101 (
#6
1'
0&
b110 (
#7
1!
1&
b111 (
#8
0!
1$
0%
0'
0&
b1000 (
#9
1&
b1001 (
#10
1!
1'
0&
b1010 (
#11
0!
1&
b1011 (
#12
1%
0'
0&
b1100 (
#13
1&
b1101 (
#14
1!
1'
0&
b1110 (
#15
1&
b1111 (
#16
0!
1#
0$
0%
0'
0&
b10000 (
#17
1!
1&
b10001 (
#18
0!
1'
0&
b10010 (
#19
1&
b10011 (
#20
1%
0'
0&
b10100 (
#21
1!
1&
b10101 (
#22
0!
1'
0&
b10110 (
#23
1!
1&
b10111 (
#24
0!
1$
0%
0'
0&
b11000 (
#25
1!
1&
b11001 (
#26
1'
0&
b11010 (
#27
0!
1&
b11011 (
#28
1%
0'
0&
b11100 (
#29
1!
1&
b11101 (
#30
1'
0&
b11110 (
#31
1&
b11111 (
#32
1!
1"
0#
0$
0%
0'
0&
b100000 (
#33
0!
1&
b100001 (
#34
0!
1'
0&
b100010 (
#35
1&
b100011 (
#36
1!
1%
0'
0&
b100100 (
#37
0!
1&
b100101 (
#38
0!
1'
0&
b100110 (
#39
1!
1&
b100111 (
#40
1!
1$
0%
0'
0&
b101000 (
#41
0!
1&
b101001 (
#42
1!
1'
0&
b101010 (
#43
0!
1&
b101011 (
#44
1!
1%
0'
0&
b101100 (
#45
0!
1&
b101101 (
#46
1!
1'
0&
b101110 (
#47
1&
b101111 (
#48
1!
1#
0$
0%
0'
0&
b110000 (
#49
1&
b110001 (
#50
0!
1'
0&
b110010 (
#51
1&
b110011 (
#52
1!
1%
0'
0&
b110100 (
#53
1&
b110101 (
#54
0!
1'
0&
b110110 (
#55
1!
1&
b110111 (
#56
1!
1$
0%
0'
0&
b111000 (
#57
1&
b111001 (
#58
1'
0&
b111010 (
#59
0!
1&
b111011 (
#60
1!
1%
0'
0&
b111100 (
#61
1&
b111101 (
#62
1'
0&
b111110 (
#63
1&
b111111 (
#64
b1000000 (
