Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/cathy/Desktop/lab6b/lab/system_tb_isim_beh.exe -prj C:/Users/cathy/Desktop/lab6b/lab/system_tb_beh.prj work.system_tb 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/cathy/Desktop/lab6b/lab/cell.vhd" into library work
Parsing VHDL file "C:/Users/cathy/Desktop/lab6b/lab/CAM_Row.vhd" into library work
Parsing VHDL file "C:/Users/cathy/Desktop/lab6b/lab/CAM_Array.vhd" into library work
Parsing VHDL file "C:/Users/cathy/Desktop/lab6b/lab/CAM_Wrapper.vhd" into library work
Parsing VHDL file "C:/Users/cathy/Desktop/lab6b/lab/system_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "C:/Users/cathy/Desktop/lab6b/lab/CAM_Row.vhd" Line 47: Range is empty (null range)
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral_row of entity CAM_Row [\CAM_Row(4)\]
Compiling architecture behavioral of entity CAM_Array [\CAM_Array(4,4)\]
Compiling architecture behavioral of entity CAM_Wrapper [\CAM_Wrapper(4,4)\]
Compiling architecture behavior of entity system_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/Users/cathy/Desktop/lab6b/lab/system_tb_isim_beh.exe
Fuse Memory Usage: 37712 KB
Fuse CPU Usage: 1575 ms
