Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:45:24 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.846     -509.883                    147                  775        0.223        0.000                      0                  775        3.000        0.000                       0                   417  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -11.846     -509.883                    147                  775        0.223        0.000                      0                  775        3.000        0.000                       0                   417  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          147  Failing Endpoints,  Worst Slack      -11.846ns,  Total Violation     -509.883ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.846ns  (required time - arrival time)
  Source:                 fsm2/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.871ns  (logic 12.883ns (68.268%)  route 5.988ns (31.732%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm2/clk
    SLICE_X13Y41         FDRE                                         r  fsm2/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[18]/Q
                         net (fo=2, routed)           0.720     2.149    fsm2/fsm2_out[18]
    SLICE_X15Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.273 f  fsm2/C_addr0[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.635     2.908    fsm2/C_addr0[3]_INST_0_i_29_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I4_O)        0.124     3.032 f  fsm2/C_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.581     3.613    fsm2/C_addr0[3]_INST_0_i_15_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124     3.737 f  fsm2/out_i_35/O
                         net (fo=1, routed)           0.306     4.043    fsm2/out_i_35_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  fsm2/out_i_33__0/O
                         net (fo=190, routed)         0.842     5.009    alphaRead00/out
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.133 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.403     5.536    mult1/mult1_left[12]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.572 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.574    mult1/out__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.092 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.886    11.978    mult1/out__1_n_105
    SLICE_X14Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.498 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.498    mult1/out_carry_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.615    mult1/out_carry__0_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.732 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.732    mult1/out_carry__1_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.055 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.436    13.491    mult1/out__3[29]
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.306    13.797 r  mult1/out__1_i_3__0/O
                         net (fo=1, routed)           0.401    14.198    mult2/mult2_left[29]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    17.854 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.776    18.630    mult2/out__1_n_105
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.754 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.754    mult2/out[19]_i_7__0_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.287 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.287    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.404 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.404    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.521 r  mult2/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.521    mult2/out_reg[27]_i_1__0_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.844 r  mult2/out_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    19.844    v0/D[13]
    SLICE_X20Y43         FDRE                                         r  v0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    v0/clk
    SLICE_X20Y43         FDRE                                         r  v0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y43         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -19.844    
  -------------------------------------------------------------------
                         slack                                -11.846    

Slack (VIOLATED) :        -11.838ns  (required time - arrival time)
  Source:                 fsm2/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.863ns  (logic 12.875ns (68.255%)  route 5.988ns (31.745%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm2/clk
    SLICE_X13Y41         FDRE                                         r  fsm2/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[18]/Q
                         net (fo=2, routed)           0.720     2.149    fsm2/fsm2_out[18]
    SLICE_X15Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.273 f  fsm2/C_addr0[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.635     2.908    fsm2/C_addr0[3]_INST_0_i_29_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I4_O)        0.124     3.032 f  fsm2/C_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.581     3.613    fsm2/C_addr0[3]_INST_0_i_15_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124     3.737 f  fsm2/out_i_35/O
                         net (fo=1, routed)           0.306     4.043    fsm2/out_i_35_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  fsm2/out_i_33__0/O
                         net (fo=190, routed)         0.842     5.009    alphaRead00/out
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.133 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.403     5.536    mult1/mult1_left[12]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.572 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.574    mult1/out__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.092 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.886    11.978    mult1/out__1_n_105
    SLICE_X14Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.498 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.498    mult1/out_carry_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.615    mult1/out_carry__0_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.732 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.732    mult1/out_carry__1_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.055 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.436    13.491    mult1/out__3[29]
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.306    13.797 r  mult1/out__1_i_3__0/O
                         net (fo=1, routed)           0.401    14.198    mult2/mult2_left[29]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    17.854 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.776    18.630    mult2/out__1_n_105
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.754 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.754    mult2/out[19]_i_7__0_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.287 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.287    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.404 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.404    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.521 r  mult2/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.521    mult2/out_reg[27]_i_1__0_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.836 r  mult2/out_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    19.836    v0/D[15]
    SLICE_X20Y43         FDRE                                         r  v0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    v0/clk
    SLICE_X20Y43         FDRE                                         r  v0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y43         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -19.836    
  -------------------------------------------------------------------
                         slack                                -11.838    

Slack (VIOLATED) :        -11.762ns  (required time - arrival time)
  Source:                 fsm2/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.787ns  (logic 12.799ns (68.126%)  route 5.988ns (31.874%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm2/clk
    SLICE_X13Y41         FDRE                                         r  fsm2/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[18]/Q
                         net (fo=2, routed)           0.720     2.149    fsm2/fsm2_out[18]
    SLICE_X15Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.273 f  fsm2/C_addr0[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.635     2.908    fsm2/C_addr0[3]_INST_0_i_29_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I4_O)        0.124     3.032 f  fsm2/C_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.581     3.613    fsm2/C_addr0[3]_INST_0_i_15_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124     3.737 f  fsm2/out_i_35/O
                         net (fo=1, routed)           0.306     4.043    fsm2/out_i_35_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  fsm2/out_i_33__0/O
                         net (fo=190, routed)         0.842     5.009    alphaRead00/out
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.133 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.403     5.536    mult1/mult1_left[12]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.572 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.574    mult1/out__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.092 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.886    11.978    mult1/out__1_n_105
    SLICE_X14Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.498 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.498    mult1/out_carry_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.615    mult1/out_carry__0_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.732 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.732    mult1/out_carry__1_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.055 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.436    13.491    mult1/out__3[29]
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.306    13.797 r  mult1/out__1_i_3__0/O
                         net (fo=1, routed)           0.401    14.198    mult2/mult2_left[29]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    17.854 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.776    18.630    mult2/out__1_n_105
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.754 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.754    mult2/out[19]_i_7__0_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.287 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.287    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.404 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.404    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.521 r  mult2/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.521    mult2/out_reg[27]_i_1__0_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.760 r  mult2/out_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    19.760    v0/D[14]
    SLICE_X20Y43         FDRE                                         r  v0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    v0/clk
    SLICE_X20Y43         FDRE                                         r  v0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y43         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -19.760    
  -------------------------------------------------------------------
                         slack                                -11.762    

Slack (VIOLATED) :        -11.742ns  (required time - arrival time)
  Source:                 fsm2/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 12.779ns (68.092%)  route 5.988ns (31.908%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm2/clk
    SLICE_X13Y41         FDRE                                         r  fsm2/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[18]/Q
                         net (fo=2, routed)           0.720     2.149    fsm2/fsm2_out[18]
    SLICE_X15Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.273 f  fsm2/C_addr0[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.635     2.908    fsm2/C_addr0[3]_INST_0_i_29_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I4_O)        0.124     3.032 f  fsm2/C_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.581     3.613    fsm2/C_addr0[3]_INST_0_i_15_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124     3.737 f  fsm2/out_i_35/O
                         net (fo=1, routed)           0.306     4.043    fsm2/out_i_35_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  fsm2/out_i_33__0/O
                         net (fo=190, routed)         0.842     5.009    alphaRead00/out
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.133 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.403     5.536    mult1/mult1_left[12]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.572 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.574    mult1/out__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.092 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.886    11.978    mult1/out__1_n_105
    SLICE_X14Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.498 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.498    mult1/out_carry_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.615    mult1/out_carry__0_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.732 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.732    mult1/out_carry__1_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.055 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.436    13.491    mult1/out__3[29]
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.306    13.797 r  mult1/out__1_i_3__0/O
                         net (fo=1, routed)           0.401    14.198    mult2/mult2_left[29]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    17.854 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.776    18.630    mult2/out__1_n_105
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.754 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.754    mult2/out[19]_i_7__0_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.287 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.287    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.404 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.404    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.521 r  mult2/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.521    mult2/out_reg[27]_i_1__0_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.740 r  mult2/out_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    19.740    v0/D[12]
    SLICE_X20Y43         FDRE                                         r  v0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    v0/clk
    SLICE_X20Y43         FDRE                                         r  v0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y43         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -19.740    
  -------------------------------------------------------------------
                         slack                                -11.742    

Slack (VIOLATED) :        -11.729ns  (required time - arrival time)
  Source:                 fsm2/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 12.766ns (68.070%)  route 5.988ns (31.930%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm2/clk
    SLICE_X13Y41         FDRE                                         r  fsm2/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[18]/Q
                         net (fo=2, routed)           0.720     2.149    fsm2/fsm2_out[18]
    SLICE_X15Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.273 f  fsm2/C_addr0[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.635     2.908    fsm2/C_addr0[3]_INST_0_i_29_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I4_O)        0.124     3.032 f  fsm2/C_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.581     3.613    fsm2/C_addr0[3]_INST_0_i_15_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124     3.737 f  fsm2/out_i_35/O
                         net (fo=1, routed)           0.306     4.043    fsm2/out_i_35_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  fsm2/out_i_33__0/O
                         net (fo=190, routed)         0.842     5.009    alphaRead00/out
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.133 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.403     5.536    mult1/mult1_left[12]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.572 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.574    mult1/out__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.092 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.886    11.978    mult1/out__1_n_105
    SLICE_X14Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.498 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.498    mult1/out_carry_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.615    mult1/out_carry__0_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.732 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.732    mult1/out_carry__1_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.055 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.436    13.491    mult1/out__3[29]
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.306    13.797 r  mult1/out__1_i_3__0/O
                         net (fo=1, routed)           0.401    14.198    mult2/mult2_left[29]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    17.854 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.776    18.630    mult2/out__1_n_105
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.754 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.754    mult2/out[19]_i_7__0_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.287 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.287    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.404 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.404    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.727 r  mult2/out_reg[27]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    19.727    v0/D[9]
    SLICE_X20Y42         FDRE                                         r  v0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    v0/clk
    SLICE_X20Y42         FDRE                                         r  v0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y42         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -19.727    
  -------------------------------------------------------------------
                         slack                                -11.729    

Slack (VIOLATED) :        -11.721ns  (required time - arrival time)
  Source:                 fsm2/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.746ns  (logic 12.758ns (68.056%)  route 5.988ns (31.944%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm2/clk
    SLICE_X13Y41         FDRE                                         r  fsm2/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[18]/Q
                         net (fo=2, routed)           0.720     2.149    fsm2/fsm2_out[18]
    SLICE_X15Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.273 f  fsm2/C_addr0[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.635     2.908    fsm2/C_addr0[3]_INST_0_i_29_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I4_O)        0.124     3.032 f  fsm2/C_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.581     3.613    fsm2/C_addr0[3]_INST_0_i_15_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124     3.737 f  fsm2/out_i_35/O
                         net (fo=1, routed)           0.306     4.043    fsm2/out_i_35_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  fsm2/out_i_33__0/O
                         net (fo=190, routed)         0.842     5.009    alphaRead00/out
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.133 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.403     5.536    mult1/mult1_left[12]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.572 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.574    mult1/out__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.092 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.886    11.978    mult1/out__1_n_105
    SLICE_X14Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.498 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.498    mult1/out_carry_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.615    mult1/out_carry__0_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.732 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.732    mult1/out_carry__1_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.055 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.436    13.491    mult1/out__3[29]
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.306    13.797 r  mult1/out__1_i_3__0/O
                         net (fo=1, routed)           0.401    14.198    mult2/mult2_left[29]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    17.854 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.776    18.630    mult2/out__1_n_105
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.754 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.754    mult2/out[19]_i_7__0_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.287 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.287    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.404 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.404    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.719 r  mult2/out_reg[27]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    19.719    v0/D[11]
    SLICE_X20Y42         FDRE                                         r  v0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    v0/clk
    SLICE_X20Y42         FDRE                                         r  v0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y42         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -19.719    
  -------------------------------------------------------------------
                         slack                                -11.721    

Slack (VIOLATED) :        -11.645ns  (required time - arrival time)
  Source:                 fsm2/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 12.682ns (67.926%)  route 5.988ns (32.074%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm2/clk
    SLICE_X13Y41         FDRE                                         r  fsm2/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[18]/Q
                         net (fo=2, routed)           0.720     2.149    fsm2/fsm2_out[18]
    SLICE_X15Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.273 f  fsm2/C_addr0[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.635     2.908    fsm2/C_addr0[3]_INST_0_i_29_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I4_O)        0.124     3.032 f  fsm2/C_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.581     3.613    fsm2/C_addr0[3]_INST_0_i_15_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124     3.737 f  fsm2/out_i_35/O
                         net (fo=1, routed)           0.306     4.043    fsm2/out_i_35_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  fsm2/out_i_33__0/O
                         net (fo=190, routed)         0.842     5.009    alphaRead00/out
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.133 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.403     5.536    mult1/mult1_left[12]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.572 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.574    mult1/out__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.092 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.886    11.978    mult1/out__1_n_105
    SLICE_X14Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.498 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.498    mult1/out_carry_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.615    mult1/out_carry__0_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.732 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.732    mult1/out_carry__1_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.055 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.436    13.491    mult1/out__3[29]
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.306    13.797 r  mult1/out__1_i_3__0/O
                         net (fo=1, routed)           0.401    14.198    mult2/mult2_left[29]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    17.854 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.776    18.630    mult2/out__1_n_105
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.754 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.754    mult2/out[19]_i_7__0_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.287 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.287    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.404 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.404    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.643 r  mult2/out_reg[27]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    19.643    v0/D[10]
    SLICE_X20Y42         FDRE                                         r  v0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    v0/clk
    SLICE_X20Y42         FDRE                                         r  v0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y42         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -19.643    
  -------------------------------------------------------------------
                         slack                                -11.645    

Slack (VIOLATED) :        -11.625ns  (required time - arrival time)
  Source:                 fsm2/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.650ns  (logic 12.662ns (67.892%)  route 5.988ns (32.108%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm2/clk
    SLICE_X13Y41         FDRE                                         r  fsm2/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[18]/Q
                         net (fo=2, routed)           0.720     2.149    fsm2/fsm2_out[18]
    SLICE_X15Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.273 f  fsm2/C_addr0[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.635     2.908    fsm2/C_addr0[3]_INST_0_i_29_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I4_O)        0.124     3.032 f  fsm2/C_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.581     3.613    fsm2/C_addr0[3]_INST_0_i_15_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124     3.737 f  fsm2/out_i_35/O
                         net (fo=1, routed)           0.306     4.043    fsm2/out_i_35_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  fsm2/out_i_33__0/O
                         net (fo=190, routed)         0.842     5.009    alphaRead00/out
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.133 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.403     5.536    mult1/mult1_left[12]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.572 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.574    mult1/out__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.092 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.886    11.978    mult1/out__1_n_105
    SLICE_X14Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.498 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.498    mult1/out_carry_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.615    mult1/out_carry__0_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.732 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.732    mult1/out_carry__1_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.055 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.436    13.491    mult1/out__3[29]
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.306    13.797 r  mult1/out__1_i_3__0/O
                         net (fo=1, routed)           0.401    14.198    mult2/mult2_left[29]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    17.854 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.776    18.630    mult2/out__1_n_105
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.754 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.754    mult2/out[19]_i_7__0_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.287 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.287    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.404 r  mult2/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.404    mult2/out_reg[23]_i_1__0_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.623 r  mult2/out_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    19.623    v0/D[8]
    SLICE_X20Y42         FDRE                                         r  v0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    v0/clk
    SLICE_X20Y42         FDRE                                         r  v0/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y42         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -19.623    
  -------------------------------------------------------------------
                         slack                                -11.625    

Slack (VIOLATED) :        -11.612ns  (required time - arrival time)
  Source:                 fsm2/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.637ns  (logic 12.649ns (67.870%)  route 5.988ns (32.130%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm2/clk
    SLICE_X13Y41         FDRE                                         r  fsm2/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[18]/Q
                         net (fo=2, routed)           0.720     2.149    fsm2/fsm2_out[18]
    SLICE_X15Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.273 f  fsm2/C_addr0[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.635     2.908    fsm2/C_addr0[3]_INST_0_i_29_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I4_O)        0.124     3.032 f  fsm2/C_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.581     3.613    fsm2/C_addr0[3]_INST_0_i_15_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124     3.737 f  fsm2/out_i_35/O
                         net (fo=1, routed)           0.306     4.043    fsm2/out_i_35_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  fsm2/out_i_33__0/O
                         net (fo=190, routed)         0.842     5.009    alphaRead00/out
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.133 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.403     5.536    mult1/mult1_left[12]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.572 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.574    mult1/out__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.092 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.886    11.978    mult1/out__1_n_105
    SLICE_X14Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.498 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.498    mult1/out_carry_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.615    mult1/out_carry__0_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.732 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.732    mult1/out_carry__1_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.055 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.436    13.491    mult1/out__3[29]
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.306    13.797 r  mult1/out__1_i_3__0/O
                         net (fo=1, routed)           0.401    14.198    mult2/mult2_left[29]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    17.854 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.776    18.630    mult2/out__1_n_105
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.754 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.754    mult2/out[19]_i_7__0_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.287 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.287    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.610 r  mult2/out_reg[23]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    19.610    v0/D[5]
    SLICE_X20Y41         FDRE                                         r  v0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    v0/clk
    SLICE_X20Y41         FDRE                                         r  v0/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y41         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -19.610    
  -------------------------------------------------------------------
                         slack                                -11.612    

Slack (VIOLATED) :        -11.604ns  (required time - arrival time)
  Source:                 fsm2/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.629ns  (logic 12.641ns (67.856%)  route 5.988ns (32.144%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm2/clk
    SLICE_X13Y41         FDRE                                         r  fsm2/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[18]/Q
                         net (fo=2, routed)           0.720     2.149    fsm2/fsm2_out[18]
    SLICE_X15Y39         LUT4 (Prop_lut4_I2_O)        0.124     2.273 f  fsm2/C_addr0[3]_INST_0_i_29/O
                         net (fo=1, routed)           0.635     2.908    fsm2/C_addr0[3]_INST_0_i_29_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I4_O)        0.124     3.032 f  fsm2/C_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.581     3.613    fsm2/C_addr0[3]_INST_0_i_15_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124     3.737 f  fsm2/out_i_35/O
                         net (fo=1, routed)           0.306     4.043    fsm2/out_i_35_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.167 r  fsm2/out_i_33__0/O
                         net (fo=190, routed)         0.842     5.009    alphaRead00/out
    SLICE_X12Y43         LUT2 (Prop_lut2_I1_O)        0.124     5.133 r  alphaRead00/out__0_i_5/O
                         net (fo=1, routed)           0.403     5.536    mult1/mult1_left[12]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.572 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.574    mult1/out__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.092 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.886    11.978    mult1/out__1_n_105
    SLICE_X14Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.498 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.498    mult1/out_carry_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.615    mult1/out_carry__0_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.732 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.732    mult1/out_carry__1_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.055 r  mult1/out_carry__2/O[1]
                         net (fo=1, routed)           0.436    13.491    mult1/out__3[29]
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.306    13.797 r  mult1/out__1_i_3__0/O
                         net (fo=1, routed)           0.401    14.198    mult2/mult2_left[29]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    17.854 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.776    18.630    mult2/out__1_n_105
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.124    18.754 r  mult2/out[19]_i_7__0/O
                         net (fo=1, routed)           0.000    18.754    mult2/out[19]_i_7__0_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.287 r  mult2/out_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.287    mult2/out_reg[19]_i_1__0_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.602 r  mult2/out_reg[23]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    19.602    v0/D[7]
    SLICE_X20Y41         FDRE                                         r  v0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    v0/clk
    SLICE_X20Y41         FDRE                                         r  v0/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y41         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -19.602    
  -------------------------------------------------------------------
                         slack                                -11.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 j1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    j1/clk
    SLICE_X19Y40         FDRE                                         r  j1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j1/out_reg[2]/Q
                         net (fo=4, routed)           0.168     0.719    j1/Q[2]
    SLICE_X19Y40         LUT5 (Prop_lut5_I3_O)        0.042     0.761 r  j1/out[3]_i_2__5/O
                         net (fo=1, routed)           0.000     0.761    j1/j1_in[3]
    SLICE_X19Y40         FDRE                                         r  j1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    j1/clk
    SLICE_X19Y40         FDRE                                         r  j1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.107     0.539    j1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 k0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    k0/clk
    SLICE_X16Y39         FDRE                                         r  k0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  k0/out_reg[1]/Q
                         net (fo=5, routed)           0.160     0.734    fsm2/Q[1]
    SLICE_X16Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.779 r  fsm2/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.779    k0/D[1]
    SLICE_X16Y39         FDRE                                         r  k0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    k0/clk
    SLICE_X16Y39         FDRE                                         r  k0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y39         FDRE (Hold_fdre_C_D)         0.121     0.553    k0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 i0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.190ns (52.557%)  route 0.172ns (47.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    i0/clk
    SLICE_X21Y39         FDRE                                         r  i0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[1]/Q
                         net (fo=5, routed)           0.172     0.723    i0/Q[1]
    SLICE_X21Y39         LUT5 (Prop_lut5_I0_O)        0.049     0.772 r  i0/out[3]_i_2__6/O
                         net (fo=1, routed)           0.000     0.772    i0/i0_in[3]
    SLICE_X21Y39         FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    i0/clk
    SLICE_X21Y39         FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y39         FDRE (Hold_fdre_C_D)         0.107     0.539    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.936%)  route 0.171ns (45.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    j0/clk
    SLICE_X22Y41         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j0/out_reg[0]/Q
                         net (fo=5, routed)           0.171     0.746    fsm0/C_addr1[3][0]
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.791 r  fsm0/out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.791    j0/D[1]
    SLICE_X22Y40         FDRE                                         r  j0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    j0/clk
    SLICE_X22Y40         FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.120     0.552    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    cond_computed1/clk
    SLICE_X10Y42         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  cond_computed1/out_reg[0]/Q
                         net (fo=5, routed)           0.172     0.747    fsm6/cond_computed1_out
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.792 r  fsm6/out[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.792    cond_computed1/out_reg[0]_0
    SLICE_X10Y42         FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    cond_computed1/clk
    SLICE_X10Y42         FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y42         FDRE (Hold_fdre_C_D)         0.121     0.553    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 v0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.440%)  route 0.161ns (49.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    v0/clk
    SLICE_X20Y43         FDRE                                         r  v0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  v0/out_reg[30]/Q
                         net (fo=1, routed)           0.161     0.735    CWrite10/Q[14]
    SLICE_X22Y43         FDRE                                         r  CWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    CWrite10/clk
    SLICE_X22Y43         FDRE                                         r  CWrite10/out_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.063     0.495    CWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 j0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.510%)  route 0.174ns (45.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    j0/clk
    SLICE_X22Y40         FDRE                                         r  j0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j0/out_reg[2]/Q
                         net (fo=3, routed)           0.174     0.749    fsm0/C_addr1[3][2]
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  fsm0/out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.794    j0/D[2]
    SLICE_X22Y40         FDRE                                         r  j0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    j0/clk
    SLICE_X22Y40         FDRE                                         r  j0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.121     0.553    j0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 fsm4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    fsm4/clk
    SLICE_X11Y42         FDRE                                         r  fsm4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm4/out_reg[0]/Q
                         net (fo=13, routed)          0.168     0.719    fsm4/out_reg[0]_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.764 r  fsm4/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.764    fsm4/out[0]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  fsm4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    fsm4/clk
    SLICE_X11Y42         FDRE                                         r  fsm4/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 j1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    j1/clk
    SLICE_X17Y41         FDRE                                         r  j1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  j1/out_reg[0]/Q
                         net (fo=6, routed)           0.168     0.719    fsm5/Q[0]
    SLICE_X17Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.764 r  fsm5/out[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.764    j1/D[0]
    SLICE_X17Y41         FDRE                                         r  j1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    j1/clk
    SLICE_X17Y41         FDRE                                         r  j1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.091     0.523    j1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 j1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    j1/clk
    SLICE_X19Y40         FDRE                                         r  j1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j1/out_reg[2]/Q
                         net (fo=4, routed)           0.168     0.719    j1/Q[2]
    SLICE_X19Y40         LUT4 (Prop_lut4_I3_O)        0.045     0.764 r  j1/out[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.764    j1/j1_in[2]
    SLICE_X19Y40         FDRE                                         r  j1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    j1/clk
    SLICE_X19Y40         FDRE                                         r  j1/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.091     0.523    j1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X12Y40  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X21Y35  v0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X21Y37  v0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X21Y37  v0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X20Y38  v0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X21Y40  v0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X20Y38  v0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X12Y44  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X12Y39  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X12Y42  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X12Y40  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X21Y35  v0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X21Y37  v0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X21Y37  v0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X20Y38  v0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X21Y40  v0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X20Y38  v0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X12Y44  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X12Y39  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X12Y42  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X12Y40  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X21Y35  v0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X21Y37  v0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X21Y37  v0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X20Y38  v0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X21Y40  v0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X20Y38  v0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X12Y44  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X12Y39  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X12Y42  ARead00/out_reg[12]/C



