$date
	Wed Sep 22 23:13:07 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! U $end
$var wire 1 " T $end
$var wire 1 # S $end
$var wire 1 $ R $end
$var wire 1 % Q $end
$var wire 1 & P $end
$var reg 1 ' t_a $end
$var reg 1 ( t_b $end
$scope module a1 $end
$var wire 1 ' i $end
$var wire 1 & o1 $end
$upscope $end
$scope module a2 $end
$var wire 1 ' i0 $end
$var wire 1 ( i1 $end
$var wire 1 % o2 $end
$upscope $end
$scope module a3 $end
$var wire 1 ' i0 $end
$var wire 1 ( i1 $end
$var wire 1 $ o3 $end
$upscope $end
$scope module a4 $end
$var wire 1 ' i0 $end
$var wire 1 ( i1 $end
$var wire 1 # o4 $end
$upscope $end
$scope module a5 $end
$var wire 1 ' i0 $end
$var wire 1 ( i1 $end
$var wire 1 ) t $end
$var wire 1 " o5 $end
$scope module and2_0 $end
$var wire 1 ' i0 $end
$var wire 1 ( i1 $end
$var wire 1 ) o2 $end
$upscope $end
$scope module invert_0 $end
$var wire 1 ) i $end
$var wire 1 " o1 $end
$upscope $end
$upscope $end
$scope module a6 $end
$var wire 1 ' i0 $end
$var wire 1 ( i1 $end
$var wire 1 * t $end
$var wire 1 ! o6 $end
$scope module invert_1 $end
$var wire 1 ! o1 $end
$var wire 1 * i $end
$upscope $end
$scope module or2_0 $end
$var wire 1 ' i0 $end
$var wire 1 ( i1 $end
$var wire 1 * o3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
1&
0%
0$
0#
1"
1!
$end
#10
1$
1#
0!
1*
1(
#20
0(
0&
1'
#30
1%
0#
0"
1)
1(
#40
0%
0$
1"
0)
1!
0*
0(
1&
0'
