// Seed: 45769153
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_5;
  always begin : LABEL_0
    begin : LABEL_0
      id_5 <= 1;
    end
    id_1 = id_5 < 1;
  end
  tri1 id_6;
  always @(id_6 or posedge 1'h0 > 1) $display(id_6);
endmodule
module module_1 (
    output wor id_0
    , id_6,
    input supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    input supply0 id_4
);
  wire id_7;
  assign id_6[1'b0] = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_6 = 0;
endmodule
