/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [7:0] _02_;
  wire [7:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [17:0] celloutsig_0_13z;
  wire [20:0] celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [25:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [24:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [6:0] _03_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_10z[9:7], celloutsig_0_10z[15], celloutsig_0_10z[5:4], celloutsig_0_1z };
  assign { _01_[6:1], _00_ } = _03_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 8'h00;
    else _02_ <= celloutsig_0_13z[17:10];
  reg [10:0] _05_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 11'h000;
    else _05_ <= { celloutsig_0_16z[12:10], _02_ };
  assign out_data[10:0] = _05_;
  assign celloutsig_0_3z = { in_data[80:75], celloutsig_0_2z, celloutsig_0_2z } > celloutsig_0_0z;
  assign celloutsig_1_3z = { in_data[157:146], celloutsig_1_0z, celloutsig_1_1z } > in_data[115:102];
  assign celloutsig_0_8z = { in_data[29:26], celloutsig_0_2z } && { celloutsig_0_4z[4], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_4z[5:1], celloutsig_0_2z } && { celloutsig_0_10z[10:7], celloutsig_0_10z[15], celloutsig_0_10z[5] };
  assign celloutsig_0_26z = { _02_[7:6], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_20z } && { _01_[4:1], celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_25z = ! in_data[52:19];
  assign celloutsig_1_1z = ! in_data[159:155];
  assign celloutsig_1_6z = { in_data[156:144], celloutsig_1_5z } != { in_data[181:163], celloutsig_1_1z };
  assign celloutsig_0_6z = { celloutsig_0_4z[5], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } != { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_20z = _01_[4:3] != { celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[189:173] != in_data[150:134];
  assign celloutsig_1_10z = in_data[159:156] !== celloutsig_1_4z[14:11];
  assign celloutsig_0_2z = { in_data[18:7], celloutsig_0_1z } !== { celloutsig_0_0z[4:0], celloutsig_0_0z };
  assign celloutsig_1_13z = ~ celloutsig_1_5z[4:2];
  assign celloutsig_1_18z = ~ { celloutsig_1_5z[6:1], celloutsig_1_12z };
  assign celloutsig_1_2z = ~ { in_data[188:181], celloutsig_1_1z };
  assign celloutsig_1_19z = & { celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_5z[5:1], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[146:145] };
  assign celloutsig_0_9z = & celloutsig_0_0z[4:0];
  assign celloutsig_0_1z = | celloutsig_0_0z[5:1];
  assign celloutsig_0_19z = | celloutsig_0_15z[15:3];
  assign celloutsig_1_9z = ^ { celloutsig_1_8z[9:8], celloutsig_1_3z };
  assign celloutsig_1_15z = ^ { in_data[133:119], celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_0_7z = ^ { celloutsig_0_5z[2:1], celloutsig_0_5z };
  assign celloutsig_0_12z = ^ { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_24z = ^ celloutsig_0_15z[20:17];
  assign celloutsig_1_5z = celloutsig_1_4z[15:9] >> { celloutsig_1_2z[8:3], celloutsig_1_3z };
  assign celloutsig_0_4z = in_data[87:81] >>> celloutsig_0_0z[6:0];
  assign celloutsig_0_28z = { celloutsig_0_0z[5:0], celloutsig_0_25z } >>> { celloutsig_0_0z[6:1], celloutsig_0_26z };
  assign celloutsig_1_4z = { in_data[185:178], celloutsig_1_2z, celloutsig_1_2z } >>> { in_data[162:151], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[54:47] - in_data[67:60];
  assign celloutsig_1_8z = in_data[154:130] - { celloutsig_1_4z[23:0], celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_4z[5:1], celloutsig_1_6z, celloutsig_1_10z } - celloutsig_1_5z;
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z } - { celloutsig_0_4z[4], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_15z = { in_data[44:36], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_4z } - { in_data[6:3], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_22z = in_data[13:9] - { celloutsig_0_15z[4:1], celloutsig_0_19z };
  assign celloutsig_0_16z = { celloutsig_0_13z[10:6], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z } ^ { celloutsig_0_15z[15:7], celloutsig_0_8z, celloutsig_0_5z };
  assign { celloutsig_0_10z[7], celloutsig_0_10z[5:3], celloutsig_0_10z[14:8], celloutsig_0_10z[2], celloutsig_0_10z[15] } = ~ { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign { celloutsig_0_13z[14], celloutsig_0_13z[12], celloutsig_0_13z[10], celloutsig_0_13z[1], celloutsig_0_13z[13], celloutsig_0_13z[11], celloutsig_0_13z[17:15], celloutsig_0_13z[9:2] } = ~ { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, in_data[86:84], celloutsig_0_0z };
  assign _01_[0] = _00_;
  assign { celloutsig_0_10z[6], celloutsig_0_10z[1:0] } = { celloutsig_0_10z[15], celloutsig_0_10z[7], celloutsig_0_10z[7] };
  assign celloutsig_0_13z[0] = celloutsig_0_13z[12];
  assign { out_data[140:128], out_data[96], out_data[38:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z };
endmodule
