Command: /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/simv -l /home/users/andalex/Desktop/EE271/rasterizer-fall-2024/simv.log +testname=/afs/ir.stanford.edu/class/ee271/project/vect/vec_271_01_sv.dat
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version M-2017.03_Full64; Runtime version M-2017.03_Full64;  Nov 26 22:38 2024
time=         0 ************** Driver Is Initializing Input Signals *****************
time=         0 ************** Loading Arguments *****************
Simulation run with default random seed=12345
Simulation will timout after 50000000 cycles
Simulation will use test file /afs/ir.stanford.edu/class/ee271/project/vect/vec_271_01_sv.dat
Seed=      12345 
time=     15000 ************** Driver Is Initializing Test from File *****************
Setting screen params: w=800 h=600 msaa=16 RADIX = 10
time=     30000 ************** Initializing FB and ZB *****************
time=     30010 ************** Finished Init FB and ZB *****************
time=     45000 ************** Runnning Test *****************
time=     45000 ************** Driver Is Runnning Test -->/afs/ir.stanford.edu/class/ee271/project/vect/vec_271_01_sv.dat<-- *****************
time=     49000 	         0 samples processed,          0 of them hit
time= 104270000 	    100000 samples processed,      26659 of them hit
time= 208846000 	    200000 samples processed,      56010 of them hit
Interrupt at time 291883000
