Timing Analyzer report for skeleton
Sat Dec 03 16:25:23 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'
 13. Slow 1200mV 85C Model Setup: 'inclock'
 14. Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'inclock'
 17. Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'
 18. Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 19. Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 28. Slow 1200mV 0C Model Setup: 'inclock'
 29. Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'inclock'
 32. Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 33. Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 34. Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 42. Fast 1200mV 0C Model Setup: 'inclock'
 43. Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'inclock'
 46. Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 47. Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 48. Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; skeleton                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 2.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.5%      ;
;     Processor 3            ;  10.3%      ;
;     Processor 4            ;   7.2%      ;
;     Processors 5-16        ;   5.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; inclock ; div|altpll_component|auto_generated|pll1|inclk[0] ; { div|altpll_component|auto_generated|pll1|clk[0] } ;
; inclock                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { inclock }                                         ;
; p1|altpll_component|pll|clk[2]                  ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; inclock ; p1|altpll_component|pll|inclk[0]                  ; { p1|altpll_component|pll|clk[2] }                  ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 16.53 MHz  ; 16.53 MHz       ; div|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 22.77 MHz  ; 22.77 MHz       ; p1|altpll_component|pll|clk[2]                  ;                                                               ;
; 258.06 MHz ; 250.0 MHz       ; inclock                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2]                  ; -1.954 ; -6.838        ;
; inclock                                         ; 16.125 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 19.751 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
; inclock                                         ; 0.410 ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 0.444 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 13.166 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                  ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 4.804 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.684  ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 19.717 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.699 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -1.954 ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 22.271     ;
; -1.896 ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 22.213     ;
; -1.826 ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 22.143     ;
; -1.801 ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 22.118     ;
; -1.775 ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 22.092     ;
; -1.768 ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 22.085     ;
; -1.743 ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 22.060     ;
; -1.647 ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 21.964     ;
; -1.622 ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 21.939     ;
; -1.213 ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.329      ; 21.540     ;
; -1.141 ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.329      ; 21.468     ;
; -1.071 ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.329      ; 21.398     ;
; -0.547 ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 20.864     ;
; -0.489 ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 20.806     ;
; -0.368 ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 20.685     ;
; -0.123 ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.329      ; 20.450     ;
; 0.310  ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 20.018     ;
; 0.382  ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 19.946     ;
; 0.452  ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 19.876     ;
; 1.400  ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 18.928     ;
; 1.753  ; vga_controller:vga_ins|ADDR[14]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 18.564     ;
; 1.786  ; vga_controller:vga_ins|ADDR[14]                                                                                                                ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.329      ; 18.541     ;
; 1.811  ; vga_controller:vga_ins|ADDR[14]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 18.506     ;
; 1.932  ; vga_controller:vga_ins|ADDR[14]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 18.385     ;
; 2.113  ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 18.215     ;
; 2.185  ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 18.143     ;
; 2.255  ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 18.073     ;
; 3.203  ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 17.125     ;
; 3.309  ; vga_controller:vga_ins|ADDR[14]                                                                                                                ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 17.019     ;
; 3.738  ; vga_controller:vga_ins|ADDR[13]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 16.579     ;
; 3.796  ; vga_controller:vga_ins|ADDR[13]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 16.521     ;
; 3.917  ; vga_controller:vga_ins|ADDR[13]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 16.400     ;
; 3.990  ; vga_controller:vga_ins|ADDR[13]                                                                                                                ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.329      ; 16.337     ;
; 4.459  ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgY[3]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 15.869     ;
; 4.531  ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgY[3]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 15.797     ;
; 4.601  ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgY[3]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 15.727     ;
; 5.112  ; vga_controller:vga_ins|ADDR[14]                                                                                                                ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 15.216     ;
; 5.513  ; vga_controller:vga_ins|ADDR[13]                                                                                                                ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 14.815     ;
; 5.549  ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgY[3]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 14.779     ;
; 5.643  ; vga_controller:vga_ins|ADDR[12]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 14.674     ;
; 5.701  ; vga_controller:vga_ins|ADDR[12]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 14.616     ;
; 5.822  ; vga_controller:vga_ins|ADDR[12]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 14.495     ;
; 6.049  ; vga_controller:vga_ins|ADDR[12]                                                                                                                ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.329      ; 14.278     ;
; 6.522  ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgY[4]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 13.393     ;
; 6.594  ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgY[4]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 13.321     ;
; 6.664  ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgY[4]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 13.251     ;
; 7.316  ; vga_controller:vga_ins|ADDR[13]                                                                                                                ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 13.012     ;
; 7.458  ; vga_controller:vga_ins|ADDR[14]                                                                                                                ; vga_controller:vga_ins|bgY[3]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 12.870     ;
; 7.499  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a6~porta_address_reg0   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.241      ; 12.780     ;
; 7.505  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a76~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.239      ; 12.772     ;
; 7.514  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a278~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.235      ; 12.759     ;
; 7.540  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a101~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.227      ; 12.725     ;
; 7.572  ; vga_controller:vga_ins|ADDR[12]                                                                                                                ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.330      ; 12.756     ;
; 7.589  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a212~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.264      ; 12.713     ;
; 7.590  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a206~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.266      ; 12.714     ;
; 7.612  ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgY[4]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 12.303     ;
; 7.619  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a93~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.260      ; 12.679     ;
; 7.796  ; vga_controller:vga_ins|ADDR[11]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 12.521     ;
; 7.799  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a13~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.207      ; 12.446     ;
; 7.819  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a98~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.217      ; 12.436     ;
; 7.849  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a260~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.210      ; 12.399     ;
; 7.854  ; vga_controller:vga_ins|ADDR[11]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 12.463     ;
; 7.860  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a285~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.273      ; 12.451     ;
; 7.866  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a204~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.271      ; 12.443     ;
; 7.894  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a202~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.272      ; 12.416     ;
; 7.905  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a270~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.251      ; 12.384     ;
; 7.908  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a200~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.255      ; 12.385     ;
; 7.931  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a213~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.243      ; 12.350     ;
; 7.935  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a5~porta_address_reg0   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.257      ; 12.360     ;
; 7.955  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a155~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 12.020     ;
; 7.975  ; vga_controller:vga_ins|ADDR[11]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.319      ; 12.342     ;
; 8.028  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a20~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.049     ; 11.961     ;
; 8.046  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a74~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.235      ; 12.227     ;
; 8.060  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a117~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.103     ; 11.875     ;
; 8.061  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a285~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.273      ; 12.250     ;
; 8.068  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a27~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.044     ; 11.926     ;
; 8.069  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a106~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.081     ; 11.888     ;
; 8.086  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a99~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.241      ; 12.193     ;
; 8.098  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a89~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.205      ; 12.145     ;
; 8.107  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a96~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.227      ; 12.158     ;
; 8.110  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a186~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 11.841     ;
; 8.111  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a216~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.112     ; 11.815     ;
; 8.187  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a275~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.202      ; 12.053     ;
; 8.190  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a273~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.196      ; 12.044     ;
; 8.191  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a12~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.188      ; 12.035     ;
; 8.204  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a98~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.217      ; 12.051     ;
; 8.213  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a46~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.268      ; 12.093     ;
; 8.229  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a199~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.259      ; 12.068     ;
; 8.229  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a263~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.226      ; 12.035     ;
; 8.234  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a281~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.232      ; 12.036     ;
; 8.246  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a279~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.265      ; 12.057     ;
; 8.252  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a58~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 12.049     ;
; 8.254  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a271~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.218      ; 12.002     ;
; 8.259  ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a194~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 12.001     ;
; 8.267  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a93~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.260      ; 12.031     ;
; 8.270  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a212~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.264      ; 12.032     ;
; 8.295  ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a206~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.266      ; 12.009     ;
; 8.296  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a211~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 11.666     ;
; 8.303  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a172~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 11.650     ;
; 8.309  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a85~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 11.681     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inclock'                                                                                          ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 16.125 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.795      ;
; 16.125 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.795      ;
; 16.125 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.795      ;
; 16.125 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.795      ;
; 16.125 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.795      ;
; 16.125 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.795      ;
; 16.125 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.795      ;
; 16.125 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.795      ;
; 16.125 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.795      ;
; 16.136 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.784      ;
; 16.136 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.784      ;
; 16.136 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.784      ;
; 16.136 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.784      ;
; 16.136 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.784      ;
; 16.136 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.784      ;
; 16.136 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.784      ;
; 16.136 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.784      ;
; 16.136 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.784      ;
; 16.242 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.678      ;
; 16.242 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.678      ;
; 16.242 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.678      ;
; 16.242 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.678      ;
; 16.242 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.678      ;
; 16.242 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.678      ;
; 16.242 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.678      ;
; 16.242 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.678      ;
; 16.242 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.678      ;
; 16.252 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.668      ;
; 16.252 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.668      ;
; 16.252 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.668      ;
; 16.252 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.668      ;
; 16.252 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.668      ;
; 16.252 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.668      ;
; 16.252 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.668      ;
; 16.252 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.668      ;
; 16.252 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.668      ;
; 16.254 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.666      ;
; 16.265 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.655      ;
; 16.371 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.549      ;
; 16.381 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.539      ;
; 16.403 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.517      ;
; 16.403 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.517      ;
; 16.403 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.517      ;
; 16.403 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.517      ;
; 16.403 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.517      ;
; 16.403 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.517      ;
; 16.403 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.517      ;
; 16.403 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.517      ;
; 16.403 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.517      ;
; 16.414 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.506      ;
; 16.414 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.506      ;
; 16.414 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.506      ;
; 16.414 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.506      ;
; 16.414 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.506      ;
; 16.414 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.506      ;
; 16.414 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.506      ;
; 16.414 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.506      ;
; 16.414 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.506      ;
; 16.448 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.472      ;
; 16.448 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.472      ;
; 16.448 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.472      ;
; 16.448 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.472      ;
; 16.448 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.472      ;
; 16.448 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.472      ;
; 16.448 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.472      ;
; 16.448 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.472      ;
; 16.448 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.472      ;
; 16.532 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.388      ;
; 16.543 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.377      ;
; 16.577 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.078     ; 3.343      ;
; 16.601 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.312      ;
; 16.601 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.312      ;
; 16.601 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.312      ;
; 16.601 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.312      ;
; 16.601 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.312      ;
; 16.601 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.312      ;
; 16.601 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.312      ;
; 16.601 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.312      ;
; 16.601 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.312      ;
; 16.601 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.312      ;
; 16.612 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.301      ;
; 16.612 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.301      ;
; 16.612 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.301      ;
; 16.612 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.301      ;
; 16.612 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.301      ;
; 16.612 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.301      ;
; 16.612 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.301      ;
; 16.612 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.301      ;
; 16.612 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.301      ;
; 16.612 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.301      ;
; 16.718 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.195      ;
; 16.718 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.195      ;
; 16.718 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.195      ;
; 16.718 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.195      ;
; 16.718 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.195      ;
; 16.718 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.195      ;
; 16.718 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.195      ;
; 16.718 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.195      ;
; 16.718 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.195      ;
; 16.718 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.085     ; 3.195      ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 19.751 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.100     ; 30.187     ;
; 19.793 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 30.140     ;
; 19.834 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 30.096     ;
; 19.839 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 30.093     ;
; 19.853 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 30.098     ;
; 19.878 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 30.053     ;
; 19.931 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 30.035     ;
; 20.066 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 29.862     ;
; 20.353 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 29.595     ;
; 20.566 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 29.392     ;
; 20.573 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 29.381     ;
; 20.591 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 29.376     ;
; 20.601 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.149     ; 29.288     ;
; 20.606 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 29.355     ;
; 20.618 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 29.348     ;
; 20.634 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 29.330     ;
; 20.643 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.154     ; 29.241     ;
; 20.684 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.157     ; 29.197     ;
; 20.689 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.155     ; 29.194     ;
; 20.703 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.136     ; 29.199     ;
; 20.728 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.156     ; 29.154     ;
; 20.781 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.121     ; 29.136     ;
; 20.905 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 29.057     ;
; 20.916 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.159     ; 28.963     ;
; 21.203 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.139     ; 28.696     ;
; 21.233 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.147     ; 28.658     ;
; 21.275 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.152     ; 28.611     ;
; 21.316 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.155     ; 28.567     ;
; 21.321 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.153     ; 28.564     ;
; 21.335 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.134     ; 28.569     ;
; 21.360 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.154     ; 28.524     ;
; 21.413 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.119     ; 28.506     ;
; 21.416 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.129     ; 28.493     ;
; 21.423 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.133     ; 28.482     ;
; 21.441 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 28.477     ;
; 21.456 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 28.456     ;
; 21.468 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.121     ; 28.449     ;
; 21.484 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 28.431     ;
; 21.548 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.157     ; 28.333     ;
; 21.755 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 28.158     ;
; 21.835 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 28.066     ;
; 22.048 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.127     ; 27.863     ;
; 22.055 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.131     ; 27.852     ;
; 22.073 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.118     ; 27.847     ;
; 22.088 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 27.826     ;
; 22.100 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.119     ; 27.819     ;
; 22.116 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.121     ; 27.801     ;
; 22.287 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.121     ; 27.630     ;
; 22.329 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 27.583     ;
; 22.370 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.129     ; 27.539     ;
; 22.375 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.127     ; 27.536     ;
; 22.387 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 27.528     ;
; 22.389 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 27.541     ;
; 22.414 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 27.496     ;
; 22.418 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.122     ; 27.498     ;
; 22.460 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.127     ; 27.451     ;
; 22.467 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 27.478     ;
; 22.469 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 27.445     ;
; 22.501 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.130     ; 27.407     ;
; 22.506 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 27.404     ;
; 22.511 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.129     ; 27.398     ;
; 22.520 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 27.409     ;
; 22.545 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.129     ; 27.364     ;
; 22.552 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.132     ; 27.354     ;
; 22.557 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.130     ; 27.351     ;
; 22.569 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 27.352     ;
; 22.571 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 27.356     ;
; 22.596 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.131     ; 27.311     ;
; 22.598 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 27.346     ;
; 22.602 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.131     ; 27.305     ;
; 22.611 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.122     ; 27.305     ;
; 22.649 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 27.293     ;
; 22.652 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 27.261     ;
; 22.657 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 27.258     ;
; 22.671 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 27.263     ;
; 22.696 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 27.218     ;
; 22.733 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.132     ; 27.173     ;
; 22.749 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 27.200     ;
; 22.784 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.134     ; 27.120     ;
; 22.884 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.127     ; 27.027     ;
; 22.889 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 27.038     ;
; 23.020 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 26.906     ;
; 23.071 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 26.853     ;
; 23.102 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 26.835     ;
; 23.109 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 26.824     ;
; 23.127 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 26.819     ;
; 23.142 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 26.798     ;
; 23.154 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 26.791     ;
; 23.170 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 26.773     ;
; 23.171 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 26.760     ;
; 23.233 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.102     ; 26.703     ;
; 23.240 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 26.692     ;
; 23.258 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 26.687     ;
; 23.273 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 26.666     ;
; 23.284 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 26.650     ;
; 23.285 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 26.659     ;
; 23.291 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 26.639     ;
; 23.301 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 26.641     ;
; 23.309 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 26.634     ;
; 23.324 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 26.613     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.359 ; ps2:myps2|tail[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.026      ;
; 0.371 ; ps2:myps2|tail[2]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.038      ;
; 0.381 ; ps2:myps2|tail[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.048      ;
; 0.401 ; lcd:mylcd|printed_crlf       ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lcd:mylcd|index[0]           ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lcd:mylcd|index[4]           ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lcd:mylcd|index[3]           ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lcd:mylcd|index[2]           ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lcd:mylcd|index[1]           ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lcd:mylcd|ptr[3]             ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lcd:mylcd|ptr[2]             ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lcd:mylcd|ptr[1]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; lcd:mylcd|lcd_en             ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|cdone              ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|count[3]           ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|count[2]           ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|count[1]           ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|count[0]           ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|mstart             ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[14][5]       ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[1][5]        ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|state1.A           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|index[5]           ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|state1.B           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|cstart             ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|fifo_write         ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|shift              ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|break_code         ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|reading_key        ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[2]          ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[3]          ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[1]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.419 ; ps2:myps2|head[4]            ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.686      ;
; 0.425 ; ps2:myps2|fcount[4]          ; ps2:myps2|fcount[4]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.692      ;
; 0.427 ; lcd:mylcd|delay[17]          ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.430 ; lcd:mylcd|prestart           ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.434 ; lcd:mylcd|state2.D           ; lcd:mylcd|state2.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line1[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.436 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line1[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.439 ; lcd:mylcd|prestart           ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.706      ;
; 0.440 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.707      ;
; 0.444 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.711      ;
; 0.452 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.456 ; ps2:myps2|tail[4]            ; ps2:myps2|tail[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.724      ;
; 0.463 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.730      ;
; 0.464 ; ps2:myps2|tail[4]            ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.732      ;
; 0.465 ; ps2:myps2|tail[3]            ; ps2:myps2|fifo_rtl_0_bypass[7]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.733      ;
; 0.465 ; ps2:myps2|tail[1]            ; ps2:myps2|fifo_rtl_0_bypass[3]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.733      ;
; 0.475 ; lcd:mylcd|count[4]           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.742      ;
; 0.485 ; lcd:mylcd|state2.C           ; lcd:mylcd|count[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.752      ;
; 0.489 ; lcd:mylcd|index[5]           ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.756      ;
; 0.517 ; ps2:myps2|shift_reg[2]       ; ps2:myps2|shift_reg[1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.783      ;
; 0.600 ; lcd:mylcd|line2[0][1]        ; lcd:mylcd|line1[0][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; ps2:myps2|shift_reg[8]       ; ps2:myps2|shift_reg[7]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; lcd:mylcd|line2[9][0]        ; lcd:mylcd|line1[9][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.603 ; ps2:myps2|head[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.271      ;
; 0.605 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.872      ;
; 0.605 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line1[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.872      ;
; 0.606 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line1[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.873      ;
; 0.606 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line1[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.873      ;
; 0.606 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line1[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.873      ;
; 0.607 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line1[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; lcd:mylcd|line2[5][0]        ; lcd:mylcd|line1[5][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.608 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line1[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.618 ; lcd:mylcd|line2[6][3]        ; lcd:mylcd|line1[6][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.885      ;
; 0.621 ; lcd:mylcd|line2[5][4]        ; lcd:mylcd|line1[5][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.888      ;
; 0.621 ; ps2:myps2|shift_reg[7]       ; ps2:myps2|shift_reg[6]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.888      ;
; 0.622 ; lcd:mylcd|line2[0][0]        ; lcd:mylcd|line1[0][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.889      ;
; 0.630 ; lcd:mylcd|line2[8][0]        ; lcd:mylcd|line1[8][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.897      ;
; 0.631 ; lcd:mylcd|state2.A           ; lcd:mylcd|state2.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.897      ;
; 0.631 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.899      ;
; 0.632 ; lcd:mylcd|line2[1][6]        ; lcd:mylcd|line1[1][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.898      ;
; 0.633 ; lcd:mylcd|line2[15][0]       ; lcd:mylcd|line1[15][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.901      ;
; 0.635 ; ps2:myps2|tail[2]            ; ps2:myps2|fifo_rtl_0_bypass[5]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.903      ;
; 0.636 ; ps2:myps2|head[3]            ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; ps2:myps2|head[1]            ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.903      ;
; 0.637 ; lcd:mylcd|state2.A           ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; ps2:myps2|tail[0]            ; ps2:myps2|fifo_rtl_0_bypass[1]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.905      ;
; 0.639 ; ps2:myps2|head[2]            ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.906      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inclock'                                                                                           ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.410 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.674      ;
; 0.430 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.694      ;
; 0.644 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.909      ;
; 0.646 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.910      ;
; 0.647 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.911      ;
; 0.648 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.912      ;
; 0.649 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.913      ;
; 0.651 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.915      ;
; 0.659 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.923      ;
; 0.660 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.924      ;
; 0.663 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.927      ;
; 0.664 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 0.928      ;
; 0.961 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.225      ;
; 0.962 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.226      ;
; 0.962 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.226      ;
; 0.963 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.227      ;
; 0.963 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.227      ;
; 0.963 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.227      ;
; 0.963 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.227      ;
; 0.965 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.229      ;
; 0.971 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.235      ;
; 0.972 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.236      ;
; 0.972 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.236      ;
; 0.973 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.237      ;
; 0.973 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.237      ;
; 0.974 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.238      ;
; 0.976 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.240      ;
; 0.976 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.240      ;
; 0.977 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.241      ;
; 0.977 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.241      ;
; 0.977 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.241      ;
; 0.977 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.241      ;
; 0.978 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.242      ;
; 0.978 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.242      ;
; 0.978 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.242      ;
; 0.979 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.243      ;
; 0.981 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.245      ;
; 0.982 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.246      ;
; 0.983 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.247      ;
; 0.993 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.250      ;
; 0.998 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.255      ;
; 1.082 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.346      ;
; 1.083 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.347      ;
; 1.083 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.347      ;
; 1.084 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.348      ;
; 1.084 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.348      ;
; 1.084 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.348      ;
; 1.084 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.348      ;
; 1.087 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.351      ;
; 1.088 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.352      ;
; 1.088 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.352      ;
; 1.089 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.353      ;
; 1.089 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.353      ;
; 1.089 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.353      ;
; 1.089 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.353      ;
; 1.098 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.362      ;
; 1.098 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.362      ;
; 1.099 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.363      ;
; 1.099 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.363      ;
; 1.100 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.364      ;
; 1.102 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.366      ;
; 1.103 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.367      ;
; 1.103 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.367      ;
; 1.103 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.367      ;
; 1.104 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.361      ;
; 1.104 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.368      ;
; 1.104 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.368      ;
; 1.105 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.369      ;
; 1.105 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.362      ;
; 1.107 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.371      ;
; 1.108 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.372      ;
; 1.109 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.366      ;
; 1.110 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.367      ;
; 1.119 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.376      ;
; 1.124 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.381      ;
; 1.208 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.472      ;
; 1.209 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.473      ;
; 1.210 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.474      ;
; 1.210 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.474      ;
; 1.210 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.474      ;
; 1.213 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.477      ;
; 1.214 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.478      ;
; 1.215 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.479      ;
; 1.215 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.479      ;
; 1.215 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.479      ;
; 1.216 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.473      ;
; 1.221 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.071      ; 1.478      ;
; 1.224 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.488      ;
; 1.225 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.489      ;
; 1.226 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.490      ;
; 1.228 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.078      ; 1.492      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.444 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.708      ;
; 0.642 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.906      ;
; 0.643 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.907      ;
; 0.644 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.908      ;
; 0.648 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.912      ;
; 0.648 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.912      ;
; 0.649 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.913      ;
; 0.653 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.076      ; 0.915      ;
; 0.658 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.922      ;
; 0.659 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.923      ;
; 0.660 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.923      ;
; 0.660 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.923      ;
; 0.661 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.924      ;
; 0.661 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.924      ;
; 0.661 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.924      ;
; 0.661 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.924      ;
; 0.661 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.925      ;
; 0.662 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.925      ;
; 0.663 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.927      ;
; 0.664 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 0.927      ;
; 0.664 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.928      ;
; 0.671 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.935      ;
; 0.681 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.945      ;
; 0.683 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.947      ;
; 0.683 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.947      ;
; 0.817 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.081      ;
; 0.844 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.107      ;
; 0.862 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.126      ;
; 0.886 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.076      ; 1.148      ;
; 0.922 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.082      ; 1.190      ;
; 0.939 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.203      ;
; 0.953 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.217      ;
; 0.960 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.224      ;
; 0.961 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.225      ;
; 0.962 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.226      ;
; 0.974 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.076      ; 1.236      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.239      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.239      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.239      ;
; 0.976 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.240      ;
; 0.976 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.240      ;
; 0.977 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.241      ;
; 0.978 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.241      ;
; 0.978 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.241      ;
; 0.978 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.241      ;
; 0.978 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.242      ;
; 0.978 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.242      ;
; 0.979 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.242      ;
; 0.980 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.244      ;
; 0.980 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.244      ;
; 0.981 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.245      ;
; 0.985 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.249      ;
; 0.986 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.250      ;
; 0.987 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.250      ;
; 0.987 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.251      ;
; 0.988 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.251      ;
; 0.988 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.252      ;
; 0.990 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.254      ;
; 0.991 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.254      ;
; 0.991 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.255      ;
; 0.991 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.255      ;
; 0.991 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.255      ;
; 0.992 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.256      ;
; 0.992 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.255      ;
; 0.993 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.256      ;
; 0.995 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.259      ;
; 0.996 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.259      ;
; 0.996 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.260      ;
; 0.999 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.263      ;
; 1.000 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.264      ;
; 1.003 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.267      ;
; 1.010 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.274      ;
; 1.015 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.279      ;
; 1.058 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.322      ;
; 1.063 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.327      ;
; 1.067 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.331      ;
; 1.067 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.331      ;
; 1.075 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.339      ;
; 1.080 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.344      ;
; 1.081 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.345      ;
; 1.085 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.349      ;
; 1.086 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.350      ;
; 1.088 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.352      ;
; 1.097 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.361      ;
; 1.098 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.362      ;
; 1.098 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.362      ;
; 1.098 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.362      ;
; 1.099 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.362      ;
; 1.099 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.362      ;
; 1.099 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.363      ;
; 1.099 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.363      ;
; 1.099 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.363      ;
; 1.100 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.077      ; 1.363      ;
; 1.101 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.365      ;
; 1.102 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.366      ;
; 1.102 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.366      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 13.166 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.528      ;
; 13.166 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.528      ;
; 13.166 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.528      ;
; 13.166 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.528      ;
; 13.166 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.528      ;
; 13.166 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.528      ;
; 13.166 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.528      ;
; 13.166 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.528      ;
; 13.166 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.528      ;
; 13.166 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.528      ;
; 13.229 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.465      ;
; 13.229 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.465      ;
; 13.229 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.465      ;
; 13.229 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.465      ;
; 13.229 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.465      ;
; 13.229 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.465      ;
; 13.229 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.465      ;
; 13.229 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.465      ;
; 13.229 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.254     ; 3.465      ;
; 13.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.263     ; 3.119      ;
; 13.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.263     ; 3.119      ;
; 13.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.263     ; 3.119      ;
; 13.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.263     ; 3.119      ;
; 13.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.263     ; 3.119      ;
; 13.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.263     ; 3.119      ;
; 13.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.263     ; 3.119      ;
; 13.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.263     ; 3.119      ;
; 13.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.263     ; 3.119      ;
; 13.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.263     ; 3.119      ;
; 13.566 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.263     ; 3.119      ;
; 14.113 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.269     ; 2.566      ;
; 14.113 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.269     ; 2.566      ;
; 14.113 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.269     ; 2.566      ;
; 14.113 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.269     ; 2.566      ;
; 14.113 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.269     ; 2.566      ;
; 14.113 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.269     ; 2.566      ;
; 14.113 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.269     ; 2.566      ;
; 14.113 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.269     ; 2.566      ;
; 14.113 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.269     ; 2.566      ;
; 14.113 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -3.269     ; 2.566      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 4.804 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.675     ; 2.415      ;
; 4.804 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.675     ; 2.415      ;
; 4.804 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.675     ; 2.415      ;
; 4.804 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.675     ; 2.415      ;
; 4.804 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.675     ; 2.415      ;
; 4.804 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.675     ; 2.415      ;
; 4.804 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.675     ; 2.415      ;
; 4.804 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.675     ; 2.415      ;
; 4.804 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.675     ; 2.415      ;
; 4.804 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.675     ; 2.415      ;
; 5.329 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.669     ; 2.946      ;
; 5.329 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.669     ; 2.946      ;
; 5.329 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.669     ; 2.946      ;
; 5.329 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.669     ; 2.946      ;
; 5.329 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.669     ; 2.946      ;
; 5.329 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.669     ; 2.946      ;
; 5.329 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.669     ; 2.946      ;
; 5.329 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.669     ; 2.946      ;
; 5.329 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.669     ; 2.946      ;
; 5.329 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.669     ; 2.946      ;
; 5.329 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.669     ; 2.946      ;
; 5.653 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.659     ; 3.280      ;
; 5.653 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.659     ; 3.280      ;
; 5.653 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.659     ; 3.280      ;
; 5.653 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.659     ; 3.280      ;
; 5.653 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.659     ; 3.280      ;
; 5.653 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.659     ; 3.280      ;
; 5.653 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.659     ; 3.280      ;
; 5.653 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.659     ; 3.280      ;
; 5.653 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.659     ; 3.280      ;
; 5.704 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.658     ; 3.332      ;
; 5.704 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.658     ; 3.332      ;
; 5.704 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.658     ; 3.332      ;
; 5.704 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.658     ; 3.332      ;
; 5.704 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.658     ; 3.332      ;
; 5.704 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.658     ; 3.332      ;
; 5.704 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.658     ; 3.332      ;
; 5.704 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.658     ; 3.332      ;
; 5.704 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.658     ; 3.332      ;
; 5.704 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.658     ; 3.332      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 195.055 ns




+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                             ;
+-----------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+-----------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 17.93 MHz ; 17.93 MHz       ; div|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 25.3 MHz  ; 25.3 MHz        ; p1|altpll_component|pll|clk[2]                  ;                                                               ;
; 286.7 MHz ; 250.0 MHz       ; inclock                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2]                  ; 0.237  ; 0.000         ;
; inclock                                         ; 16.512 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 22.121 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
; inclock                                         ; 0.367 ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 0.402 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                   ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 13.843 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                   ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 4.252 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.690  ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 19.714 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.702 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.237 ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 20.025     ;
; 0.275 ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 19.987     ;
; 0.349 ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 19.913     ;
; 0.381 ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 19.881     ;
; 0.387 ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 19.875     ;
; 0.392 ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 19.870     ;
; 0.430 ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 19.832     ;
; 0.493 ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 19.769     ;
; 0.536 ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 19.726     ;
; 0.892 ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.279      ; 19.386     ;
; 0.939 ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.279      ; 19.339     ;
; 1.016 ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.279      ; 19.262     ;
; 1.512 ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 18.750     ;
; 1.550 ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 18.712     ;
; 1.656 ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 18.606     ;
; 1.864 ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.279      ; 18.414     ;
; 2.242 ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 18.037     ;
; 2.289 ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 17.990     ;
; 2.366 ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 17.913     ;
; 3.214 ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 17.065     ;
; 3.557 ; vga_controller:vga_ins|ADDR[14]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 16.705     ;
; 3.569 ; vga_controller:vga_ins|ADDR[14]                                                                                                                ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.279      ; 16.709     ;
; 3.595 ; vga_controller:vga_ins|ADDR[14]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 16.667     ;
; 3.701 ; vga_controller:vga_ins|ADDR[14]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 16.561     ;
; 3.861 ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 16.418     ;
; 3.908 ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 16.371     ;
; 3.985 ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 16.294     ;
; 4.833 ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 15.446     ;
; 4.919 ; vga_controller:vga_ins|ADDR[14]                                                                                                                ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 15.360     ;
; 5.371 ; vga_controller:vga_ins|ADDR[13]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 14.891     ;
; 5.409 ; vga_controller:vga_ins|ADDR[13]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 14.853     ;
; 5.515 ; vga_controller:vga_ins|ADDR[13]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 14.747     ;
; 5.520 ; vga_controller:vga_ins|ADDR[13]                                                                                                                ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.279      ; 14.758     ;
; 5.960 ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgY[3]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 14.319     ;
; 6.007 ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgY[3]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 14.272     ;
; 6.084 ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgY[3]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 14.195     ;
; 6.538 ; vga_controller:vga_ins|ADDR[14]                                                                                                                ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 13.741     ;
; 6.870 ; vga_controller:vga_ins|ADDR[13]                                                                                                                ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 13.409     ;
; 6.932 ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgY[3]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 13.347     ;
; 6.979 ; vga_controller:vga_ins|ADDR[12]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 13.283     ;
; 7.017 ; vga_controller:vga_ins|ADDR[12]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 13.245     ;
; 7.123 ; vga_controller:vga_ins|ADDR[12]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 13.139     ;
; 7.377 ; vga_controller:vga_ins|ADDR[12]                                                                                                                ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.279      ; 12.901     ;
; 7.846 ; vga_controller:vga_ins|ADDR[16]                                                                                                                ; vga_controller:vga_ins|bgY[4]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 12.067     ;
; 7.893 ; vga_controller:vga_ins|ADDR[17]                                                                                                                ; vga_controller:vga_ins|bgY[4]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 12.020     ;
; 7.970 ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|bgY[4]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 11.943     ;
; 8.489 ; vga_controller:vga_ins|ADDR[13]                                                                                                                ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 11.790     ;
; 8.637 ; vga_controller:vga_ins|ADDR[14]                                                                                                                ; vga_controller:vga_ins|bgY[3]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 11.642     ;
; 8.653 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a212~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.240      ; 11.617     ;
; 8.654 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a206~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.242      ; 11.618     ;
; 8.679 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a93~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.234      ; 11.585     ;
; 8.700 ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a6~porta_address_reg0   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.217      ; 11.547     ;
; 8.706 ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a76~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.214      ; 11.538     ;
; 8.710 ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a278~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.209      ; 11.529     ;
; 8.727 ; vga_controller:vga_ins|ADDR[12]                                                                                                                ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.280      ; 11.552     ;
; 8.740 ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a101~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.205      ; 11.495     ;
; 8.818 ; vga_controller:vga_ins|ADDR[15]                                                                                                                ; vga_controller:vga_ins|bgY[4]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 11.095     ;
; 8.948 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a74~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.212      ; 11.294     ;
; 8.950 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a270~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.225      ; 11.305     ;
; 8.955 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a200~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.230      ; 11.305     ;
; 8.958 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a155~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 11.014     ;
; 8.965 ; vga_controller:vga_ins|ADDR[11]                                                                                                                ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 11.297     ;
; 8.973 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a20~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.041     ; 11.016     ;
; 8.978 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a213~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.221      ; 11.273     ;
; 8.980 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a5~porta_address_reg0   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.234      ; 11.284     ;
; 8.985 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a99~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.218      ; 11.263     ;
; 8.988 ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a13~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.187      ; 11.229     ;
; 8.996 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a89~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.183      ; 11.217     ;
; 9.002 ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a98~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.193      ; 11.221     ;
; 9.003 ; vga_controller:vga_ins|ADDR[11]                                                                                                                ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 11.259     ;
; 9.005 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a96~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.205      ; 11.230     ;
; 9.029 ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a260~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.187      ; 11.188     ;
; 9.055 ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a285~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 11.224     ;
; 9.060 ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a204~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.247      ; 11.217     ;
; 9.074 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a186~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 10.877     ;
; 9.087 ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a202~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.247      ; 11.190     ;
; 9.102 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a216~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.099     ; 10.829     ;
; 9.109 ; vga_controller:vga_ins|ADDR[11]                                                                                                                ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.263      ; 11.153     ;
; 9.116 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a27~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.035     ; 10.879     ;
; 9.116 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a285~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.249      ; 11.163     ;
; 9.161 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a106~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 10.795     ;
; 9.162 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a237~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 10.808     ;
; 9.179 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a117~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.094     ; 10.757     ;
; 9.211 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a28~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.103     ; 10.716     ;
; 9.224 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a98~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.193      ; 10.999     ;
; 9.241 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a218~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.183      ; 10.972     ;
; 9.255 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a263~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 10.979     ;
; 9.260 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a281~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.209      ; 10.979     ;
; 9.264 ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a115~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.181      ; 10.947     ;
; 9.265 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a91~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.175      ; 10.940     ;
; 9.268 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a172~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 10.689     ;
; 9.280 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a271~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.197      ; 10.947     ;
; 9.287 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a194~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.203      ; 10.946     ;
; 9.328 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a251~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.205      ; 10.907     ;
; 9.334 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a58~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.110     ; 10.586     ;
; 9.336 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a211~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.198      ; 10.892     ;
; 9.336 ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a273~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.169      ; 10.863     ;
; 9.337 ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a12~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.162      ; 10.855     ;
; 9.340 ; vga_controller:vga_ins|ADDR[10]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a275~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.181      ; 10.871     ;
; 9.354 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a211~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.067     ; 10.609     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inclock'                                                                                           ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 16.512 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.417      ;
; 16.512 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.417      ;
; 16.512 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.417      ;
; 16.512 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.417      ;
; 16.512 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.417      ;
; 16.512 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.417      ;
; 16.512 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.417      ;
; 16.512 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.417      ;
; 16.512 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.417      ;
; 16.518 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.411      ;
; 16.518 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.411      ;
; 16.518 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.411      ;
; 16.518 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.411      ;
; 16.518 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.411      ;
; 16.518 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.411      ;
; 16.518 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.411      ;
; 16.518 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.411      ;
; 16.518 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.411      ;
; 16.594 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.335      ;
; 16.594 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.335      ;
; 16.594 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.335      ;
; 16.594 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.335      ;
; 16.594 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.335      ;
; 16.594 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.335      ;
; 16.594 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.335      ;
; 16.594 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.335      ;
; 16.594 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.335      ;
; 16.601 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.328      ;
; 16.601 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.328      ;
; 16.601 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.328      ;
; 16.601 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.328      ;
; 16.601 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.328      ;
; 16.601 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.328      ;
; 16.601 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.328      ;
; 16.601 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.328      ;
; 16.601 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.328      ;
; 16.651 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.278      ;
; 16.651 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.278      ;
; 16.712 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.217      ;
; 16.712 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.217      ;
; 16.712 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.217      ;
; 16.712 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.217      ;
; 16.712 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.217      ;
; 16.712 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.217      ;
; 16.712 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.217      ;
; 16.712 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.217      ;
; 16.712 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.217      ;
; 16.717 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.212      ;
; 16.717 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.212      ;
; 16.717 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.212      ;
; 16.717 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.212      ;
; 16.717 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.212      ;
; 16.717 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.212      ;
; 16.717 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.212      ;
; 16.717 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.212      ;
; 16.717 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.212      ;
; 16.727 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.202      ;
; 16.734 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.195      ;
; 16.802 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.127      ;
; 16.802 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.127      ;
; 16.802 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.127      ;
; 16.802 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.127      ;
; 16.802 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.127      ;
; 16.802 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.127      ;
; 16.802 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.127      ;
; 16.802 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.127      ;
; 16.802 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.127      ;
; 16.845 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.084      ;
; 16.850 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 3.079      ;
; 16.937 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.986      ;
; 16.937 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.986      ;
; 16.937 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.986      ;
; 16.937 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.986      ;
; 16.937 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.986      ;
; 16.937 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.986      ;
; 16.937 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.986      ;
; 16.937 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.986      ;
; 16.937 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.986      ;
; 16.937 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.986      ;
; 16.938 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.070     ; 2.991      ;
; 16.948 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.975      ;
; 16.948 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.975      ;
; 16.948 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.975      ;
; 16.948 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.975      ;
; 16.948 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.975      ;
; 16.948 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.975      ;
; 16.948 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.975      ;
; 16.948 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.975      ;
; 16.948 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.975      ;
; 16.948 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.975      ;
; 17.037 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.886      ;
; 17.037 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.886      ;
; 17.037 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.886      ;
; 17.037 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.886      ;
; 17.037 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.886      ;
; 17.037 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.886      ;
; 17.037 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.886      ;
; 17.037 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.886      ;
; 17.037 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.886      ;
; 17.037 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.076     ; 2.886      ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 22.121 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.085     ; 27.824     ;
; 22.137 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.085     ; 27.808     ;
; 22.179 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 27.763     ;
; 22.182 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 27.762     ;
; 22.266 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 27.693     ;
; 22.287 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 27.651     ;
; 22.335 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 27.635     ;
; 22.409 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 27.531     ;
; 22.681 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 27.273     ;
; 22.894 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.135     ; 27.001     ;
; 22.904 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 27.061     ;
; 22.910 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.135     ; 26.985     ;
; 22.915 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 27.047     ;
; 22.934 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.054     ; 27.042     ;
; 22.949 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 27.020     ;
; 22.952 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.138     ; 26.940     ;
; 22.955 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.136     ; 26.939     ;
; 22.956 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 27.015     ;
; 22.974 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 26.998     ;
; 23.039 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.121     ; 26.870     ;
; 23.060 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.142     ; 26.828     ;
; 23.108 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 26.812     ;
; 23.182 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 26.708     ;
; 23.235 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.060     ; 26.735     ;
; 23.408 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.134     ; 26.488     ;
; 23.424 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.134     ; 26.472     ;
; 23.454 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 26.450     ;
; 23.466 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 26.427     ;
; 23.469 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.135     ; 26.426     ;
; 23.553 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 26.357     ;
; 23.574 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.141     ; 26.315     ;
; 23.622 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 26.299     ;
; 23.677 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 26.238     ;
; 23.688 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.118     ; 26.224     ;
; 23.696 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.139     ; 26.195     ;
; 23.707 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 26.219     ;
; 23.722 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 26.197     ;
; 23.729 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 26.192     ;
; 23.747 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 26.175     ;
; 23.968 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 25.937     ;
; 24.008 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 25.912     ;
; 24.191 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 25.725     ;
; 24.202 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 25.711     ;
; 24.221 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 25.706     ;
; 24.236 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 25.684     ;
; 24.243 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 25.679     ;
; 24.261 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 25.662     ;
; 24.324 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 25.601     ;
; 24.340 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 25.585     ;
; 24.382 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 25.540     ;
; 24.385 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 25.539     ;
; 24.469 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 25.470     ;
; 24.484 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 25.437     ;
; 24.490 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 25.428     ;
; 24.500 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 25.421     ;
; 24.501 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 25.422     ;
; 24.517 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 25.406     ;
; 24.522 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 25.399     ;
; 24.538 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 25.412     ;
; 24.542 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 25.376     ;
; 24.545 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 25.375     ;
; 24.559 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 25.361     ;
; 24.562 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 25.360     ;
; 24.612 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 25.308     ;
; 24.629 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 25.306     ;
; 24.638 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 25.289     ;
; 24.646 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 25.291     ;
; 24.650 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 25.264     ;
; 24.654 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 25.273     ;
; 24.667 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 25.249     ;
; 24.696 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 25.228     ;
; 24.698 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 25.248     ;
; 24.699 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 25.227     ;
; 24.715 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 25.233     ;
; 24.772 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 25.144     ;
; 24.783 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 25.158     ;
; 24.789 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 25.129     ;
; 24.804 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 25.116     ;
; 24.852 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 25.100     ;
; 24.884 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 25.050     ;
; 24.926 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 24.996     ;
; 25.044 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.100     ; 24.886     ;
; 25.061 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 24.871     ;
; 25.107 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.085     ; 24.838     ;
; 25.118 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 24.824     ;
; 25.137 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 24.819     ;
; 25.152 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 24.797     ;
; 25.159 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 24.792     ;
; 25.177 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 24.775     ;
; 25.198 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 24.738     ;
; 25.267 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 24.674     ;
; 25.278 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 24.660     ;
; 25.284 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 24.659     ;
; 25.295 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 24.645     ;
; 25.297 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 24.655     ;
; 25.312 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.085     ; 24.633     ;
; 25.314 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 24.640     ;
; 25.319 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 24.628     ;
; 25.329 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 24.618     ;
; 25.336 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 24.613     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.353 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[14][5]       ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[1][5]        ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|index[0]           ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|index[4]           ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|index[3]           ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|index[2]           ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|index[1]           ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|ptr[3]             ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|ptr[2]             ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|ptr[1]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|fifo_write         ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|shift              ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|break_code         ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|reading_key        ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|bcount[2]          ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|bcount[3]          ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|bcount[1]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lcd:mylcd|lcd_en             ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|cdone              ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[3]           ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[2]           ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[1]           ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[0]           ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|mstart             ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|printed_crlf       ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.A           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[5]           ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.B           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|cstart             ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.366 ; ps2:myps2|tail[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.965      ;
; 0.375 ; ps2:myps2|tail[2]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.974      ;
; 0.379 ; ps2:myps2|head[4]            ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.623      ;
; 0.383 ; ps2:myps2|fcount[4]          ; ps2:myps2|fcount[4]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.627      ;
; 0.386 ; lcd:mylcd|delay[17]          ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.630      ;
; 0.387 ; ps2:myps2|tail[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.986      ;
; 0.389 ; lcd:mylcd|prestart           ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.632      ;
; 0.393 ; lcd:mylcd|state2.D           ; lcd:mylcd|state2.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.636      ;
; 0.397 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.400 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line1[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.401 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line1[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.406 ; lcd:mylcd|prestart           ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.649      ;
; 0.412 ; ps2:myps2|tail[4]            ; ps2:myps2|tail[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.656      ;
; 0.417 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.428 ; ps2:myps2|tail[4]            ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.672      ;
; 0.430 ; ps2:myps2|tail[1]            ; ps2:myps2|fifo_rtl_0_bypass[3]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.674      ;
; 0.431 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.674      ;
; 0.431 ; ps2:myps2|tail[3]            ; ps2:myps2|fifo_rtl_0_bypass[7]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.675      ;
; 0.433 ; lcd:mylcd|count[4]           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.676      ;
; 0.447 ; lcd:mylcd|state2.C           ; lcd:mylcd|count[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.690      ;
; 0.451 ; lcd:mylcd|index[5]           ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.694      ;
; 0.475 ; ps2:myps2|shift_reg[2]       ; ps2:myps2|shift_reg[1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.718      ;
; 0.549 ; lcd:mylcd|line2[0][1]        ; lcd:mylcd|line1[0][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; ps2:myps2|shift_reg[8]       ; ps2:myps2|shift_reg[7]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; lcd:mylcd|line2[9][0]        ; lcd:mylcd|line1[9][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.795      ;
; 0.552 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.796      ;
; 0.553 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line1[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.797      ;
; 0.553 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line1[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.797      ;
; 0.553 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line1[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.797      ;
; 0.553 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line1[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.797      ;
; 0.553 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line1[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.797      ;
; 0.553 ; lcd:mylcd|line2[5][0]        ; lcd:mylcd|line1[5][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.797      ;
; 0.555 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line1[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.799      ;
; 0.559 ; ps2:myps2|head[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.159      ;
; 0.564 ; lcd:mylcd|line2[6][3]        ; lcd:mylcd|line1[6][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.808      ;
; 0.567 ; lcd:mylcd|line2[5][4]        ; lcd:mylcd|line1[5][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.811      ;
; 0.568 ; ps2:myps2|shift_reg[7]       ; ps2:myps2|shift_reg[6]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; lcd:mylcd|line2[0][0]        ; lcd:mylcd|line1[0][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.812      ;
; 0.577 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.821      ;
; 0.580 ; lcd:mylcd|line2[15][0]       ; lcd:mylcd|line1[15][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.824      ;
; 0.580 ; ps2:myps2|tail[2]            ; ps2:myps2|fifo_rtl_0_bypass[5]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.824      ;
; 0.582 ; ps2:myps2|head[3]            ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.826      ;
; 0.582 ; ps2:myps2|head[1]            ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.826      ;
; 0.582 ; ps2:myps2|tail[0]            ; ps2:myps2|fifo_rtl_0_bypass[1]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.826      ;
; 0.584 ; lcd:mylcd|line2[1][6]        ; lcd:mylcd|line1[1][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; lcd:mylcd|delay[8]           ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.828      ;
; 0.584 ; ps2:myps2|head[2]            ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.828      ;
; 0.585 ; lcd:mylcd|delay[4]           ; lcd:mylcd|delay[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; lcd:mylcd|delay[6]           ; lcd:mylcd|delay[6]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.829      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inclock'                                                                                            ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.367 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 0.608      ;
; 0.390 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 0.630      ;
; 0.587 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 0.828      ;
; 0.588 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 0.829      ;
; 0.589 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 0.829      ;
; 0.590 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 0.830      ;
; 0.591 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 0.831      ;
; 0.591 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 0.831      ;
; 0.591 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 0.831      ;
; 0.592 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 0.832      ;
; 0.593 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 0.834      ;
; 0.594 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 0.834      ;
; 0.596 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 0.836      ;
; 0.601 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 0.842      ;
; 0.604 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 0.845      ;
; 0.609 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 0.850      ;
; 0.610 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 0.851      ;
; 0.875 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.116      ;
; 0.876 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.117      ;
; 0.877 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.118      ;
; 0.877 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.117      ;
; 0.877 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.117      ;
; 0.877 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.117      ;
; 0.878 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.118      ;
; 0.878 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.119      ;
; 0.879 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.119      ;
; 0.879 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.119      ;
; 0.880 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.120      ;
; 0.881 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.121      ;
; 0.881 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.122      ;
; 0.882 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.123      ;
; 0.884 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.124      ;
; 0.886 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.127      ;
; 0.887 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.128      ;
; 0.888 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.128      ;
; 0.889 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.130      ;
; 0.890 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.130      ;
; 0.891 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.131      ;
; 0.891 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.132      ;
; 0.892 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.133      ;
; 0.893 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.134      ;
; 0.895 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.135      ;
; 0.896 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.063      ; 1.130      ;
; 0.907 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.063      ; 1.141      ;
; 0.976 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.217      ;
; 0.976 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.216      ;
; 0.976 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.216      ;
; 0.977 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.218      ;
; 0.977 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.217      ;
; 0.977 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.218      ;
; 0.978 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.218      ;
; 0.986 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.227      ;
; 0.987 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.228      ;
; 0.987 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.227      ;
; 0.987 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.227      ;
; 0.987 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.227      ;
; 0.988 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.229      ;
; 0.988 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.228      ;
; 0.988 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.229      ;
; 0.988 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.229      ;
; 0.989 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.229      ;
; 0.989 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.229      ;
; 0.990 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.230      ;
; 0.991 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.232      ;
; 0.992 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.063      ; 1.226      ;
; 0.992 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.233      ;
; 0.997 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.238      ;
; 0.997 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.063      ; 1.231      ;
; 0.998 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.238      ;
; 0.999 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.240      ;
; 1.000 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.240      ;
; 1.001 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.241      ;
; 1.002 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.243      ;
; 1.003 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.063      ; 1.237      ;
; 1.003 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.244      ;
; 1.006 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.063      ; 1.240      ;
; 1.008 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.063      ; 1.242      ;
; 1.017 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.063      ; 1.251      ;
; 1.086 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.326      ;
; 1.087 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.328      ;
; 1.087 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.327      ;
; 1.087 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.328      ;
; 1.088 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.328      ;
; 1.093 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.063      ; 1.327      ;
; 1.097 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.337      ;
; 1.097 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.337      ;
; 1.098 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.339      ;
; 1.098 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.338      ;
; 1.098 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.339      ;
; 1.098 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.339      ;
; 1.099 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.339      ;
; 1.100 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.069      ; 1.340      ;
; 1.101 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.070      ; 1.342      ;
; 1.102 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.063      ; 1.336      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.402 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.643      ;
; 0.586 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.827      ;
; 0.587 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.828      ;
; 0.589 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.830      ;
; 0.592 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.833      ;
; 0.593 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.834      ;
; 0.600 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.842      ;
; 0.602 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 0.841      ;
; 0.603 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.848      ;
; 0.613 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.854      ;
; 0.619 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.862      ;
; 0.620 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.863      ;
; 0.622 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.865      ;
; 0.759 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.000      ;
; 0.783 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.025      ;
; 0.794 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.037      ;
; 0.817 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.056      ;
; 0.850 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.074      ; 1.095      ;
; 0.860 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.101      ;
; 0.872 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.113      ;
; 0.873 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.114      ;
; 0.873 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.114      ;
; 0.875 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.116      ;
; 0.880 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.121      ;
; 0.880 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.121      ;
; 0.880 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.121      ;
; 0.881 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.122      ;
; 0.887 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.130      ;
; 0.888 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.132      ;
; 0.891 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.132      ;
; 0.892 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.133      ;
; 0.894 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.136      ;
; 0.895 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.068      ; 1.134      ;
; 0.895 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.136      ;
; 0.895 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.136      ;
; 0.898 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.141      ;
; 0.898 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.139      ;
; 0.899 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.142      ;
; 0.900 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.142      ;
; 0.901 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.142      ;
; 0.903 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.146      ;
; 0.905 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.148      ;
; 0.905 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.147      ;
; 0.906 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.147      ;
; 0.908 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.151      ;
; 0.909 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.152      ;
; 0.912 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.153      ;
; 0.919 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.162      ;
; 0.970 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.211      ;
; 0.971 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.212      ;
; 0.971 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.212      ;
; 0.980 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.221      ;
; 0.981 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.222      ;
; 0.982 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.223      ;
; 0.983 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.224      ;
; 0.985 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.226      ;
; 0.987 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.230      ;
; 0.987 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.228      ;
; 0.988 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.231      ;
; 0.990 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.232      ;
; 0.990 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.232      ;
; 0.990 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.231      ;
; 0.991 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.232      ;
; 0.991 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.232      ;
; 0.993 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.234      ;
; 0.996 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.239      ;
; 0.997 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.240      ;
; 0.997 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.238      ;
; 0.997 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.238      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 13.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.269      ;
; 13.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.269      ;
; 13.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.269      ;
; 13.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.269      ;
; 13.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.269      ;
; 13.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.269      ;
; 13.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.269      ;
; 13.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.269      ;
; 13.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.269      ;
; 13.843 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.269      ;
; 13.895 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.217      ;
; 13.895 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.217      ;
; 13.895 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.217      ;
; 13.895 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.217      ;
; 13.895 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.217      ;
; 13.895 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.217      ;
; 13.895 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.217      ;
; 13.895 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.217      ;
; 13.895 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.837     ; 3.217      ;
; 14.196 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.855     ; 2.898      ;
; 14.196 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.855     ; 2.898      ;
; 14.196 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.855     ; 2.898      ;
; 14.196 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.855     ; 2.898      ;
; 14.196 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.855     ; 2.898      ;
; 14.196 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.855     ; 2.898      ;
; 14.196 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.855     ; 2.898      ;
; 14.196 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.855     ; 2.898      ;
; 14.196 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.855     ; 2.898      ;
; 14.196 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.855     ; 2.898      ;
; 14.196 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.855     ; 2.898      ;
; 14.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.861     ; 2.366      ;
; 14.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.861     ; 2.366      ;
; 14.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.861     ; 2.366      ;
; 14.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.861     ; 2.366      ;
; 14.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.861     ; 2.366      ;
; 14.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.861     ; 2.366      ;
; 14.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.861     ; 2.366      ;
; 14.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.861     ; 2.366      ;
; 14.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.861     ; 2.366      ;
; 14.722 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.861     ; 2.366      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 4.252 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.336     ; 2.187      ;
; 4.252 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.336     ; 2.187      ;
; 4.252 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.336     ; 2.187      ;
; 4.252 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.336     ; 2.187      ;
; 4.252 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.336     ; 2.187      ;
; 4.252 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.336     ; 2.187      ;
; 4.252 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.336     ; 2.187      ;
; 4.252 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.336     ; 2.187      ;
; 4.252 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.336     ; 2.187      ;
; 4.252 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.336     ; 2.187      ;
; 4.708 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.330     ; 2.649      ;
; 4.708 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.330     ; 2.649      ;
; 4.708 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.330     ; 2.649      ;
; 4.708 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.330     ; 2.649      ;
; 4.708 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.330     ; 2.649      ;
; 4.708 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.330     ; 2.649      ;
; 4.708 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.330     ; 2.649      ;
; 4.708 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.330     ; 2.649      ;
; 4.708 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.330     ; 2.649      ;
; 4.708 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.330     ; 2.649      ;
; 4.708 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.330     ; 2.649      ;
; 4.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.311     ; 2.955      ;
; 4.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.311     ; 2.955      ;
; 4.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.311     ; 2.955      ;
; 4.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.311     ; 2.955      ;
; 4.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.311     ; 2.955      ;
; 4.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.311     ; 2.955      ;
; 4.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.311     ; 2.955      ;
; 4.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.311     ; 2.955      ;
; 4.995 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.311     ; 2.955      ;
; 5.040 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.310     ; 3.001      ;
; 5.040 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.310     ; 3.001      ;
; 5.040 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.310     ; 3.001      ;
; 5.040 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.310     ; 3.001      ;
; 5.040 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.310     ; 3.001      ;
; 5.040 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.310     ; 3.001      ;
; 5.040 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.310     ; 3.001      ;
; 5.040 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.310     ; 3.001      ;
; 5.040 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.310     ; 3.001      ;
; 5.040 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -2.310     ; 3.001      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 195.460 ns




+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2]                  ; 9.532  ; 0.000         ;
; inclock                                         ; 18.059 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 34.822 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.151 ; 0.000         ;
; inclock                                         ; 0.191 ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 0.197 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                   ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 16.276 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                   ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 2.398 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.267  ; 0.000         ;
; p1|altpll_component|pll|clk[2]                  ; 19.745 ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.758 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                         ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 9.532  ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 10.659     ;
; 9.577  ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 10.614     ;
; 9.590  ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 10.601     ;
; 9.597  ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 10.594     ;
; 9.621  ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 10.570     ;
; 9.635  ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 10.556     ;
; 9.655  ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 10.536     ;
; 9.666  ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 10.525     ;
; 9.686  ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 10.505     ;
; 9.875  ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 10.334     ;
; 9.923  ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 10.286     ;
; 9.949  ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 10.260     ;
; 10.186 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 10.005     ;
; 10.244 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 9.947      ;
; 10.275 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 9.916      ;
; 10.396 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 9.813      ;
; 10.616 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.594      ;
; 10.664 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.546      ;
; 10.690 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.520      ;
; 11.137 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 9.073      ;
; 11.275 ; vga_controller:vga_ins|ADDR[14] ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 8.916      ;
; 11.308 ; vga_controller:vga_ins|ADDR[14] ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 8.901      ;
; 11.333 ; vga_controller:vga_ins|ADDR[14] ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 8.858      ;
; 11.364 ; vga_controller:vga_ins|ADDR[14] ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 8.827      ;
; 11.486 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 8.724      ;
; 11.534 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 8.676      ;
; 11.560 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 8.650      ;
; 12.007 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 8.203      ;
; 12.049 ; vga_controller:vga_ins|ADDR[14] ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 8.161      ;
; 12.216 ; vga_controller:vga_ins|ADDR[13] ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 7.975      ;
; 12.274 ; vga_controller:vga_ins|ADDR[13] ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 7.917      ;
; 12.305 ; vga_controller:vga_ins|ADDR[13] ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 7.886      ;
; 12.375 ; vga_controller:vga_ins|ADDR[13] ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 7.834      ;
; 12.619 ; vga_controller:vga_ins|ADDR[16] ; vga_controller:vga_ins|bgY[3]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 7.591      ;
; 12.667 ; vga_controller:vga_ins|ADDR[17] ; vga_controller:vga_ins|bgY[3]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 7.543      ;
; 12.693 ; vga_controller:vga_ins|ADDR[18] ; vga_controller:vga_ins|bgY[3]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 7.517      ;
; 12.918 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a76~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.140      ; 7.231      ;
; 12.918 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a6~porta_address_reg0   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.145      ; 7.236      ;
; 12.919 ; vga_controller:vga_ins|ADDR[14] ; vga_controller:vga_ins|bgY[2]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 7.291      ;
; 12.926 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a278~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.135      ; 7.218      ;
; 12.936 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a101~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.129      ; 7.202      ;
; 12.967 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a212~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.168      ; 7.210      ;
; 12.971 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a206~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.172      ; 7.210      ;
; 12.986 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a93~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.166      ; 7.189      ;
; 13.083 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a13~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.117      ; 7.043      ;
; 13.086 ; vga_controller:vga_ins|ADDR[12] ; vga_controller:vga_ins|bgX[9]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 7.105      ;
; 13.092 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a98~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.119      ; 7.036      ;
; 13.109 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a260~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.113      ; 7.013      ;
; 13.116 ; vga_controller:vga_ins|ADDR[13] ; vga_controller:vga_ins|bgY[1]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 7.094      ;
; 13.140 ; vga_controller:vga_ins|ADDR[15] ; vga_controller:vga_ins|bgY[3]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.223      ; 7.070      ;
; 13.144 ; vga_controller:vga_ins|ADDR[12] ; vga_controller:vga_ins|bgX[8]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 7.047      ;
; 13.145 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a270~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.153      ; 7.017      ;
; 13.149 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a200~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.158      ; 7.018      ;
; 13.157 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a285~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.177      ; 7.029      ;
; 13.159 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a213~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.147      ; 6.997      ;
; 13.163 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a204~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.176      ; 7.022      ;
; 13.166 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a5~porta_address_reg0   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.163      ; 7.006      ;
; 13.175 ; vga_controller:vga_ins|ADDR[12] ; vga_controller:vga_ins|bgX[7]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.204      ; 7.016      ;
; 13.176 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a202~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.177      ; 7.010      ;
; 13.233 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a74~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.136      ; 6.912      ;
; 13.233 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a285~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.177      ; 6.953      ;
; 13.259 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a99~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.143      ; 6.893      ;
; 13.264 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a89~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.115      ; 6.860      ;
; 13.266 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a96~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.129      ; 6.872      ;
; 13.302 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a98~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.119      ; 6.826      ;
; 13.302 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a275~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.105      ; 6.812      ;
; 13.302 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a273~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.098      ; 6.805      ;
; 13.304 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a12~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.091      ; 6.796      ;
; 13.326 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a263~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.130      ; 6.813      ;
; 13.333 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a281~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.137      ; 6.813      ;
; 13.340 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a271~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.123      ; 6.792      ;
; 13.345 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a194~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.135      ; 6.799      ;
; 13.356 ; vga_controller:vga_ins|ADDR[12] ; vga_controller:vga_ins|bgY[0]                                                                                                                  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.222      ; 6.853      ;
; 13.360 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a46~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.174      ; 6.823      ;
; 13.374 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a199~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.165      ; 6.800      ;
; 13.378 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a212~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.168      ; 6.799      ;
; 13.378 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a279~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.172      ; 6.803      ;
; 13.379 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a93~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.166      ; 6.796      ;
; 13.382 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a58~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.168      ; 6.795      ;
; 13.395 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a206~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.172      ; 6.786      ;
; 13.410 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a218~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.115      ; 6.714      ;
; 13.414 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a5~porta_address_reg0   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.163      ; 6.758      ;
; 13.415 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a279~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.172      ; 6.766      ;
; 13.421 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a91~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.107      ; 6.695      ;
; 13.453 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a202~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.177      ; 6.733      ;
; 13.461 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a12~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.091      ; 6.639      ;
; 13.465 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a251~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.129      ; 6.673      ;
; 13.478 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a211~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.128      ; 6.659      ;
; 13.478 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a46~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.174      ; 6.705      ;
; 13.486 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a204~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.176      ; 6.699      ;
; 13.493 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a276~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.105      ; 6.621      ;
; 13.494 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a283~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.108      ; 6.623      ;
; 13.513 ; vga_controller:vga_ins|ADDR[9]  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a4~porta_address_reg0   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.116      ; 6.612      ;
; 13.520 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a293~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.098      ; 6.587      ;
; 13.521 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a150~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.113      ; 6.601      ;
; 13.527 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a259~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.111      ; 6.593      ;
; 13.539 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a213~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.147      ; 6.617      ;
; 13.551 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a270~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.153      ; 6.611      ;
; 13.554 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a207~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.162      ; 6.617      ;
; 13.561 ; vga_controller:vga_ins|ADDR[10] ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ram_block1a194~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.135      ; 6.583      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inclock'                                                                                           ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 18.059 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.889      ;
; 18.059 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.889      ;
; 18.059 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.889      ;
; 18.059 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.889      ;
; 18.059 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.889      ;
; 18.059 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.889      ;
; 18.059 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.889      ;
; 18.059 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.889      ;
; 18.059 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.889      ;
; 18.060 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.888      ;
; 18.060 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.888      ;
; 18.060 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.888      ;
; 18.060 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.888      ;
; 18.060 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.888      ;
; 18.060 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.888      ;
; 18.060 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.888      ;
; 18.060 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.888      ;
; 18.060 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.888      ;
; 18.109 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.839      ;
; 18.110 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.838      ;
; 18.123 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.123 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.825      ;
; 18.173 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.775      ;
; 18.173 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.775      ;
; 18.195 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.753      ;
; 18.195 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.753      ;
; 18.195 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.753      ;
; 18.195 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.753      ;
; 18.195 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.753      ;
; 18.195 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.753      ;
; 18.195 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.753      ;
; 18.195 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.753      ;
; 18.195 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.753      ;
; 18.197 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.751      ;
; 18.197 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.751      ;
; 18.197 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.751      ;
; 18.197 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.751      ;
; 18.197 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.751      ;
; 18.197 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.751      ;
; 18.197 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.751      ;
; 18.197 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.751      ;
; 18.197 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.751      ;
; 18.209 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.739      ;
; 18.209 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.739      ;
; 18.209 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.739      ;
; 18.209 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.739      ;
; 18.209 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.739      ;
; 18.209 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.739      ;
; 18.209 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.739      ;
; 18.209 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.739      ;
; 18.209 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.739      ;
; 18.245 ; Reset_Delay:r0|Cont[3] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.703      ;
; 18.247 ; Reset_Delay:r0|Cont[4] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.701      ;
; 18.259 ; Reset_Delay:r0|Cont[8] ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 20.000       ; -0.039     ; 1.689      ;
; 18.319 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.623      ;
; 18.319 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.623      ;
; 18.319 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.623      ;
; 18.319 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.623      ;
; 18.319 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.623      ;
; 18.319 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.623      ;
; 18.319 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.623      ;
; 18.319 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.623      ;
; 18.319 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.623      ;
; 18.319 ; Reset_Delay:r0|Cont[0] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.623      ;
; 18.320 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.622      ;
; 18.320 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.622      ;
; 18.320 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.622      ;
; 18.320 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.622      ;
; 18.320 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.622      ;
; 18.320 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.622      ;
; 18.320 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.622      ;
; 18.320 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.622      ;
; 18.320 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.622      ;
; 18.320 ; Reset_Delay:r0|Cont[2] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.622      ;
; 18.383 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.559      ;
; 18.383 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.559      ;
; 18.383 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.559      ;
; 18.383 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.559      ;
; 18.383 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.559      ;
; 18.383 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.559      ;
; 18.383 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.559      ;
; 18.383 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.559      ;
; 18.383 ; Reset_Delay:r0|Cont[5] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.559      ;
; 18.383 ; Reset_Delay:r0|Cont[1] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 20.000       ; -0.045     ; 1.559      ;
+--------+------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 34.822 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.025     ; 15.162     ;
; 34.855 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.015     ; 15.139     ;
; 34.878 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.016     ; 15.115     ;
; 34.879 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 15.112     ;
; 34.882 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.012     ; 15.115     ;
; 34.888 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 15.089     ;
; 34.923 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.004     ; 15.082     ;
; 34.997 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.020     ; 14.992     ;
; 35.161 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.014     ; 14.834     ;
; 35.279 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.004     ; 14.726     ;
; 35.300 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.007     ; 14.702     ;
; 35.316 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; 0.005      ; 14.698     ;
; 35.323 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.002     ; 14.684     ;
; 35.330 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.001     ; 14.678     ;
; 35.346 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; 0.003      ; 14.666     ;
; 35.348 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 14.584     ;
; 35.381 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 14.561     ;
; 35.404 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 14.537     ;
; 35.405 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 14.534     ;
; 35.408 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.064     ; 14.537     ;
; 35.414 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 14.511     ;
; 35.449 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 14.504     ;
; 35.475 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; 0.001      ; 14.535     ;
; 35.492 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 14.440     ;
; 35.523 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 14.414     ;
; 35.525 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.067     ; 14.417     ;
; 35.548 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 14.393     ;
; 35.549 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 14.390     ;
; 35.552 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.064     ; 14.393     ;
; 35.558 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 14.367     ;
; 35.593 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 14.360     ;
; 35.667 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 14.270     ;
; 35.687 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.066     ; 14.256     ;
; 35.805 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 14.148     ;
; 35.826 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 14.124     ;
; 35.831 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.066     ; 14.112     ;
; 35.842 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.047     ; 14.120     ;
; 35.849 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.054     ; 14.106     ;
; 35.856 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.053     ; 14.100     ;
; 35.872 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 14.088     ;
; 35.949 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 14.004     ;
; 35.970 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 13.980     ;
; 35.986 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.047     ; 13.976     ;
; 35.993 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.054     ; 13.962     ;
; 36.000 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.053     ; 13.956     ;
; 36.001 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.051     ; 13.957     ;
; 36.016 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 13.944     ;
; 36.054 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.047     ; 13.908     ;
; 36.063 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 13.897     ;
; 36.087 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 13.885     ;
; 36.096 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 13.874     ;
; 36.110 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 13.861     ;
; 36.111 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 13.858     ;
; 36.114 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 13.861     ;
; 36.119 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 13.850     ;
; 36.120 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.054     ; 13.835     ;
; 36.120 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 13.847     ;
; 36.123 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.036     ; 13.850     ;
; 36.129 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 13.824     ;
; 36.141 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 13.824     ;
; 36.145 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.051     ; 13.813     ;
; 36.147 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 13.813     ;
; 36.155 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 13.828     ;
; 36.164 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 13.817     ;
; 36.174 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 13.801     ;
; 36.180 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 13.790     ;
; 36.197 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 13.777     ;
; 36.198 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 13.774     ;
; 36.201 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 13.777     ;
; 36.203 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 13.766     ;
; 36.204 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 13.763     ;
; 36.207 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.036     ; 13.766     ;
; 36.207 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.051     ; 13.751     ;
; 36.213 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 13.740     ;
; 36.229 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 13.738     ;
; 36.238 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 13.727     ;
; 36.242 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 13.744     ;
; 36.248 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 13.733     ;
; 36.316 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 13.654     ;
; 36.322 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 13.643     ;
; 36.393 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.036     ; 13.580     ;
; 36.402 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 13.569     ;
; 36.480 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.033     ; 13.496     ;
; 36.486 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 13.485     ;
; 36.511 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 13.472     ;
; 36.520 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 13.461     ;
; 36.532 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.029     ; 13.448     ;
; 36.541 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 13.437     ;
; 36.548 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 13.444     ;
; 36.555 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.024     ; 13.430     ;
; 36.557 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.019     ; 13.433     ;
; 36.562 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 13.424     ;
; 36.564 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 13.419     ;
; 36.571 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.025     ; 13.413     ;
; 36.578 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.019     ; 13.412     ;
; 36.587 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a16~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.021     ; 13.401     ;
; 36.598 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 13.388     ;
; 36.604 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 13.377     ;
; 36.619 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a0~porta_address_reg0  ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 13.364     ;
; 36.625 ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 13.353     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.151 ; ps2:myps2|tail[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.484      ;
; 0.158 ; ps2:myps2|tail[2]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.491      ;
; 0.159 ; ps2:myps2|tail[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.492      ;
; 0.180 ; lcd:mylcd|state1.A           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd:mylcd|index[5]           ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd:mylcd|state1.B           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd:mylcd|cstart             ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ps2:myps2|fifo_write         ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; lcd:mylcd|lcd_en             ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|cdone              ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|count[3]           ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|count[2]           ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|count[1]           ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|count[0]           ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|mstart             ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[14][5]       ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[1][5]        ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|printed_crlf       ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[0]           ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[4]           ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[3]           ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[2]           ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|index[1]           ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[3]             ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[2]             ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[1]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|shift              ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|break_code         ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|reading_key        ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|bcount[2]          ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|bcount[3]          ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|bcount[1]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; ps2:myps2|head[4]            ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; ps2:myps2|fcount[4]          ; ps2:myps2|fcount[4]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; lcd:mylcd|delay[17]          ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line1[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line1[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.195 ; lcd:mylcd|prestart           ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.198 ; lcd:mylcd|prestart           ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.200 ; lcd:mylcd|state2.D           ; lcd:mylcd|state2.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.328      ;
; 0.205 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.332      ;
; 0.206 ; ps2:myps2|tail[4]            ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.333      ;
; 0.206 ; ps2:myps2|tail[4]            ; ps2:myps2|tail[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.333      ;
; 0.208 ; ps2:myps2|tail[3]            ; ps2:myps2|fifo_rtl_0_bypass[7]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.335      ;
; 0.208 ; ps2:myps2|tail[1]            ; ps2:myps2|fifo_rtl_0_bypass[3]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.335      ;
; 0.210 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.337      ;
; 0.219 ; lcd:mylcd|index[5]           ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.346      ;
; 0.220 ; lcd:mylcd|state2.C           ; lcd:mylcd|count[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.346      ;
; 0.225 ; lcd:mylcd|count[4]           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.351      ;
; 0.240 ; ps2:myps2|shift_reg[2]       ; ps2:myps2|shift_reg[1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.366      ;
; 0.256 ; ps2:myps2|head[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~portb_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.592      ;
; 0.260 ; lcd:mylcd|line2[9][0]        ; lcd:mylcd|line1[9][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; ps2:myps2|shift_reg[8]       ; ps2:myps2|shift_reg[7]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; lcd:mylcd|line2[0][1]        ; lcd:mylcd|line1[0][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.264 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line1[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line1[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line1[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line1[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line1[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line1[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; lcd:mylcd|line2[5][0]        ; lcd:mylcd|line1[5][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; lcd:mylcd|line2[6][3]        ; lcd:mylcd|line1[6][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.394      ;
; 0.271 ; lcd:mylcd|line2[1][6]        ; lcd:mylcd|line1[1][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.397      ;
; 0.272 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; ps2:myps2|shift_reg[7]       ; ps2:myps2|shift_reg[6]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.398      ;
; 0.273 ; lcd:mylcd|line2[5][4]        ; lcd:mylcd|line1[5][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.399      ;
; 0.273 ; lcd:mylcd|line2[8][0]        ; lcd:mylcd|line1[8][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.399      ;
; 0.274 ; lcd:mylcd|line2[0][0]        ; lcd:mylcd|line1[0][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.400      ;
; 0.274 ; lcd:mylcd|line2[15][0]       ; lcd:mylcd|line1[15][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.400      ;
; 0.279 ; lcd:mylcd|line2[7][6]        ; lcd:mylcd|line1[7][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.405      ;
; 0.280 ; ps2:myps2|tail[2]            ; ps2:myps2|fifo_rtl_0_bypass[5]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.407      ;
; 0.281 ; lcd:mylcd|state2.A           ; lcd:mylcd|state2.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.407      ;
; 0.283 ; ps2:myps2|tail[0]            ; ps2:myps2|fifo_rtl_0_bypass[1]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.410      ;
; 0.287 ; lcd:mylcd|state2.A           ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.413      ;
; 0.287 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.413      ;
; 0.288 ; ps2:myps2|head[1]            ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.414      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inclock'                                                                                            ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.191 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.314      ;
; 0.196 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.318      ;
; 0.295 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.420      ;
; 0.302 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.425      ;
; 0.444 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.567      ;
; 0.444 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.566      ;
; 0.445 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.568      ;
; 0.445 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.568      ;
; 0.446 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.568      ;
; 0.447 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.569      ;
; 0.451 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.574      ;
; 0.453 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.576      ;
; 0.454 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.577      ;
; 0.454 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.577      ;
; 0.454 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.578      ;
; 0.456 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.579      ;
; 0.457 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.580      ;
; 0.457 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.580      ;
; 0.457 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.579      ;
; 0.457 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.579      ;
; 0.458 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.581      ;
; 0.458 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.581      ;
; 0.459 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.581      ;
; 0.459 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.581      ;
; 0.467 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.032      ; 0.583      ;
; 0.470 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.032      ; 0.586      ;
; 0.507 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.630      ;
; 0.507 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.629      ;
; 0.508 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.631      ;
; 0.508 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.631      ;
; 0.509 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.631      ;
; 0.509 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.631      ;
; 0.509 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.631      ;
; 0.510 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.633      ;
; 0.510 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.632      ;
; 0.511 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.634      ;
; 0.511 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.634      ;
; 0.512 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.634      ;
; 0.512 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.634      ;
; 0.512 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.634      ;
; 0.520 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.643      ;
; 0.520 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.643      ;
; 0.520 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.642      ;
; 0.520 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.642      ;
; 0.521 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.032      ; 0.637      ;
; 0.521 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.644      ;
; 0.521 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[4]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.644      ;
; 0.522 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.644      ;
; 0.523 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.646      ;
; 0.523 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.646      ;
; 0.523 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.645      ;
; 0.523 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.645      ;
; 0.524 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.032      ; 0.640      ;
; 0.524 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.647      ;
; 0.524 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[5]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.647      ;
; 0.525 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.647      ;
; 0.526 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.032      ; 0.642      ;
; 0.529 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.032      ; 0.645      ;
; 0.533 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; inclock      ; inclock     ; 0.000        ; 0.032      ; 0.649      ;
; 0.536 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; inclock      ; inclock     ; 0.000        ; 0.032      ; 0.652      ;
; 0.573 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.695      ;
; 0.574 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.697      ;
; 0.574 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.697      ;
; 0.575 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|oRESET   ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.697      ;
; 0.575 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.697      ;
; 0.575 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.697      ;
; 0.576 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.698      ;
; 0.577 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.700      ;
; 0.578 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.700      ;
; 0.578 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.700      ;
; 0.580 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; inclock      ; inclock     ; 0.000        ; 0.032      ; 0.696      ;
; 0.583 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; inclock      ; inclock     ; 0.000        ; 0.032      ; 0.699      ;
; 0.586 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[6]  ; inclock      ; inclock     ; 0.000        ; 0.039      ; 0.709      ;
; 0.586 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.708      ;
; 0.586 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; inclock      ; inclock     ; 0.000        ; 0.038      ; 0.708      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.197 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.325      ;
; 0.282 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.408      ;
; 0.289 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.417      ;
; 0.290 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.418      ;
; 0.291 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.419      ;
; 0.292 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.420      ;
; 0.297 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.430      ;
; 0.313 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.437      ;
; 0.314 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.438      ;
; 0.314 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.438      ;
; 0.363 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.491      ;
; 0.376 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.501      ;
; 0.389 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.513      ;
; 0.398 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.524      ;
; 0.420 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 0.551      ;
; 0.425 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.553      ;
; 0.435 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.563      ;
; 0.437 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.563      ;
; 0.438 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.566      ;
; 0.439 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.567      ;
; 0.440 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.568      ;
; 0.447 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.575      ;
; 0.448 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.576      ;
; 0.449 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.577      ;
; 0.450 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.578      ;
; 0.450 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.578      ;
; 0.450 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.578      ;
; 0.451 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.575      ;
; 0.452 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.580      ;
; 0.452 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.580      ;
; 0.453 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.581      ;
; 0.453 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.581      ;
; 0.454 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.582      ;
; 0.457 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.585      ;
; 0.458 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.588      ;
; 0.461 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.586      ;
; 0.462 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.587      ;
; 0.465 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.593      ;
; 0.472 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.596      ;
; 0.475 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.599      ;
; 0.479 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.607      ;
; 0.484 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.612      ;
; 0.488 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.616      ;
; 0.488 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.616      ;
; 0.492 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.620      ;
; 0.494 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.622      ;
; 0.495 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.619      ;
; 0.497 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.625      ;
; 0.498 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.626      ;
; 0.500 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.624      ;
; 0.501 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.629      ;
; 0.502 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.628      ;
; 0.504 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.632      ;
; 0.504 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.632      ;
; 0.505 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.633      ;
; 0.506 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.634      ;
; 0.510 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.638      ;
; 0.511 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.639      ;
; 0.511 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.639      ;
; 0.512 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.640      ;
; 0.513 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.638      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 16.276 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.766     ; 1.895      ;
; 16.276 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.766     ; 1.895      ;
; 16.276 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.766     ; 1.895      ;
; 16.276 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.766     ; 1.895      ;
; 16.276 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.766     ; 1.895      ;
; 16.276 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.766     ; 1.895      ;
; 16.276 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.766     ; 1.895      ;
; 16.276 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.766     ; 1.895      ;
; 16.276 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.766     ; 1.895      ;
; 16.276 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.766     ; 1.895      ;
; 16.304 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.767     ; 1.866      ;
; 16.304 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.767     ; 1.866      ;
; 16.304 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.767     ; 1.866      ;
; 16.304 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.767     ; 1.866      ;
; 16.304 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.767     ; 1.866      ;
; 16.304 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.767     ; 1.866      ;
; 16.304 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.767     ; 1.866      ;
; 16.304 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.767     ; 1.866      ;
; 16.304 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.767     ; 1.866      ;
; 16.543 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.737     ; 1.657      ;
; 16.543 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.737     ; 1.657      ;
; 16.543 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.737     ; 1.657      ;
; 16.543 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.737     ; 1.657      ;
; 16.543 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.737     ; 1.657      ;
; 16.543 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.737     ; 1.657      ;
; 16.543 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.737     ; 1.657      ;
; 16.543 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.737     ; 1.657      ;
; 16.543 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.737     ; 1.657      ;
; 16.543 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.737     ; 1.657      ;
; 16.543 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.737     ; 1.657      ;
; 16.842 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.742     ; 1.353      ;
; 16.842 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.742     ; 1.353      ;
; 16.842 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.742     ; 1.353      ;
; 16.842 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.742     ; 1.353      ;
; 16.842 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.742     ; 1.353      ;
; 16.842 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.742     ; 1.353      ;
; 16.842 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.742     ; 1.353      ;
; 16.842 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.742     ; 1.353      ;
; 16.842 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.742     ; 1.353      ;
; 16.842 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.742     ; 1.353      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 2.398 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.159      ;
; 2.398 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.159      ;
; 2.398 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.159      ;
; 2.398 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.159      ;
; 2.398 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.159      ;
; 2.398 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.159      ;
; 2.398 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.159      ;
; 2.398 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.159      ;
; 2.398 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.159      ;
; 2.398 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.423     ; 1.159      ;
; 2.655 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.418     ; 1.421      ;
; 2.655 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.418     ; 1.421      ;
; 2.655 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.418     ; 1.421      ;
; 2.655 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.418     ; 1.421      ;
; 2.655 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.418     ; 1.421      ;
; 2.655 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.418     ; 1.421      ;
; 2.655 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.418     ; 1.421      ;
; 2.655 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.418     ; 1.421      ;
; 2.655 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.418     ; 1.421      ;
; 2.655 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.418     ; 1.421      ;
; 2.655 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.418     ; 1.421      ;
; 2.869 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.601      ;
; 2.869 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.601      ;
; 2.869 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.601      ;
; 2.869 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.601      ;
; 2.869 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.601      ;
; 2.869 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.601      ;
; 2.869 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.601      ;
; 2.869 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.601      ;
; 2.869 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.601      ;
; 2.888 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.620      ;
; 2.888 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.620      ;
; 2.888 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.620      ;
; 2.888 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.620      ;
; 2.888 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.620      ;
; 2.888 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.620      ;
; 2.888 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.620      ;
; 2.888 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.620      ;
; 2.888 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.620      ;
; 2.888 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; inclock      ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.452     ; 1.620      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 197.568 ns




+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -1.954 ; 0.151 ; 13.166   ; 2.398   ; 9.267               ;
;  div|altpll_component|auto_generated|pll1|clk[0] ; 19.751 ; 0.151 ; N/A      ; N/A     ; 49.699              ;
;  inclock                                         ; 16.125 ; 0.191 ; N/A      ; N/A     ; 9.267               ;
;  p1|altpll_component|pll|clk[2]                  ; -1.954 ; 0.197 ; 13.166   ; 2.398   ; 19.714              ;
; Design-wide TNS                                  ; -6.838 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  div|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inclock                                         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  p1|altpll_component|pll|clk[2]                  ; -6.838 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_en        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_on        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; resetn                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; inclock                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_clock               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_data                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+--------------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths  ; FR Paths ; RF Paths     ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+--------------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 133038496 ; 992      ; 8073232      ; 0        ;
; inclock                                         ; inclock                                         ; 630       ; 0        ; 0            ; 0        ;
; p1|altpll_component|pll|clk[2]                  ; p1|altpll_component|pll|clk[2]                  ; 190       ; 777      ; > 2147483647 ; 347      ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+--------------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths  ; FR Paths ; RF Paths     ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+--------------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 133038496 ; 992      ; 8073232      ; 0        ;
; inclock                                         ; inclock                                         ; 630       ; 0        ; 0            ; 0        ;
; p1|altpll_component|pll|clk[2]                  ; p1|altpll_component|pll|clk[2]                  ; 190       ; 777      ; > 2147483647 ; 347      ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; inclock    ; p1|altpll_component|pll|clk[2] ; 19       ; 0        ; 21       ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; inclock    ; p1|altpll_component|pll|clk[2] ; 19       ; 0        ; 21       ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 1366  ; 1366 ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 518   ; 518  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; inclock                                         ; inclock                                         ; Base      ; Constrained ;
; p1|altpll_component|pll|clk[2]                  ; p1|altpll_component|pll|clk[2]                  ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_clock  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_clock  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Dec 03 16:25:19 2022
Info: Command: quartus_sta cpu5502016fa -c skeleton
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name inclock inclock
    Info (332110): create_generated_clock -source {p1|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {p1|altpll_component|pll|clk[2]} {p1|altpll_component|pll|clk[2]}
    Info (332110): create_generated_clock -source {div|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {div|altpll_component|auto_generated|pll1|clk[0]} {div|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.954
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.954              -6.838 p1|altpll_component|pll|clk[2] 
    Info (332119):    16.125               0.000 inclock 
    Info (332119):    19.751               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.359               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.410               0.000 inclock 
    Info (332119):     0.444               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 13.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.166               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 4.804
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.804               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.684
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.684               0.000 inclock 
    Info (332119):    19.717               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    49.699               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 195.055 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.237
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.237               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    16.512               0.000 inclock 
    Info (332119):    22.121               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.367               0.000 inclock 
    Info (332119):     0.402               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 13.843
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.843               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 4.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.252               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.690               0.000 inclock 
    Info (332119):    19.714               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    49.702               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 195.460 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.532
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.532               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    18.059               0.000 inclock 
    Info (332119):    34.822               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.151               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.191               0.000 inclock 
    Info (332119):     0.197               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 16.276
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.276               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 2.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.398               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.267               0.000 inclock 
    Info (332119):    19.745               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):    49.758               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 197.568 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5052 megabytes
    Info: Processing ended: Sat Dec 03 16:25:23 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:06


