# Read the Verilog design
read_verilog -sv mealy.sv

# Elaborate the design hierarchy
hierarchy -check

# Perform high-level synthesis
proc
#opt
fsm
#opt
#memory
#opt

show