@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2017.2/msys/bin/g++.exe"
   Compiling apatb_aes_main.cpp
   Compiling (apcc) aes.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'c:/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Lincoln' on host 'desktop-cof76il' (Windows NT_amd64 version 6.2) on Fri Apr 06 12:37:19 +0300 2018
INFO: [HLS 200-10] In directory 'C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) testbench.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'c:/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Lincoln' on host 'desktop-cof76il' (Windows NT_amd64 version 6.2) on Fri Apr 06 12:37:28 +0300 2018
INFO: [HLS 200-10] In directory 'C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
encrypted message EDW!! 	3925841d02dc09fbdc118597196a0b32

C:\Users\Lincoln\Desktop\ThesisRaw\trito\solution1\sim\verilog>call C:/Xilinx/Vivado/2017.2/bin/xelab xil_defaultlib.apatb_aes_main_top -prj aes_main.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile "C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s aes_main  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_aes_main_top -prj aes_main.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s aes_main 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/AddRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/AESL_automem_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/AESL_automem_statemt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_statemt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/aes_main.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_aes_main_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/aes_main_mux_42_3bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main_mux_42_3bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/aes_main_word.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main_word_ram
INFO: [VRFC 10-311] analyzing module aes_main_word
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/ByteSub_ShiftRow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ByteSub_ShiftRow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/KeySchedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeySchedule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/KeySchedule_Rcon0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeySchedule_Rcon0_rom
INFO: [VRFC 10-311] analyzing module KeySchedule_Rcon0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/KeySchedule_Sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeySchedule_Sbox_rom
INFO: [VRFC 10-311] analyzing module KeySchedule_Sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/MixColumn_AddRoundEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MixColumn_AddRoundEe_ram
INFO: [VRFC 10-311] analyzing module MixColumn_AddRoundEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/MixColumn_AddRoundKe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MixColumn_AddRoundKe
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.aes_main_word_ram
Compiling module xil_defaultlib.aes_main_word(DataWidth=32,Addre...
Compiling module xil_defaultlib.MixColumn_AddRoundEe_ram
Compiling module xil_defaultlib.MixColumn_AddRoundEe(DataWidth=3...
Compiling module xil_defaultlib.MixColumn_AddRoundKe
Compiling module xil_defaultlib.KeySchedule_Sbox_rom
Compiling module xil_defaultlib.KeySchedule_Sbox(DataWidth=8,Add...
Compiling module xil_defaultlib.KeySchedule_Rcon0_rom
Compiling module xil_defaultlib.KeySchedule_Rcon0(DataWidth=8,Ad...
Compiling module xil_defaultlib.aes_main_mux_42_3bkb(ID=1,din5_W...
Compiling module xil_defaultlib.KeySchedule
Compiling module xil_defaultlib.ByteSub_ShiftRow
Compiling module xil_defaultlib.AddRoundKey
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.AESL_automem_statemt
Compiling module xil_defaultlib.AESL_automem_key
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_aes_main_top
Built simulation snapshot aes_main

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/xsim.dir/aes_main/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/xsim.dir/aes_main/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr  6 12:37:55 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr  6 12:37:55 2018...

****** xsim v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/aes_main/xsim_script.tcl
# xsim {aes_main} -autoloadwcfg -tclbatch {aes_main.tcl}
Vivado Simulator 2017.2
Time resolution is 1 ps
source aes_main.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [0.00%] @ "11065000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 11105 ns : File "C:/Users/Lincoln/Desktop/ThesisRaw/trito/solution1/sim/verilog/aes_main.autotb.v" Line 338
## quit
INFO: [Common 17-206] Exiting xsim at Fri Apr  6 12:38:20 2018...
encrypted message EDW!! 	3925841d02dc09fbdc118597196a0b32
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [SIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
