{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1690953008317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1690953008317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 02 13:10:08 2023 " "Processing started: Wed Aug 02 13:10:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1690953008317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1690953008317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off spi_adc_data -c spi_adc_data " "Command: quartus_eda --read_settings_files=off --write_settings_files=off spi_adc_data -c spi_adc_data" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1690953008318 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_adc_data_7_1200mv_125c_slow.vo D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/ simulation " "Generated file spi_adc_data_7_1200mv_125c_slow.vo in folder \"D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690953008767 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_adc_data_7_1200mv_-40c_slow.vo D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/ simulation " "Generated file spi_adc_data_7_1200mv_-40c_slow.vo in folder \"D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690953008872 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_adc_data_min_1200mv_-40c_fast.vo D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/ simulation " "Generated file spi_adc_data_min_1200mv_-40c_fast.vo in folder \"D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690953008975 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_adc_data.vo D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/ simulation " "Generated file spi_adc_data.vo in folder \"D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690953009082 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_adc_data_7_1200mv_125c_v_slow.sdo D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/ simulation " "Generated file spi_adc_data_7_1200mv_125c_v_slow.sdo in folder \"D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690953009227 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_adc_data_7_1200mv_-40c_v_slow.sdo D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/ simulation " "Generated file spi_adc_data_7_1200mv_-40c_v_slow.sdo in folder \"D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690953009370 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_adc_data_min_1200mv_-40c_v_fast.sdo D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/ simulation " "Generated file spi_adc_data_min_1200mv_-40c_v_fast.sdo in folder \"D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690953009514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "spi_adc_data_v.sdo D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/ simulation " "Generated file spi_adc_data_v.sdo in folder \"D:/Programing/FPGA_proj/ADC_SPI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1690953009659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1690953009744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 02 13:10:09 2023 " "Processing ended: Wed Aug 02 13:10:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1690953009744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1690953009744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1690953009744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1690953009744 ""}
