{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750800116635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750800116636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 16:21:56 2025 " "Processing started: Tue Jun 24 16:21:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750800116636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800116636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P4_JUEGO -c P4_JUEGO " "Command: quartus_map --read_settings_files=on --write_settings_files=off P4_JUEGO -c P4_JUEGO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800116636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750800116935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750800116936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntdiv_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file cntdiv_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cntdiv_n " "Found entity 1: cntdiv_n" {  } { { "cntdiv_n.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/cntdiv_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750800123544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800123544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_teclado.sv 1 1 " "Found 1 design units, including 1 entities, in source file driver_teclado.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Driver_Teclado " "Found entity 1: Driver_Teclado" {  } { { "Driver_Teclado.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/Driver_Teclado.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750800123546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800123546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_square.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_square " "Found entity 1: draw_square" {  } { { "draw_square.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/draw_square.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750800123547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800123547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toptestvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file toptestvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topTestVGA " "Found entity 1: topTestVGA" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750800123549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800123549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl_640x480_60hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl_640x480_60hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl_640x480_60Hz " "Found entity 1: vga_ctrl_640x480_60Hz" {  } { { "vga_ctrl_640x480_60Hz.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/vga_ctrl_640x480_60Hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750800123550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800123550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750800123552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800123552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display34segm.sv 1 1 " "Found 1 design units, including 1 entities, in source file display34segm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display34segm " "Found entity 1: display34segm" {  } { { "display34segm.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/display34segm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750800123553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800123553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750800123555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800123555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK topTestVGA.sv(91) " "Verilog HDL Implicit Net warning at topTestVGA.sv(91): created implicit net for \"CLK\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RST topTestVGA.sv(91) " "Verilog HDL Implicit Net warning at topTestVGA.sv(91): created implicit net for \"RST\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sig_pixel_x main.sv(33) " "Verilog HDL Implicit Net warning at main.sv(33): created implicit net for \"sig_pixel_x\"" {  } { { "main.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/main.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sig_pixel_y main.sv(33) " "Verilog HDL Implicit Net warning at main.sv(33): created implicit net for \"sig_pixel_y\"" {  } { { "main.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/main.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blanck main.sv(33) " "Verilog HDL Implicit Net warning at main.sv(33): created implicit net for \"blanck\"" {  } { { "main.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/main.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topTestVGA " "Elaborating entity \"topTestVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750800123598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 topTestVGA.sv(167) " "Verilog HDL assignment warning at topTestVGA.sv(167): truncated value with size 32 to match size of target (11)" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750800123603 "|topTestVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 topTestVGA.sv(174) " "Verilog HDL assignment warning at topTestVGA.sv(174): truncated value with size 32 to match size of target (11)" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750800123603 "|topTestVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 topTestVGA.sv(181) " "Verilog HDL assignment warning at topTestVGA.sv(181): truncated value with size 32 to match size of target (8)" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750800123604 "|topTestVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 topTestVGA.sv(182) " "Verilog HDL assignment warning at topTestVGA.sv(182): truncated value with size 32 to match size of target (8)" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750800123604 "|topTestVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 topTestVGA.sv(187) " "Verilog HDL assignment warning at topTestVGA.sv(187): truncated value with size 32 to match size of target (8)" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750800123604 "|topTestVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 topTestVGA.sv(188) " "Verilog HDL assignment warning at topTestVGA.sv(188): truncated value with size 32 to match size of target (8)" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750800123604 "|topTestVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl_640x480_60Hz vga_ctrl_640x480_60Hz:vga_ctrl_inst " "Elaborating entity \"vga_ctrl_640x480_60Hz\" for hierarchy \"vga_ctrl_640x480_60Hz:vga_ctrl_inst\"" {  } { { "topTestVGA.sv" "vga_ctrl_inst" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntdiv_n vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0 " "Elaborating entity \"cntdiv_n\" for hierarchy \"vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\"" {  } { { "vga_ctrl_640x480_60Hz.sv" "cntdiv_0" { Text "C:/Users/danie/Documents/P4_JUEGO/vga_ctrl_640x480_60Hz.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntdiv_n cntdiv_n:cntDiv0 " "Elaborating entity \"cntdiv_n\" for hierarchy \"cntdiv_n:cntDiv0\"" {  } { { "topTestVGA.sv" "cntDiv0" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayU " "Elaborating entity \"display\" for hierarchy \"display:displayU\"" {  } { { "topTestVGA.sv" "displayU" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayD " "Elaborating entity \"display\" for hierarchy \"display:displayD\"" {  } { { "topTestVGA.sv" "displayD" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display34segm display34segm:display34g " "Elaborating entity \"display34segm\" for hierarchy \"display34segm:display34g\"" {  } { { "topTestVGA.sv" "display34g" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayU2 " "Elaborating entity \"display\" for hierarchy \"display:displayU2\"" {  } { { "topTestVGA.sv" "displayU2" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayD2 " "Elaborating entity \"display\" for hierarchy \"display:displayD2\"" {  } { { "topTestVGA.sv" "displayD2" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntdiv_n cntdiv_n:clk_divisor " "Elaborating entity \"cntdiv_n\" for hierarchy \"cntdiv_n:clk_divisor\"" {  } { { "topTestVGA.sv" "clk_divisor" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Driver_Teclado Driver_Teclado:teclado1 " "Elaborating entity \"Driver_Teclado\" for hierarchy \"Driver_Teclado:teclado1\"" {  } { { "topTestVGA.sv" "teclado1" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_square draw_square:player1_draw " "Elaborating entity \"draw_square\" for hierarchy \"draw_square:player1_draw\"" {  } { { "topTestVGA.sv" "player1_draw" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800123671 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "topTestVGA.sv" "Mod2" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 290 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800124448 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "topTestVGA.sv" "Div1" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 291 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800124448 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "topTestVGA.sv" "Mod3" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 291 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800124448 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "topTestVGA.sv" "Mod0" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 287 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800124448 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "topTestVGA.sv" "Div0" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 288 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800124448 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "topTestVGA.sv" "Mod1" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 288 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800124448 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750800124448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 290 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800124479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750800124479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750800124479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750800124479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750800124479 ""}  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 290 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750800124479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "C:/Users/danie/Documents/P4_JUEGO/db/lpm_divide_ckl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750800124511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800124511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/danie/Documents/P4_JUEGO/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750800124519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800124519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/danie/Documents/P4_JUEGO/db/alt_u_div_0fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750800124530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800124530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/danie/Documents/P4_JUEGO/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750800124563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800124563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/danie/Documents/P4_JUEGO/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750800124594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800124594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 291 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800124600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750800124600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750800124600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750800124600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750800124600 ""}  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 291 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750800124600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "C:/Users/danie/Documents/P4_JUEGO/db/lpm_divide_9sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750800124630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800124630 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750800124814 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750800125356 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/danie/Documents/P4_JUEGO/db/alt_u_div_0fe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800126363 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/danie/Documents/P4_JUEGO/db/alt_u_div_0fe.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800126363 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1750800126363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750800126534 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750800126534 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800126623 "|topTestVGA|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800126623 "|topTestVGA|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800126623 "|topTestVGA|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800126623 "|topTestVGA|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800126623 "|topTestVGA|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800126623 "|topTestVGA|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800126623 "|topTestVGA|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800126623 "|topTestVGA|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800126623 "|topTestVGA|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750800126623 "|topTestVGA|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1750800126623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1870 " "Implemented 1870 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750800126623 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750800126623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1822 " "Implemented 1822 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750800126623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750800126623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750800126653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 16:22:06 2025 " "Processing ended: Tue Jun 24 16:22:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750800126653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750800126653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750800126653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750800126653 ""}
