/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* d */
.set d__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set d__0__MASK, 0x80
.set d__0__PC, CYREG_PRT3_PC7
.set d__0__PORT, 3
.set d__0__SHIFT, 7
.set d__1__INTTYPE, CYREG_PICU3_INTTYPE6
.set d__1__MASK, 0x40
.set d__1__PC, CYREG_PRT3_PC6
.set d__1__PORT, 3
.set d__1__SHIFT, 6
.set d__2__INTTYPE, CYREG_PICU3_INTTYPE5
.set d__2__MASK, 0x20
.set d__2__PC, CYREG_PRT3_PC5
.set d__2__PORT, 3
.set d__2__SHIFT, 5
.set d__3__INTTYPE, CYREG_PICU3_INTTYPE4
.set d__3__MASK, 0x10
.set d__3__PC, CYREG_PRT3_PC4
.set d__3__PORT, 3
.set d__3__SHIFT, 4
.set d__4__INTTYPE, CYREG_PICU3_INTTYPE3
.set d__4__MASK, 0x08
.set d__4__PC, CYREG_PRT3_PC3
.set d__4__PORT, 3
.set d__4__SHIFT, 3
.set d__5__INTTYPE, CYREG_PICU3_INTTYPE2
.set d__5__MASK, 0x04
.set d__5__PC, CYREG_PRT3_PC2
.set d__5__PORT, 3
.set d__5__SHIFT, 2
.set d__6__INTTYPE, CYREG_PICU3_INTTYPE1
.set d__6__MASK, 0x02
.set d__6__PC, CYREG_PRT3_PC1
.set d__6__PORT, 3
.set d__6__SHIFT, 1
.set d__7__INTTYPE, CYREG_PICU3_INTTYPE0
.set d__7__MASK, 0x01
.set d__7__PC, CYREG_PRT3_PC0
.set d__7__PORT, 3
.set d__7__SHIFT, 0
.set d__AG, CYREG_PRT3_AG
.set d__AMUX, CYREG_PRT3_AMUX
.set d__BIE, CYREG_PRT3_BIE
.set d__BIT_MASK, CYREG_PRT3_BIT_MASK
.set d__BYP, CYREG_PRT3_BYP
.set d__CTL, CYREG_PRT3_CTL
.set d__DM0, CYREG_PRT3_DM0
.set d__DM1, CYREG_PRT3_DM1
.set d__DM2, CYREG_PRT3_DM2
.set d__DR, CYREG_PRT3_DR
.set d__INP_DIS, CYREG_PRT3_INP_DIS
.set d__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set d__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set d__LCD_EN, CYREG_PRT3_LCD_EN
.set d__PORT, 3
.set d__PRT, CYREG_PRT3_PRT
.set d__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set d__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set d__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set d__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set d__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set d__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set d__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set d__PS, CYREG_PRT3_PS
.set d__SLW, CYREG_PRT3_SLW

/* NCS */
.set NCS__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set NCS__0__MASK, 0x10
.set NCS__0__PC, CYREG_PRT12_PC4
.set NCS__0__PORT, 12
.set NCS__0__SHIFT, 4
.set NCS__AG, CYREG_PRT12_AG
.set NCS__BIE, CYREG_PRT12_BIE
.set NCS__BIT_MASK, CYREG_PRT12_BIT_MASK
.set NCS__BYP, CYREG_PRT12_BYP
.set NCS__DM0, CYREG_PRT12_DM0
.set NCS__DM1, CYREG_PRT12_DM1
.set NCS__DM2, CYREG_PRT12_DM2
.set NCS__DR, CYREG_PRT12_DR
.set NCS__INP_DIS, CYREG_PRT12_INP_DIS
.set NCS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set NCS__MASK, 0x10
.set NCS__PORT, 12
.set NCS__PRT, CYREG_PRT12_PRT
.set NCS__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set NCS__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set NCS__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set NCS__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set NCS__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set NCS__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set NCS__PS, CYREG_PRT12_PS
.set NCS__SHIFT, 4
.set NCS__SIO_CFG, CYREG_PRT12_SIO_CFG
.set NCS__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set NCS__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set NCS__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set NCS__SLW, CYREG_PRT12_SLW

/* NRD */
.set NRD__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set NRD__0__MASK, 0x40
.set NRD__0__PC, CYREG_PRT2_PC6
.set NRD__0__PORT, 2
.set NRD__0__SHIFT, 6
.set NRD__AG, CYREG_PRT2_AG
.set NRD__AMUX, CYREG_PRT2_AMUX
.set NRD__BIE, CYREG_PRT2_BIE
.set NRD__BIT_MASK, CYREG_PRT2_BIT_MASK
.set NRD__BYP, CYREG_PRT2_BYP
.set NRD__CTL, CYREG_PRT2_CTL
.set NRD__DM0, CYREG_PRT2_DM0
.set NRD__DM1, CYREG_PRT2_DM1
.set NRD__DM2, CYREG_PRT2_DM2
.set NRD__DR, CYREG_PRT2_DR
.set NRD__INP_DIS, CYREG_PRT2_INP_DIS
.set NRD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set NRD__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set NRD__LCD_EN, CYREG_PRT2_LCD_EN
.set NRD__MASK, 0x40
.set NRD__PORT, 2
.set NRD__PRT, CYREG_PRT2_PRT
.set NRD__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set NRD__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set NRD__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set NRD__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set NRD__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set NRD__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set NRD__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set NRD__PS, CYREG_PRT2_PS
.set NRD__SHIFT, 6
.set NRD__SLW, CYREG_PRT2_SLW

/* NWR */
.set NWR__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set NWR__0__MASK, 0x20
.set NWR__0__PC, CYREG_PRT12_PC5
.set NWR__0__PORT, 12
.set NWR__0__SHIFT, 5
.set NWR__AG, CYREG_PRT12_AG
.set NWR__BIE, CYREG_PRT12_BIE
.set NWR__BIT_MASK, CYREG_PRT12_BIT_MASK
.set NWR__BYP, CYREG_PRT12_BYP
.set NWR__DM0, CYREG_PRT12_DM0
.set NWR__DM1, CYREG_PRT12_DM1
.set NWR__DM2, CYREG_PRT12_DM2
.set NWR__DR, CYREG_PRT12_DR
.set NWR__INP_DIS, CYREG_PRT12_INP_DIS
.set NWR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set NWR__MASK, 0x20
.set NWR__PORT, 12
.set NWR__PRT, CYREG_PRT12_PRT
.set NWR__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set NWR__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set NWR__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set NWR__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set NWR__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set NWR__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set NWR__PS, CYREG_PRT12_PS
.set NWR__SHIFT, 5
.set NWR__SIO_CFG, CYREG_PRT12_SIO_CFG
.set NWR__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set NWR__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set NWR__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set NWR__SLW, CYREG_PRT12_SLW

/* D_CX */
.set D_CX__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set D_CX__0__MASK, 0x80
.set D_CX__0__PC, CYREG_PRT2_PC7
.set D_CX__0__PORT, 2
.set D_CX__0__SHIFT, 7
.set D_CX__AG, CYREG_PRT2_AG
.set D_CX__AMUX, CYREG_PRT2_AMUX
.set D_CX__BIE, CYREG_PRT2_BIE
.set D_CX__BIT_MASK, CYREG_PRT2_BIT_MASK
.set D_CX__BYP, CYREG_PRT2_BYP
.set D_CX__CTL, CYREG_PRT2_CTL
.set D_CX__DM0, CYREG_PRT2_DM0
.set D_CX__DM1, CYREG_PRT2_DM1
.set D_CX__DM2, CYREG_PRT2_DM2
.set D_CX__DR, CYREG_PRT2_DR
.set D_CX__INP_DIS, CYREG_PRT2_INP_DIS
.set D_CX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set D_CX__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set D_CX__LCD_EN, CYREG_PRT2_LCD_EN
.set D_CX__MASK, 0x80
.set D_CX__PORT, 2
.set D_CX__PRT, CYREG_PRT2_PRT
.set D_CX__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set D_CX__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set D_CX__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set D_CX__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set D_CX__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set D_CX__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set D_CX__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set D_CX__PS, CYREG_PRT2_PS
.set D_CX__SHIFT, 7
.set D_CX__SLW, CYREG_PRT2_SLW

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT12_PC0
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT12_PC1
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* CLOCK1 */
.set CLOCK1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CLOCK1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CLOCK1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CLOCK1__CFG2_SRC_SEL_MASK, 0x07
.set CLOCK1__INDEX, 0x00
.set CLOCK1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CLOCK1__PM_ACT_MSK, 0x01
.set CLOCK1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CLOCK1__PM_STBY_MSK, 0x01

/* I2C_MASTER */
.set I2C_MASTER_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_MASTER_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_MASTER_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_MASTER_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_MASTER_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_MASTER_I2C_FF__D, CYREG_I2C_D
.set I2C_MASTER_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_MASTER_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_MASTER_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_MASTER_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_MASTER_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_MASTER_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_MASTER_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_MASTER_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_MASTER_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_MASTER_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_MASTER_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_MASTER_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_MASTER_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_MASTER_I2C_IRQ__INTC_NUMBER, 15
.set I2C_MASTER_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_MASTER_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_MASTER_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_MASTER_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BACKLIGHT_CTL */
.set BACKLIGHT_CTL__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set BACKLIGHT_CTL__0__MASK, 0x40
.set BACKLIGHT_CTL__0__PC, CYREG_PRT12_PC6
.set BACKLIGHT_CTL__0__PORT, 12
.set BACKLIGHT_CTL__0__SHIFT, 6
.set BACKLIGHT_CTL__AG, CYREG_PRT12_AG
.set BACKLIGHT_CTL__BIE, CYREG_PRT12_BIE
.set BACKLIGHT_CTL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BACKLIGHT_CTL__BYP, CYREG_PRT12_BYP
.set BACKLIGHT_CTL__DM0, CYREG_PRT12_DM0
.set BACKLIGHT_CTL__DM1, CYREG_PRT12_DM1
.set BACKLIGHT_CTL__DM2, CYREG_PRT12_DM2
.set BACKLIGHT_CTL__DR, CYREG_PRT12_DR
.set BACKLIGHT_CTL__INP_DIS, CYREG_PRT12_INP_DIS
.set BACKLIGHT_CTL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set BACKLIGHT_CTL__MASK, 0x40
.set BACKLIGHT_CTL__PORT, 12
.set BACKLIGHT_CTL__PRT, CYREG_PRT12_PRT
.set BACKLIGHT_CTL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BACKLIGHT_CTL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BACKLIGHT_CTL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BACKLIGHT_CTL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BACKLIGHT_CTL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BACKLIGHT_CTL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BACKLIGHT_CTL__PS, CYREG_PRT12_PS
.set BACKLIGHT_CTL__SHIFT, 6
.set BACKLIGHT_CTL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BACKLIGHT_CTL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BACKLIGHT_CTL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BACKLIGHT_CTL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BACKLIGHT_CTL__SLW, CYREG_PRT12_SLW

/* DISP_TICK_ISR */
.set DISP_TICK_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DISP_TICK_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DISP_TICK_ISR__INTC_MASK, 0x20000
.set DISP_TICK_ISR__INTC_NUMBER, 17
.set DISP_TICK_ISR__INTC_PRIOR_NUM, 7
.set DISP_TICK_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set DISP_TICK_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DISP_TICK_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LCD_INTERFACE */
.set LCD_INTERFACE_GraphLcd8_Lsb__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set LCD_INTERFACE_GraphLcd8_Lsb__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set LCD_INTERFACE_GraphLcd8_Lsb__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set LCD_INTERFACE_GraphLcd8_Lsb__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set LCD_INTERFACE_GraphLcd8_Lsb__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set LCD_INTERFACE_GraphLcd8_Lsb__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set LCD_INTERFACE_GraphLcd8_Lsb__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set LCD_INTERFACE_GraphLcd8_Lsb__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set LCD_INTERFACE_GraphLcd8_Lsb__A0_REG, CYREG_B1_UDB06_A0
.set LCD_INTERFACE_GraphLcd8_Lsb__A1_REG, CYREG_B1_UDB06_A1
.set LCD_INTERFACE_GraphLcd8_Lsb__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set LCD_INTERFACE_GraphLcd8_Lsb__D0_REG, CYREG_B1_UDB06_D0
.set LCD_INTERFACE_GraphLcd8_Lsb__D1_REG, CYREG_B1_UDB06_D1
.set LCD_INTERFACE_GraphLcd8_Lsb__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set LCD_INTERFACE_GraphLcd8_Lsb__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set LCD_INTERFACE_GraphLcd8_Lsb__F0_REG, CYREG_B1_UDB06_F0
.set LCD_INTERFACE_GraphLcd8_Lsb__F1_REG, CYREG_B1_UDB06_F1
.set LCD_INTERFACE_GraphLcd8_Lsb__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set LCD_INTERFACE_GraphLcd8_Lsb__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__CONTROL_REG, CYREG_B1_UDB06_CTL
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__COUNT_REG, CYREG_B1_UDB06_CTL
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set LCD_INTERFACE_GraphLcd8_Lsb_PO__PERIOD_REG, CYREG_B1_UDB06_MSK
.set LCD_INTERFACE_LsbReg__0__MASK, 0x01
.set LCD_INTERFACE_LsbReg__0__POS, 0
.set LCD_INTERFACE_LsbReg__1__MASK, 0x02
.set LCD_INTERFACE_LsbReg__1__POS, 1
.set LCD_INTERFACE_LsbReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set LCD_INTERFACE_LsbReg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set LCD_INTERFACE_LsbReg__2__MASK, 0x04
.set LCD_INTERFACE_LsbReg__2__POS, 2
.set LCD_INTERFACE_LsbReg__3__MASK, 0x08
.set LCD_INTERFACE_LsbReg__3__POS, 3
.set LCD_INTERFACE_LsbReg__4__MASK, 0x10
.set LCD_INTERFACE_LsbReg__4__POS, 4
.set LCD_INTERFACE_LsbReg__5__MASK, 0x20
.set LCD_INTERFACE_LsbReg__5__POS, 5
.set LCD_INTERFACE_LsbReg__6__MASK, 0x40
.set LCD_INTERFACE_LsbReg__6__POS, 6
.set LCD_INTERFACE_LsbReg__7__MASK, 0x80
.set LCD_INTERFACE_LsbReg__7__POS, 7
.set LCD_INTERFACE_LsbReg__MASK, 0xFF
.set LCD_INTERFACE_LsbReg__MASK_REG, CYREG_B1_UDB06_MSK
.set LCD_INTERFACE_LsbReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set LCD_INTERFACE_LsbReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set LCD_INTERFACE_LsbReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set LCD_INTERFACE_LsbReg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set LCD_INTERFACE_LsbReg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set LCD_INTERFACE_LsbReg__STATUS_REG, CYREG_B1_UDB06_ST
.set LCD_INTERFACE_StsReg__0__MASK, 0x01
.set LCD_INTERFACE_StsReg__0__POS, 0
.set LCD_INTERFACE_StsReg__1__MASK, 0x02
.set LCD_INTERFACE_StsReg__1__POS, 1
.set LCD_INTERFACE_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set LCD_INTERFACE_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set LCD_INTERFACE_StsReg__MASK, 0x03
.set LCD_INTERFACE_StsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set LCD_INTERFACE_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set LCD_INTERFACE_StsReg__STATUS_REG, CYREG_B1_UDB07_ST

/* DISP_TICK_TIMER */
.set DISP_TICK_TIMER_TimerHW__CAP0, CYREG_TMR0_CAP0
.set DISP_TICK_TIMER_TimerHW__CAP1, CYREG_TMR0_CAP1
.set DISP_TICK_TIMER_TimerHW__CFG0, CYREG_TMR0_CFG0
.set DISP_TICK_TIMER_TimerHW__CFG1, CYREG_TMR0_CFG1
.set DISP_TICK_TIMER_TimerHW__CFG2, CYREG_TMR0_CFG2
.set DISP_TICK_TIMER_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set DISP_TICK_TIMER_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set DISP_TICK_TIMER_TimerHW__PER0, CYREG_TMR0_PER0
.set DISP_TICK_TIMER_TimerHW__PER1, CYREG_TMR0_PER1
.set DISP_TICK_TIMER_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set DISP_TICK_TIMER_TimerHW__PM_ACT_MSK, 0x01
.set DISP_TICK_TIMER_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set DISP_TICK_TIMER_TimerHW__PM_STBY_MSK, 0x01
.set DISP_TICK_TIMER_TimerHW__RT0, CYREG_TMR0_RT0
.set DISP_TICK_TIMER_TimerHW__RT1, CYREG_TMR0_RT1
.set DISP_TICK_TIMER_TimerHW__SR0, CYREG_TMR0_SR0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 21
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 21
.set CYDEV_CHIP_MEMBER_4D, 16
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 22
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 20
.set CYDEV_CHIP_MEMBER_4I, 26
.set CYDEV_CHIP_MEMBER_4J, 17
.set CYDEV_CHIP_MEMBER_4K, 18
.set CYDEV_CHIP_MEMBER_4L, 25
.set CYDEV_CHIP_MEMBER_4M, 24
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 23
.set CYDEV_CHIP_MEMBER_4Q, 14
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 19
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 15
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 27
.set CYDEV_CHIP_MEMBER_FM3, 31
.set CYDEV_CHIP_MEMBER_FM4, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 28
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 30
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x4000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
