Total verification running time: 00:00:15
Result: Proved
Path: P4sp/main.p4

[P4 + P4LTL->Boogie]:
P4LTL parsing result: (([](AP((!((((meta.accepted == 1) && (standard_metadata.ingress_port == meta.secondary)) && ((standard_metadata.ingress_global_timestamp - protect_c_last_primary[0]) <= meta.period))))))) || (AP((!((((meta.accepted == 1) && (standard_metadata.ingress_port == meta.secondary)) && ((standard_metadata.ingress_global_timestamp - protect_c_last_primary[0]) <= meta.period))))) U AP((((meta.accepted == 1) && (standard_metadata.ingress_port == meta.secondary)) && ((standard_metadata.ingress_global_timestamp - protect_c_last_primary[0]) > meta.period)))))

P4LTL parsing result: ([](AP(((hdr.ethernet.etherType == 56577) && (meta.secondary != meta.primary)))))

//#LTLProperty:
 (([](AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))))) || (AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))) U AP((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_0 == true)))))
//#LTLFairness:
 ([](AP(((_p4ltl_6 == true) && (_p4ltl_5 == true)))))
backend cpu time 0.004226 s
program cpu time 0.272707 s

[Boogie Line Num]
445 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-02-06 19:09:12,645 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-02-06 19:09:12,646 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-02-06 19:09:12,675 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-02-06 19:09:12,676 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-02-06 19:09:12,677 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-02-06 19:09:12,678 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-02-06 19:09:12,679 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-02-06 19:09:12,681 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-02-06 19:09:12,682 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-02-06 19:09:12,683 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-02-06 19:09:12,684 INFO  L184        SettingsManager]: BÃ¼chi Program Product provides no preferences, ignoring...
[2023-02-06 19:09:12,684 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-02-06 19:09:12,685 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-02-06 19:09:12,687 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-02-06 19:09:12,690 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-02-06 19:09:12,691 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-02-06 19:09:12,691 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-02-06 19:09:12,693 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-02-06 19:09:12,694 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-02-06 19:09:12,695 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-02-06 19:09:12,696 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-02-06 19:09:12,696 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-02-06 19:09:12,697 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-02-06 19:09:12,699 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-02-06 19:09:12,699 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-02-06 19:09:12,699 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-02-06 19:09:12,700 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-02-06 19:09:12,700 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-02-06 19:09:12,701 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-02-06 19:09:12,701 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-02-06 19:09:12,701 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-02-06 19:09:12,702 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-02-06 19:09:12,702 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-02-06 19:09:12,703 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-02-06 19:09:12,703 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-02-06 19:09:12,704 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-02-06 19:09:12,704 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-02-06 19:09:12,705 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-02-06 19:09:12,705 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-02-06 19:09:12,705 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-02-06 19:09:12,706 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-02-06 19:09:12,707 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-02-06 19:09:12,707 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-02-06 19:09:12,715 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-02-06 19:09:12,715 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-02-06 19:09:12,716 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-02-06 19:09:12,716 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-02-06 19:09:12,716 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-02-06 19:09:12,716 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-02-06 19:09:12,716 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-02-06 19:09:12,717 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-02-06 19:09:12,717 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-02-06 19:09:12,717 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-02-06 19:09:12,717 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-02-06 19:09:12,717 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-02-06 19:09:12,717 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-02-06 19:09:12,717 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-02-06 19:09:12,717 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-02-06 19:09:12,718 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-02-06 19:09:12,718 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-02-06 19:09:12,718 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-02-06 19:09:12,718 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-02-06 19:09:12,718 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-02-06 19:09:12,718 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-02-06 19:09:12,718 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-02-06 19:09:12,719 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-02-06 19:09:12,719 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-02-06 19:09:12,719 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-02-06 19:09:12,719 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-02-06 19:09:12,719 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-02-06 19:09:12,720 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-02-06 19:09:12,720 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-02-06 19:09:12,904 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-02-06 19:09:12,921 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-02-06 19:09:12,922 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-02-06 19:09:12,923 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-02-06 19:09:12,925 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-02-06 19:09:12,926 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-02-06 19:09:12,926 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-02-06 19:09:12,951 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-02-06 19:09:12,952 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-02-06 19:09:12,953 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-02-06 19:09:12,953 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-02-06 19:09:12,953 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-02-06 19:09:12,965 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:12" (1/1) ...
[2023-02-06 19:09:12,966 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:12" (1/1) ...
[2023-02-06 19:09:12,974 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:12" (1/1) ...
[2023-02-06 19:09:12,974 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:12" (1/1) ...
[2023-02-06 19:09:12,979 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:12" (1/1) ...
[2023-02-06 19:09:12,982 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:12" (1/1) ...
[2023-02-06 19:09:12,985 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:12" (1/1) ...
[2023-02-06 19:09:12,986 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-02-06 19:09:12,987 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-02-06 19:09:12,987 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-02-06 19:09:12,989 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-02-06 19:09:12,994 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:12" (1/1) ...
[2023-02-06 19:09:12,997 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: (([](AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))))) || (AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))) U AP((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_0 == true)))))
[2023-02-06 19:09:12,997 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: (([](AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))))) || (AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))) U AP((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_0 == true)))))
[2023-02-06 19:09:12,998 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: (([](AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))))) || (AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))) U AP((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_0 == true)))))
Token: (
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: !
Token: (
Token: (
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: )
Token: &&
Token: (
Token: _p4ltl_4
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: ||
Token: (
Token: AP
Token: (
Token: (
Token: !
Token: (
Token: (
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: )
Token: &&
Token: (
Token: _p4ltl_4
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: U
Token: AP
Token: (
Token: (
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: )
Token: &&
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-06 19:09:13,008 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: (([](AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))))) || (AP((!((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_4 == true))))) U AP((((_p4ltl_3 == true) && (_p4ltl_2 == true)) && (_p4ltl_0 == true)))))
[2023-02-06 19:09:13,009 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( ( [](AP((!(( ( _p4ltl_3==true && _p4ltl_2==true ) && _p4ltl_4==true ))))) ) || ( AP((!(( ( _p4ltl_3==true && _p4ltl_2==true ) && _p4ltl_4==true )))) U AP(( ( _p4ltl_3==true && _p4ltl_2==true ) && _p4ltl_0==true )) ) )
==== class: class ast.BinaryTemporalOperator
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Not
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Not
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-06 19:09:13,012 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP(((_p4ltl_6 == true) && (_p4ltl_5 == true)))))
[2023-02-06 19:09:13,012 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP(((_p4ltl_6 == true) && (_p4ltl_5 == true)))))
[2023-02-06 19:09:13,012 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP(((_p4ltl_6 == true) && (_p4ltl_5 == true)))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_6
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_5
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-06 19:09:13,012 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP(((_p4ltl_6 == true) && (_p4ltl_5 == true)))))
[2023-02-06 19:09:13,013 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( _p4ltl_6==true && _p4ltl_5==true ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-06 19:09:13,014 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-06 19:09:13,014 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-06 19:09:13,099 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:09:13 PropertyContainer
[2023-02-06 19:09:13,099 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-02-06 19:09:13,102 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-02-06 19:09:13,102 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-02-06 19:09:13,103 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-02-06 19:09:13,108 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:12" (1/2) ...
[2023-02-06 19:09:13,116 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:13,184 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-02-06 19:09:13,184 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-02-06 19:09:13,185 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-02-06 19:09:13,185 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_3 given in one single declaration
[2023-02-06 19:09:13,185 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_3
[2023-02-06 19:09:13,185 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_3
[2023-02-06 19:09:13,185 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-02-06 19:09:13,185 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-02-06 19:09:13,185 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-02-06 19:09:13,185 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_packetParser given in one single declaration
[2023-02-06 19:09:13,185 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_packetParser
[2023-02-06 19:09:13,185 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_packetParser
[2023-02-06 19:09:13,186 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-02-06 19:09:13,186 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-02-06 19:09:13,186 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-02-06 19:09:13,186 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure createChecksum given in one single declaration
[2023-02-06 19:09:13,186 INFO  L130     BoogieDeclarations]: Found specification of procedure createChecksum
[2023-02-06 19:09:13,186 INFO  L138     BoogieDeclarations]: Found implementation of procedure createChecksum
[2023-02-06 19:09:13,186 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-02-06 19:09:13,186 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-02-06 19:09:13,186 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-02-06 19:09:13,186 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-02-06 19:09:13,186 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-02-06 19:09:13,186 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-02-06 19:09:13,187 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-02-06 19:09:13,187 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-02-06 19:09:13,187 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-02-06 19:09:13,187 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_broadcast_0 given in one single declaration
[2023-02-06 19:09:13,187 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_broadcast_0
[2023-02-06 19:09:13,187 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_broadcast_0
[2023-02-06 19:09:13,187 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_forward_0 given in one single declaration
[2023-02-06 19:09:13,187 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_forward_0
[2023-02-06 19:09:13,187 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_forward_0
[2023-02-06 19:09:13,187 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_forwarding.apply given in one single declaration
[2023-02-06 19:09:13,187 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_forwarding.apply
[2023-02-06 19:09:13,187 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_forwarding.apply
[2023-02-06 19:09:13,188 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-02-06 19:09:13,188 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-02-06 19:09:13,188 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-02-06 19:09:13,188 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-02-06 19:09:13,188 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-02-06 19:09:13,188 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-02-06 19:09:13,188 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-02-06 19:09:13,188 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_topology_discover given in one single declaration
[2023-02-06 19:09:13,188 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_topology_discover
[2023-02-06 19:09:13,188 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_topology_discover
[2023-02-06 19:09:13,188 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_last_primary.write given in one single declaration
[2023-02-06 19:09:13,189 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_last_primary.write
[2023-02-06 19:09:13,189 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_last_primary.write
[2023-02-06 19:09:13,189 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_period.apply given in one single declaration
[2023-02-06 19:09:13,189 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_period.apply
[2023-02-06 19:09:13,189 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_period.apply
[2023-02-06 19:09:13,189 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_port_config.apply given in one single declaration
[2023-02-06 19:09:13,189 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_port_config.apply
[2023-02-06 19:09:13,189 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_port_config.apply
[2023-02-06 19:09:13,189 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_set_period_0 given in one single declaration
[2023-02-06 19:09:13,189 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_set_period_0
[2023-02-06 19:09:13,189 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_set_period_0
[2023-02-06 19:09:13,189 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_set_ports_0 given in one single declaration
[2023-02-06 19:09:13,189 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_set_ports_0
[2023-02-06 19:09:13,189 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_set_ports_0
[2023-02-06 19:09:13,190 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-02-06 19:09:13,190 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-02-06 19:09:13,190 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-02-06 19:09:13,190 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-02-06 19:09:13,190 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-02-06 19:09:13,190 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-02-06 19:09:13,190 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-02-06 19:09:13,190 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-02-06 19:09:13,190 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-02-06 19:09:13,219 INFO  L234             CfgBuilder]: Building ICFG
[2023-02-06 19:09:13,221 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-02-06 19:09:13,348 INFO  L275             CfgBuilder]: Performing block encoding
[2023-02-06 19:09:13,355 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-02-06 19:09:13,355 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-02-06 19:09:13,357 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:09:13 BoogieIcfgContainer
[2023-02-06 19:09:13,357 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:09:13" (2/2) ...
[2023-02-06 19:09:13,357 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-02-06 19:09:13,358 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@98b59af and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:09:13, skipping insertion in model container
[2023-02-06 19:09:13,358 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-02-06 19:09:13,358 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-02-06 19:09:13,359 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-02-06 19:09:13,359 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-02-06 19:09:13,359 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:09:13" (2/3) ...
[2023-02-06 19:09:13,360 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(( _p4ltl_6==true && _p4ltl_5==true ))) )) || ( ( ( [](AP((!(( ( _p4ltl_3==true && _p4ltl_2==true ) && _p4ltl_4==true ))))) ) || ( AP((!(( ( _p4ltl_3==true && _p4ltl_2==true ) && _p4ltl_4==true )))) U AP(( ( _p4ltl_3==true && _p4ltl_2==true ) && _p4ltl_0==true )) ) ))
[2023-02-06 19:09:13,366 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-02-06 19:09:13,378 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( ( [] ( b ) ) || ( b U c ) ) ) )  (exit command is null, workingDir is null)
[2023-02-06 19:09:13,381 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( ( [] ( b ) ) || ( b U c ) ) ) )  (1)] Ended with exit code 0
[2023-02-06 19:09:13,403 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( []((_p4ltl_6 == true && _p4ltl_5 == true)) )) || ( ( ( []((!((_p4ltl_3 == true && _p4ltl_2 == true) && _p4ltl_4 == true))) ) || ( (!((_p4ltl_3 == true && _p4ltl_2 == true) && _p4ltl_4 == true)) U ((_p4ltl_3 == true && _p4ltl_2 == true) && _p4ltl_0 == true) ) ))
[2023-02-06 19:09:13,404 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 07:09:13 NWAContainer
[2023-02-06 19:09:13,404 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-02-06 19:09:13,405 INFO  L113        PluginConnector]: ------------------------BÃ¼chi Program Product----------------------------
[2023-02-06 19:09:13,405 INFO  L271        PluginConnector]: Initializing BÃ¼chi Program Product...
[2023-02-06 19:09:13,405 INFO  L275        PluginConnector]: BÃ¼chi Program Product initialized
[2023-02-06 19:09:13,406 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin BÃ¼chi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:09:13" (3/4) ...
[2023-02-06 19:09:13,407 INFO  L205        PluginConnector]: Invalid model from BÃ¼chi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@601b2a18 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:09:13, skipping insertion in model container
[2023-02-06 19:09:13,407 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin BÃ¼chi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 07:09:13" (4/4) ...
[2023-02-06 19:09:13,409 INFO  L104   BuchiProductObserver]: Initial property automaton 2 locations, 3 edges
[2023-02-06 19:09:13,419 INFO  L110   BuchiProductObserver]: Initial RCFG 171 locations, 207 edges
[2023-02-06 19:09:13,419 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-02-06 19:09:13,421 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-02-06 19:09:13,422 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_set_period_0
[2023-02-06 19:09:13,422 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_3
[2023-02-06 19:09:13,422 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-02-06 19:09:13,422 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_last_primary.write
[2023-02-06 19:09:13,422 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_set_ports_0
[2023-02-06 19:09:13,422 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-02-06 19:09:13,422 INFO  L189       ProductGenerator]: +++++ Call method name: createChecksum
[2023-02-06 19:09:13,423 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-02-06 19:09:13,423 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L365-1
[2023-02-06 19:09:13,423 INFO  L189       ProductGenerator]: +++++ Call method name: parse_topology_discover
[2023-02-06 19:09:13,423 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-02-06 19:09:13,423 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_broadcast_0
[2023-02-06 19:09:13,423 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_port_config.apply
[2023-02-06 19:09:13,423 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_forwarding.apply
[2023-02-06 19:09:13,423 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-02-06 19:09:13,423 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_forward_0
[2023-02-06 19:09:13,423 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-02-06 19:09:13,423 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-02-06 19:09:13,423 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_period.apply
[2023-02-06 19:09:13,423 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_packetParser
[2023-02-06 19:09:13,423 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-02-06 19:09:13,423 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-02-06 19:09:13,427 INFO  L244       ProductGenerator]: Creating Product States...
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: ULTIMATE.startEXIT
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: L275
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: L250
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: protect_c_set_period_0ENTRY
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0EXIT
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: L215
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: L248
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0FINAL
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: L251
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: L266
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: L308
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: L234
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: L231
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: L257
[2023-02-06 19:09:13,428 INFO  L277       ProductGenerator]: ==== location: L265
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L222
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L260
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L233
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L347
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L238
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L212
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L230
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L225
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L365-1
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L209
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: mainENTRY
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: protect_c_port_config.applyEXIT
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L394
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: mainProcedureFINAL
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: _parser_packetParserEXIT
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: verifyChecksumEXIT
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L264
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L405-1
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L216
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L235
[2023-02-06 19:09:13,429 INFO  L277       ProductGenerator]: ==== location: L254
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L393-1
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L229
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L228
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: NoAction_3EXIT
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L221
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L438
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L344
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L255
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L280
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L405
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_broadcast_0ENTRY
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L218
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L239
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L437-1
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L327
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L406
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L437
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: createChecksumFINAL
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L267
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L263
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0ENTRY
[2023-02-06 19:09:13,430 INFO  L277       ProductGenerator]: ==== location: L393
[2023-02-06 19:09:13,431 INFO  L277       ProductGenerator]: ==== location: startEXIT
[2023-02-06 19:09:13,431 INFO  L277       ProductGenerator]: ==== location: L298
[2023-02-06 19:09:13,431 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_broadcast_0FINAL
[2023-02-06 19:09:13,431 INFO  L277       ProductGenerator]: ==== location: L356
[2023-02-06 19:09:13,431 INFO  L277       ProductGenerator]: ==== location: L253
[2023-02-06 19:09:13,431 INFO  L277       ProductGenerator]: ==== location: L354
[2023-02-06 19:09:13,431 INFO  L277       ProductGenerator]: ==== location: verifyChecksumFINAL
[2023-02-06 19:09:13,431 INFO  L277       ProductGenerator]: ==== location: L348
[2023-02-06 19:09:13,431 INFO  L277       ProductGenerator]: ==== location: L282
[2023-02-06 19:09:13,431 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-02-06 19:09:13,431 INFO  L277       ProductGenerator]: ==== location: createChecksumEXIT
[2023-02-06 19:09:13,431 INFO  L277       ProductGenerator]: ==== location: acceptEXIT
[2023-02-06 19:09:13,431 INFO  L277       ProductGenerator]: ==== location: L219
[2023-02-06 19:09:13,431 INFO  L277       ProductGenerator]: ==== location: L245
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: L309
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: L346
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: L294-1
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: L291
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: L279
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: L236
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: L350-1
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: ULTIMATE.startFINAL
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: L289
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: L262
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: L240
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: ingressENTRY
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: L276
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: parse_topology_discoverENTRY
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: L223
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: NoAction_3FINAL
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0ENTRY
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: NoAction_0EXIT
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: L213
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: _parser_packetParserFINAL
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: L359
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: L403
[2023-02-06 19:09:13,432 INFO  L277       ProductGenerator]: ==== location: protect_c_set_period_0EXIT
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: L214
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: L294
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: L232
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: L249
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: L252
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: L365
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: L243
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0FINAL
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0EXIT
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: L349
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: L422
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: L302
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: protect_c_port_config.applyENTRY
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: egressEXIT
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: L287
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: L258
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: L355
[2023-02-06 19:09:13,433 INFO  L277       ProductGenerator]: ==== location: protect_c_period.applyENTRY
[2023-02-06 19:09:13,434 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forwarding.applyENTRY
[2023-02-06 19:09:13,434 INFO  L277       ProductGenerator]: ==== location: L288
[2023-02-06 19:09:13,434 INFO  L277       ProductGenerator]: ==== location: L288-1
[2023-02-06 19:09:13,434 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-02-06 19:09:13,434 INFO  L310       ProductGenerator]: ####final State Node: L365-1
[2023-02-06 19:09:13,434 INFO  L310       ProductGenerator]: ####final State Node: L365
[2023-02-06 19:09:13,435 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L365-1_accept_S4
[2023-02-06 19:09:13,435 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L365_accept_S4
[2023-02-06 19:09:13,436 INFO  L479       ProductGenerator]: L275_T0_init --> L275_T0_init
[2023-02-06 19:09:13,436 INFO  L479       ProductGenerator]: L275_accept_S4 --> L275_accept_S4
[2023-02-06 19:09:13,436 INFO  L479       ProductGenerator]: L275_T0_init --> L275_T0_init
[2023-02-06 19:09:13,436 INFO  L479       ProductGenerator]: L275_accept_S4 --> L275_accept_S4
[2023-02-06 19:09:13,437 INFO  L479       ProductGenerator]: L250_T0_init --> L250_T0_init
[2023-02-06 19:09:13,437 INFO  L479       ProductGenerator]: L250_accept_S4 --> L250_accept_S4
[2023-02-06 19:09:13,437 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_T0_init --> protect_c_set_period_0ENTRY_T0_init
[2023-02-06 19:09:13,437 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_accept_S4 --> protect_c_set_period_0ENTRY_accept_S4
[2023-02-06 19:09:13,437 INFO  L479       ProductGenerator]: L215_T0_init --> L215_T0_init
[2023-02-06 19:09:13,437 INFO  L479       ProductGenerator]: L215_accept_S4 --> L215_accept_S4
[2023-02-06 19:09:13,437 INFO  L479       ProductGenerator]: L248_T0_init --> L248_T0_init
[2023-02-06 19:09:13,437 INFO  L479       ProductGenerator]: L248_accept_S4 --> L248_accept_S4
[2023-02-06 19:09:13,437 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_T0_init --> protect_c_set_ports_0FINAL_T0_init
[2023-02-06 19:09:13,437 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_accept_S4 --> protect_c_set_ports_0FINAL_accept_S4
[2023-02-06 19:09:13,438 INFO  L479       ProductGenerator]: L251_T0_init --> L251_T0_init
[2023-02-06 19:09:13,438 INFO  L479       ProductGenerator]: L251_accept_S4 --> L251_accept_S4
[2023-02-06 19:09:13,438 INFO  L479       ProductGenerator]: L266_T0_init --> L266_T0_init
[2023-02-06 19:09:13,438 INFO  L479       ProductGenerator]: L266_accept_S4 --> L266_accept_S4
[2023-02-06 19:09:13,438 INFO  L479       ProductGenerator]: L308_T0_init --> L308_T0_init
[2023-02-06 19:09:13,438 INFO  L479       ProductGenerator]: L308_accept_S4 --> L308_accept_S4
[2023-02-06 19:09:13,438 INFO  L479       ProductGenerator]: L234_T0_init --> L234_T0_init
[2023-02-06 19:09:13,438 INFO  L479       ProductGenerator]: L234_accept_S4 --> L234_accept_S4
[2023-02-06 19:09:13,438 INFO  L479       ProductGenerator]: L231_T0_init --> L231_T0_init
[2023-02-06 19:09:13,438 INFO  L479       ProductGenerator]: L231_accept_S4 --> L231_accept_S4
[2023-02-06 19:09:13,438 INFO  L479       ProductGenerator]: L257_T0_init --> L257_T0_init
[2023-02-06 19:09:13,438 INFO  L479       ProductGenerator]: L257_accept_S4 --> L257_accept_S4
[2023-02-06 19:09:13,439 INFO  L479       ProductGenerator]: L265_T0_init --> L265_T0_init
[2023-02-06 19:09:13,439 INFO  L479       ProductGenerator]: L265_accept_S4 --> L265_accept_S4
[2023-02-06 19:09:13,439 INFO  L479       ProductGenerator]: L222_T0_init --> L222_T0_init
[2023-02-06 19:09:13,439 INFO  L479       ProductGenerator]: L222_accept_S4 --> L222_accept_S4
[2023-02-06 19:09:13,439 INFO  L479       ProductGenerator]: L260_T0_init --> L260_T0_init
[2023-02-06 19:09:13,439 INFO  L479       ProductGenerator]: L260_accept_S4 --> L260_accept_S4
[2023-02-06 19:09:13,439 INFO  L479       ProductGenerator]: L233_T0_init --> L233_T0_init
[2023-02-06 19:09:13,439 INFO  L479       ProductGenerator]: L233_accept_S4 --> L233_accept_S4
[2023-02-06 19:09:13,439 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 19:09:13,440 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 19:09:13,440 INFO  L479       ProductGenerator]: L238_T0_init --> L238_T0_init
[2023-02-06 19:09:13,440 INFO  L479       ProductGenerator]: L238_accept_S4 --> L238_accept_S4
[2023-02-06 19:09:13,440 INFO  L479       ProductGenerator]: L212_T0_init --> L212_T0_init
[2023-02-06 19:09:13,440 INFO  L479       ProductGenerator]: L212_accept_S4 --> L212_accept_S4
[2023-02-06 19:09:13,440 INFO  L479       ProductGenerator]: L230_T0_init --> L230_T0_init
[2023-02-06 19:09:13,440 INFO  L479       ProductGenerator]: L230_accept_S4 --> L230_accept_S4
[2023-02-06 19:09:13,440 INFO  L479       ProductGenerator]: L225_T0_init --> L225_T0_init
[2023-02-06 19:09:13,440 INFO  L479       ProductGenerator]: L225_accept_S4 --> L225_accept_S4
[2023-02-06 19:09:13,440 INFO  L479       ProductGenerator]: L365-1_T0_init --> L365-1_T0_init
[2023-02-06 19:09:13,441 INFO  L479       ProductGenerator]: L365-1_accept_S4 --> L365-1_accept_S4
[2023-02-06 19:09:13,441 INFO  L479       ProductGenerator]: L365-1_T0_init --> L365-1_T0_init
[2023-02-06 19:09:13,441 INFO  L479       ProductGenerator]: L365-1_accept_S4 --> L365-1_accept_S4
[2023-02-06 19:09:13,441 INFO  L479       ProductGenerator]: egressFINAL_T0_init --> egressFINAL_T0_init
[2023-02-06 19:09:13,441 INFO  L479       ProductGenerator]: egressFINAL_accept_S4 --> egressFINAL_accept_S4
[2023-02-06 19:09:13,441 INFO  L479       ProductGenerator]: L209_T0_init --> L209_T0_init
[2023-02-06 19:09:13,441 INFO  L479       ProductGenerator]: L209_accept_S4 --> L209_accept_S4
[2023-02-06 19:09:13,441 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 19:09:13,441 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 19:09:13,442 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 19:09:13,442 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 19:09:13,442 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_init --> mainProcedureFINAL_T0_init
[2023-02-06 19:09:13,442 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S4 --> mainProcedureFINAL_accept_S4
[2023-02-06 19:09:13,442 INFO  L479       ProductGenerator]: L264_T0_init --> L264_T0_init
[2023-02-06 19:09:13,442 INFO  L479       ProductGenerator]: L264_accept_S4 --> L264_accept_S4
[2023-02-06 19:09:13,442 INFO  L479       ProductGenerator]: L405-1_T0_init --> L405-1_T0_init
[2023-02-06 19:09:13,442 INFO  L479       ProductGenerator]: L405-1_accept_S4 --> L405-1_accept_S4
[2023-02-06 19:09:13,442 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_init --> mainProcedureEXIT_T0_init
[2023-02-06 19:09:13,442 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S4 --> mainProcedureEXIT_accept_S4
[2023-02-06 19:09:13,442 INFO  L479       ProductGenerator]: L216_T0_init --> L216_T0_init
[2023-02-06 19:09:13,443 INFO  L479       ProductGenerator]: L216_accept_S4 --> L216_accept_S4
[2023-02-06 19:09:13,443 INFO  L479       ProductGenerator]: L235_T0_init --> L235_T0_init
[2023-02-06 19:09:13,443 INFO  L479       ProductGenerator]: L235_accept_S4 --> L235_accept_S4
[2023-02-06 19:09:13,443 INFO  L479       ProductGenerator]: L254_T0_init --> L254_T0_init
[2023-02-06 19:09:13,443 INFO  L479       ProductGenerator]: L254_accept_S4 --> L254_accept_S4
[2023-02-06 19:09:13,443 INFO  L479       ProductGenerator]: L393-1_T0_init --> L393-1_T0_init
[2023-02-06 19:09:13,443 INFO  L479       ProductGenerator]: L393-1_accept_S4 --> L393-1_accept_S4
[2023-02-06 19:09:13,443 INFO  L479       ProductGenerator]: L229_T0_init --> L229_T0_init
[2023-02-06 19:09:13,443 INFO  L479       ProductGenerator]: L229_accept_S4 --> L229_accept_S4
[2023-02-06 19:09:13,443 INFO  L479       ProductGenerator]: L228_T0_init --> L228_T0_init
[2023-02-06 19:09:13,443 INFO  L479       ProductGenerator]: L228_accept_S4 --> L228_accept_S4
[2023-02-06 19:09:13,443 INFO  L479       ProductGenerator]: L221_T0_init --> L221_T0_init
[2023-02-06 19:09:13,443 INFO  L479       ProductGenerator]: L221_accept_S4 --> L221_accept_S4
[2023-02-06 19:09:13,443 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-02-06 19:09:13,443 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-02-06 19:09:13,443 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-02-06 19:09:13,443 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-02-06 19:09:13,443 INFO  L479       ProductGenerator]: L255_T0_init --> L255_T0_init
[2023-02-06 19:09:13,444 INFO  L479       ProductGenerator]: L255_accept_S4 --> L255_accept_S4
[2023-02-06 19:09:13,444 INFO  L479       ProductGenerator]: L280_T0_init --> L280_T0_init
[2023-02-06 19:09:13,444 INFO  L479       ProductGenerator]: L280_accept_S4 --> L280_accept_S4
[2023-02-06 19:09:13,444 INFO  L479       ProductGenerator]: L405_T0_init --> L405_T0_init
[2023-02-06 19:09:13,444 INFO  L479       ProductGenerator]: L405_accept_S4 --> L405_accept_S4
[2023-02-06 19:09:13,444 INFO  L479       ProductGenerator]: L405_T0_init --> L405_T0_init
[2023-02-06 19:09:13,444 INFO  L479       ProductGenerator]: L405_accept_S4 --> L405_accept_S4
[2023-02-06 19:09:13,444 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_T0_init --> l2_c_l2_broadcast_0ENTRY_T0_init
[2023-02-06 19:09:13,444 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_accept_S4 --> l2_c_l2_broadcast_0ENTRY_accept_S4
[2023-02-06 19:09:13,444 INFO  L479       ProductGenerator]: L218_T0_init --> L218_T0_init
[2023-02-06 19:09:13,444 INFO  L479       ProductGenerator]: L218_accept_S4 --> L218_accept_S4
[2023-02-06 19:09:13,444 INFO  L479       ProductGenerator]: L239_T0_init --> L239_T0_init
[2023-02-06 19:09:13,444 INFO  L479       ProductGenerator]: L239_accept_S4 --> L239_accept_S4
[2023-02-06 19:09:13,445 INFO  L479       ProductGenerator]: L437-1_T0_init --> L437-1_T0_init
[2023-02-06 19:09:13,445 INFO  L479       ProductGenerator]: L437-1_accept_S4 --> L437-1_accept_S4
[2023-02-06 19:09:13,445 INFO  L479       ProductGenerator]: L327_T0_init --> L327_T0_init
[2023-02-06 19:09:13,445 INFO  L479       ProductGenerator]: L327_accept_S4 --> L327_accept_S4
[2023-02-06 19:09:13,445 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-02-06 19:09:13,445 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-02-06 19:09:13,445 INFO  L479       ProductGenerator]: L437_T0_init --> L437_T0_init
[2023-02-06 19:09:13,445 INFO  L479       ProductGenerator]: L437_accept_S4 --> L437_accept_S4
[2023-02-06 19:09:13,445 INFO  L479       ProductGenerator]: L437_T0_init --> L437_T0_init
[2023-02-06 19:09:13,445 INFO  L479       ProductGenerator]: L437_accept_S4 --> L437_accept_S4
[2023-02-06 19:09:13,445 INFO  L479       ProductGenerator]: createChecksumFINAL_T0_init --> createChecksumFINAL_T0_init
[2023-02-06 19:09:13,446 INFO  L479       ProductGenerator]: createChecksumFINAL_accept_S4 --> createChecksumFINAL_accept_S4
[2023-02-06 19:09:13,446 INFO  L479       ProductGenerator]: L267_T0_init --> L267_T0_init
[2023-02-06 19:09:13,446 INFO  L479       ProductGenerator]: L267_accept_S4 --> L267_accept_S4
[2023-02-06 19:09:13,446 INFO  L479       ProductGenerator]: L263_T0_init --> L263_T0_init
[2023-02-06 19:09:13,446 INFO  L479       ProductGenerator]: L263_accept_S4 --> L263_accept_S4
[2023-02-06 19:09:13,446 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_T0_init --> l2_c_l2_forward_0ENTRY_T0_init
[2023-02-06 19:09:13,446 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_accept_S4 --> l2_c_l2_forward_0ENTRY_accept_S4
[2023-02-06 19:09:13,446 INFO  L479       ProductGenerator]: L393_T0_init --> L393_T0_init
[2023-02-06 19:09:13,446 INFO  L479       ProductGenerator]: L393_accept_S4 --> L393_accept_S4
[2023-02-06 19:09:13,447 INFO  L479       ProductGenerator]: L393_T0_init --> L393_T0_init
[2023-02-06 19:09:13,447 INFO  L479       ProductGenerator]: L393_accept_S4 --> L393_accept_S4
[2023-02-06 19:09:13,447 INFO  L479       ProductGenerator]: L298_T0_init --> L298_T0_init
[2023-02-06 19:09:13,447 INFO  L479       ProductGenerator]: L298_accept_S4 --> L298_accept_S4
[2023-02-06 19:09:13,447 INFO  L479       ProductGenerator]: L298_T0_init --> L298_T0_init
[2023-02-06 19:09:13,447 INFO  L479       ProductGenerator]: L298_accept_S4 --> L298_accept_S4
[2023-02-06 19:09:13,447 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_T0_init --> l2_c_l2_broadcast_0FINAL_T0_init
[2023-02-06 19:09:13,447 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_accept_S4 --> l2_c_l2_broadcast_0FINAL_accept_S4
[2023-02-06 19:09:13,447 INFO  L479       ProductGenerator]: L356_T0_init --> L356_T0_init
[2023-02-06 19:09:13,447 INFO  L479       ProductGenerator]: L356_accept_S4 --> L356_accept_S4
[2023-02-06 19:09:13,447 INFO  L479       ProductGenerator]: L253_T0_init --> L253_T0_init
[2023-02-06 19:09:13,447 INFO  L479       ProductGenerator]: L253_accept_S4 --> L253_accept_S4
[2023-02-06 19:09:13,447 INFO  L479       ProductGenerator]: L354_T0_init --> L354_T0_init
[2023-02-06 19:09:13,447 INFO  L479       ProductGenerator]: L354_accept_S4 --> L354_accept_S4
[2023-02-06 19:09:13,447 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_init --> verifyChecksumFINAL_T0_init
[2023-02-06 19:09:13,448 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S4 --> verifyChecksumFINAL_accept_S4
[2023-02-06 19:09:13,448 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-02-06 19:09:13,448 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-02-06 19:09:13,448 INFO  L479       ProductGenerator]: L282_T0_init --> L282_T0_init
[2023-02-06 19:09:13,448 INFO  L479       ProductGenerator]: L282_accept_S4 --> L282_accept_S4
[2023-02-06 19:09:13,448 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_init --> NoAction_0FINAL_T0_init
[2023-02-06 19:09:13,448 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S4 --> NoAction_0FINAL_accept_S4
[2023-02-06 19:09:13,448 INFO  L479       ProductGenerator]: L219_T0_init --> L219_T0_init
[2023-02-06 19:09:13,448 INFO  L479       ProductGenerator]: L219_accept_S4 --> L219_accept_S4
[2023-02-06 19:09:13,448 INFO  L479       ProductGenerator]: L245_T0_init --> L245_T0_init
[2023-02-06 19:09:13,448 INFO  L479       ProductGenerator]: L245_accept_S4 --> L245_accept_S4
[2023-02-06 19:09:13,448 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-02-06 19:09:13,448 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-02-06 19:09:13,448 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 19:09:13,448 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 19:09:13,449 INFO  L479       ProductGenerator]: L294-1_T0_init --> L294-1_T0_init
[2023-02-06 19:09:13,449 INFO  L479       ProductGenerator]: L294-1_accept_S4 --> L294-1_accept_S4
[2023-02-06 19:09:13,449 INFO  L479       ProductGenerator]: L291_T0_init --> L291_T0_init
[2023-02-06 19:09:13,449 INFO  L479       ProductGenerator]: L291_accept_S4 --> L291_accept_S4
[2023-02-06 19:09:13,449 INFO  L479       ProductGenerator]: L279_T0_init --> L279_T0_init
[2023-02-06 19:09:13,449 INFO  L479       ProductGenerator]: L279_accept_S4 --> L279_accept_S4
[2023-02-06 19:09:13,449 INFO  L479       ProductGenerator]: L236_T0_init --> L236_T0_init
[2023-02-06 19:09:13,449 INFO  L479       ProductGenerator]: L236_accept_S4 --> L236_accept_S4
[2023-02-06 19:09:13,449 INFO  L479       ProductGenerator]: L350-1_T0_init --> L350-1_T0_init
[2023-02-06 19:09:13,449 INFO  L479       ProductGenerator]: L350-1_accept_S4 --> L350-1_accept_S4
[2023-02-06 19:09:13,449 INFO  L479       ProductGenerator]: L289_T0_init --> L289_T0_init
[2023-02-06 19:09:13,450 INFO  L479       ProductGenerator]: L289_accept_S4 --> L289_accept_S4
[2023-02-06 19:09:13,450 INFO  L479       ProductGenerator]: L262_T0_init --> L262_T0_init
[2023-02-06 19:09:13,450 INFO  L479       ProductGenerator]: L262_accept_S4 --> L262_accept_S4
[2023-02-06 19:09:13,450 INFO  L479       ProductGenerator]: L240_T0_init --> L240_T0_init
[2023-02-06 19:09:13,450 INFO  L479       ProductGenerator]: L240_accept_S4 --> L240_accept_S4
[2023-02-06 19:09:13,450 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-02-06 19:09:13,450 INFO  L479       ProductGenerator]: ingressENTRY_accept_S4 --> ingressENTRY_accept_S4
[2023-02-06 19:09:13,450 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-02-06 19:09:13,450 INFO  L479       ProductGenerator]: ingressENTRY_accept_S4 --> ingressENTRY_accept_S4
[2023-02-06 19:09:13,450 INFO  L479       ProductGenerator]: L276_T0_init --> L276_T0_init
[2023-02-06 19:09:13,450 INFO  L479       ProductGenerator]: L276_accept_S4 --> L276_accept_S4
[2023-02-06 19:09:13,450 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_T0_init --> parse_topology_discoverENTRY_T0_init
[2023-02-06 19:09:13,450 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_accept_S4 --> parse_topology_discoverENTRY_accept_S4
[2023-02-06 19:09:13,451 INFO  L479       ProductGenerator]: L223_T0_init --> L223_T0_init
[2023-02-06 19:09:13,451 INFO  L479       ProductGenerator]: L223_accept_S4 --> L223_accept_S4
[2023-02-06 19:09:13,451 INFO  L479       ProductGenerator]: NoAction_3FINAL_T0_init --> NoAction_3FINAL_T0_init
[2023-02-06 19:09:13,451 INFO  L479       ProductGenerator]: NoAction_3FINAL_accept_S4 --> NoAction_3FINAL_accept_S4
[2023-02-06 19:09:13,451 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_T0_init --> protect_c_set_ports_0ENTRY_T0_init
[2023-02-06 19:09:13,451 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_accept_S4 --> protect_c_set_ports_0ENTRY_accept_S4
[2023-02-06 19:09:13,451 INFO  L479       ProductGenerator]: L213_T0_init --> L213_T0_init
[2023-02-06 19:09:13,451 INFO  L479       ProductGenerator]: L213_accept_S4 --> L213_accept_S4
[2023-02-06 19:09:13,451 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_T0_init --> _parser_packetParserFINAL_T0_init
[2023-02-06 19:09:13,451 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_accept_S4 --> _parser_packetParserFINAL_accept_S4
[2023-02-06 19:09:13,451 INFO  L479       ProductGenerator]: L359_T0_init --> L359_T0_init
[2023-02-06 19:09:13,452 INFO  L479       ProductGenerator]: L359_accept_S4 --> L359_accept_S4
[2023-02-06 19:09:13,452 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-02-06 19:09:13,452 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-02-06 19:09:13,452 INFO  L479       ProductGenerator]: L214_T0_init --> L214_T0_init
[2023-02-06 19:09:13,452 INFO  L479       ProductGenerator]: L214_accept_S4 --> L214_accept_S4
[2023-02-06 19:09:13,452 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-02-06 19:09:13,452 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-02-06 19:09:13,452 INFO  L479       ProductGenerator]: L232_T0_init --> L232_T0_init
[2023-02-06 19:09:13,452 INFO  L479       ProductGenerator]: L232_accept_S4 --> L232_accept_S4
[2023-02-06 19:09:13,452 INFO  L479       ProductGenerator]: L249_T0_init --> L249_T0_init
[2023-02-06 19:09:13,452 INFO  L479       ProductGenerator]: L249_accept_S4 --> L249_accept_S4
[2023-02-06 19:09:13,452 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_init --> havocProcedureFINAL_T0_init
[2023-02-06 19:09:13,453 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S4 --> havocProcedureFINAL_accept_S4
[2023-02-06 19:09:13,453 INFO  L479       ProductGenerator]: L252_T0_init --> L252_T0_init
[2023-02-06 19:09:13,453 INFO  L479       ProductGenerator]: L252_accept_S4 --> L252_accept_S4
[2023-02-06 19:09:13,453 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 19:09:13,453 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 19:09:13,453 INFO  L479       ProductGenerator]: L243_T0_init --> L243_T0_init
[2023-02-06 19:09:13,453 INFO  L479       ProductGenerator]: L243_accept_S4 --> L243_accept_S4
[2023-02-06 19:09:13,453 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_T0_init --> l2_c_l2_forward_0FINAL_T0_init
[2023-02-06 19:09:13,453 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_accept_S4 --> l2_c_l2_forward_0FINAL_accept_S4
[2023-02-06 19:09:13,453 INFO  L479       ProductGenerator]: L349_T0_init --> L349_T0_init
[2023-02-06 19:09:13,453 INFO  L479       ProductGenerator]: L349_accept_S4 --> L349_accept_S4
[2023-02-06 19:09:13,453 INFO  L479       ProductGenerator]: L349_T0_init --> L349_T0_init
[2023-02-06 19:09:13,453 INFO  L479       ProductGenerator]: L349_accept_S4 --> L349_accept_S4
[2023-02-06 19:09:13,453 INFO  L479       ProductGenerator]: L422_T0_init --> L422_T0_init
[2023-02-06 19:09:13,453 INFO  L479       ProductGenerator]: L422_accept_S4 --> L422_accept_S4
[2023-02-06 19:09:13,454 INFO  L479       ProductGenerator]: L302_T0_init --> L302_T0_init
[2023-02-06 19:09:13,454 INFO  L479       ProductGenerator]: L302_accept_S4 --> L302_accept_S4
[2023-02-06 19:09:13,454 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T0_init --> protect_c_port_config.applyENTRY_T0_init
[2023-02-06 19:09:13,454 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S4 --> protect_c_port_config.applyENTRY_accept_S4
[2023-02-06 19:09:13,454 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T0_init --> protect_c_port_config.applyENTRY_T0_init
[2023-02-06 19:09:13,454 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S4 --> protect_c_port_config.applyENTRY_accept_S4
[2023-02-06 19:09:13,454 INFO  L479       ProductGenerator]: startENTRY_T0_init --> startENTRY_T0_init
[2023-02-06 19:09:13,454 INFO  L479       ProductGenerator]: startENTRY_accept_S4 --> startENTRY_accept_S4
[2023-02-06 19:09:13,454 INFO  L479       ProductGenerator]: L287_T0_init --> L287_T0_init
[2023-02-06 19:09:13,454 INFO  L479       ProductGenerator]: L287_accept_S4 --> L287_accept_S4
[2023-02-06 19:09:13,454 INFO  L479       ProductGenerator]: L287_T0_init --> L287_T0_init
[2023-02-06 19:09:13,454 INFO  L479       ProductGenerator]: L287_accept_S4 --> L287_accept_S4
[2023-02-06 19:09:13,454 INFO  L479       ProductGenerator]: L258_T0_init --> L258_T0_init
[2023-02-06 19:09:13,454 INFO  L479       ProductGenerator]: L258_accept_S4 --> L258_accept_S4
[2023-02-06 19:09:13,454 INFO  L479       ProductGenerator]: L355_T0_init --> L355_T0_init
[2023-02-06 19:09:13,455 INFO  L479       ProductGenerator]: L355_accept_S4 --> L355_accept_S4
[2023-02-06 19:09:13,455 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T0_init --> protect_c_period.applyENTRY_T0_init
[2023-02-06 19:09:13,455 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S4 --> protect_c_period.applyENTRY_accept_S4
[2023-02-06 19:09:13,455 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T0_init --> protect_c_period.applyENTRY_T0_init
[2023-02-06 19:09:13,455 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S4 --> protect_c_period.applyENTRY_accept_S4
[2023-02-06 19:09:13,455 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T0_init --> l2_c_l2_forwarding.applyENTRY_T0_init
[2023-02-06 19:09:13,455 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S4 --> l2_c_l2_forwarding.applyENTRY_accept_S4
[2023-02-06 19:09:13,455 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T0_init --> l2_c_l2_forwarding.applyENTRY_T0_init
[2023-02-06 19:09:13,455 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S4 --> l2_c_l2_forwarding.applyENTRY_accept_S4
[2023-02-06 19:09:13,455 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-02-06 19:09:13,455 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-02-06 19:09:13,455 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-02-06 19:09:13,455 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-02-06 19:09:13,456 INFO  L479       ProductGenerator]: L261_T0_init --> L261_T0_init
[2023-02-06 19:09:13,456 INFO  L479       ProductGenerator]: L261_accept_S4 --> L261_accept_S4
[2023-02-06 19:09:13,456 INFO  L479       ProductGenerator]: L337_T0_init --> L337_T0_init
[2023-02-06 19:09:13,456 INFO  L479       ProductGenerator]: L337_accept_S4 --> L337_accept_S4
[2023-02-06 19:09:13,456 INFO  L479       ProductGenerator]: L337_T0_init --> L337_T0_init
[2023-02-06 19:09:13,456 INFO  L479       ProductGenerator]: L337_accept_S4 --> L337_accept_S4
[2023-02-06 19:09:13,456 INFO  L479       ProductGenerator]: L227_T0_init --> L227_T0_init
[2023-02-06 19:09:13,456 INFO  L479       ProductGenerator]: L227_accept_S4 --> L227_accept_S4
[2023-02-06 19:09:13,456 INFO  L479       ProductGenerator]: L358_T0_init --> L358_T0_init
[2023-02-06 19:09:13,456 INFO  L479       ProductGenerator]: L358_accept_S4 --> L358_accept_S4
[2023-02-06 19:09:13,456 INFO  L479       ProductGenerator]: L301_T0_init --> L301_T0_init
[2023-02-06 19:09:13,456 INFO  L479       ProductGenerator]: L301_accept_S4 --> L301_accept_S4
[2023-02-06 19:09:13,456 INFO  L479       ProductGenerator]: L301_T0_init --> L301_T0_init
[2023-02-06 19:09:13,457 INFO  L479       ProductGenerator]: L301_accept_S4 --> L301_accept_S4
[2023-02-06 19:09:13,457 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-02-06 19:09:13,457 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-02-06 19:09:13,457 INFO  L479       ProductGenerator]: L210_T0_init --> L210_T0_init
[2023-02-06 19:09:13,457 INFO  L479       ProductGenerator]: L210_accept_S4 --> L210_accept_S4
[2023-02-06 19:09:13,457 INFO  L479       ProductGenerator]: L247_T0_init --> L247_T0_init
[2023-02-06 19:09:13,457 INFO  L479       ProductGenerator]: L247_accept_S4 --> L247_accept_S4
[2023-02-06 19:09:13,457 INFO  L479       ProductGenerator]: L337-1_T0_init --> L337-1_T0_init
[2023-02-06 19:09:13,457 INFO  L479       ProductGenerator]: L337-1_accept_S4 --> L337-1_accept_S4
[2023-02-06 19:09:13,457 INFO  L479       ProductGenerator]: L357_T0_init --> L357_T0_init
[2023-02-06 19:09:13,457 INFO  L479       ProductGenerator]: L357_accept_S4 --> L357_accept_S4
[2023-02-06 19:09:13,457 INFO  L479       ProductGenerator]: acceptFINAL_T0_init --> acceptFINAL_T0_init
[2023-02-06 19:09:13,458 INFO  L479       ProductGenerator]: acceptFINAL_accept_S4 --> acceptFINAL_accept_S4
[2023-02-06 19:09:13,458 INFO  L479       ProductGenerator]: L242_T0_init --> L242_T0_init
[2023-02-06 19:09:13,458 INFO  L479       ProductGenerator]: L242_accept_S4 --> L242_accept_S4
[2023-02-06 19:09:13,458 INFO  L479       ProductGenerator]: L224_T0_init --> L224_T0_init
[2023-02-06 19:09:13,458 INFO  L479       ProductGenerator]: L224_accept_S4 --> L224_accept_S4
[2023-02-06 19:09:13,458 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_T0_init --> protect_c_last_primary.writeENTRY_T0_init
[2023-02-06 19:09:13,458 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_accept_S4 --> protect_c_last_primary.writeENTRY_accept_S4
[2023-02-06 19:09:13,458 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:09:13,458 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:09:13,458 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_T0_init --> protect_c_last_primary.writeFINAL_T0_init
[2023-02-06 19:09:13,458 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_accept_S4 --> protect_c_last_primary.writeFINAL_accept_S4
[2023-02-06 19:09:13,458 INFO  L479       ProductGenerator]: L246_T0_init --> L246_T0_init
[2023-02-06 19:09:13,459 INFO  L479       ProductGenerator]: L246_accept_S4 --> L246_accept_S4
[2023-02-06 19:09:13,459 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-02-06 19:09:13,459 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-02-06 19:09:13,459 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_T0_init --> parse_topology_discoverFINAL_T0_init
[2023-02-06 19:09:13,459 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_accept_S4 --> parse_topology_discoverFINAL_accept_S4
[2023-02-06 19:09:13,459 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_init --> havocProcedureENTRY_T0_init
[2023-02-06 19:09:13,459 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S4 --> havocProcedureENTRY_accept_S4
[2023-02-06 19:09:13,459 INFO  L479       ProductGenerator]: L298-1_T0_init --> L298-1_T0_init
[2023-02-06 19:09:13,459 INFO  L479       ProductGenerator]: L298-1_accept_S4 --> L298-1_accept_S4
[2023-02-06 19:09:13,459 INFO  L479       ProductGenerator]: L281_T0_init --> L281_T0_init
[2023-02-06 19:09:13,459 INFO  L479       ProductGenerator]: L281_accept_S4 --> L281_accept_S4
[2023-02-06 19:09:13,459 INFO  L479       ProductGenerator]: L286_T0_init --> L286_T0_init
[2023-02-06 19:09:13,459 INFO  L479       ProductGenerator]: L286_accept_S4 --> L286_accept_S4
[2023-02-06 19:09:13,460 INFO  L479       ProductGenerator]: L351_T0_init --> L351_T0_init
[2023-02-06 19:09:13,460 INFO  L479       ProductGenerator]: L351_accept_S4 --> L351_accept_S4
[2023-02-06 19:09:13,460 INFO  L479       ProductGenerator]: L217_T0_init --> L217_T0_init
[2023-02-06 19:09:13,460 INFO  L479       ProductGenerator]: L217_accept_S4 --> L217_accept_S4
[2023-02-06 19:09:13,460 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-02-06 19:09:13,460 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-02-06 19:09:13,460 INFO  L479       ProductGenerator]: L300_T0_init --> L300_T0_init
[2023-02-06 19:09:13,460 INFO  L479       ProductGenerator]: L300_accept_S4 --> L300_accept_S4
[2023-02-06 19:09:13,460 INFO  L479       ProductGenerator]: L237_T0_init --> L237_T0_init
[2023-02-06 19:09:13,460 INFO  L479       ProductGenerator]: L237_accept_S4 --> L237_accept_S4
[2023-02-06 19:09:13,460 INFO  L479       ProductGenerator]: L259_T0_init --> L259_T0_init
[2023-02-06 19:09:13,461 INFO  L479       ProductGenerator]: L259_accept_S4 --> L259_accept_S4
[2023-02-06 19:09:13,461 INFO  L479       ProductGenerator]: L326_T0_init --> L326_T0_init
[2023-02-06 19:09:13,461 INFO  L479       ProductGenerator]: L326_accept_S4 --> L326_accept_S4
[2023-02-06 19:09:13,461 INFO  L479       ProductGenerator]: L244_T0_init --> L244_T0_init
[2023-02-06 19:09:13,461 INFO  L479       ProductGenerator]: L244_accept_S4 --> L244_accept_S4
[2023-02-06 19:09:13,461 INFO  L479       ProductGenerator]: L241_T0_init --> L241_T0_init
[2023-02-06 19:09:13,461 INFO  L479       ProductGenerator]: L241_accept_S4 --> L241_accept_S4
[2023-02-06 19:09:13,461 INFO  L479       ProductGenerator]: L256_T0_init --> L256_T0_init
[2023-02-06 19:09:13,461 INFO  L479       ProductGenerator]: L256_accept_S4 --> L256_accept_S4
[2023-02-06 19:09:13,461 INFO  L479       ProductGenerator]: L226_T0_init --> L226_T0_init
[2023-02-06 19:09:13,461 INFO  L479       ProductGenerator]: L226_accept_S4 --> L226_accept_S4
[2023-02-06 19:09:13,461 INFO  L479       ProductGenerator]: L292_T0_init --> L292_T0_init
[2023-02-06 19:09:13,461 INFO  L479       ProductGenerator]: L292_accept_S4 --> L292_accept_S4
[2023-02-06 19:09:13,461 INFO  L479       ProductGenerator]: L292_T0_init --> L292_T0_init
[2023-02-06 19:09:13,462 INFO  L479       ProductGenerator]: L292_accept_S4 --> L292_accept_S4
[2023-02-06 19:09:13,462 INFO  L479       ProductGenerator]: mainFINAL_T0_init --> mainFINAL_T0_init
[2023-02-06 19:09:13,462 INFO  L479       ProductGenerator]: mainFINAL_accept_S4 --> mainFINAL_accept_S4
[2023-02-06 19:09:13,462 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 19:09:13,462 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 19:09:13,462 INFO  L479       ProductGenerator]: L211_T0_init --> L211_T0_init
[2023-02-06 19:09:13,462 INFO  L479       ProductGenerator]: L211_accept_S4 --> L211_accept_S4
[2023-02-06 19:09:13,462 INFO  L479       ProductGenerator]: L220_T0_init --> L220_T0_init
[2023-02-06 19:09:13,462 INFO  L479       ProductGenerator]: L220_accept_S4 --> L220_accept_S4
[2023-02-06 19:09:13,462 INFO  L479       ProductGenerator]: L287-2_T0_init --> L287-2_T0_init
[2023-02-06 19:09:13,462 INFO  L479       ProductGenerator]: L287-2_accept_S4 --> L287-2_accept_S4
[2023-02-06 19:09:13,462 INFO  L479       ProductGenerator]: L287-2_T0_init --> L287-2_T0_init
[2023-02-06 19:09:13,463 INFO  L479       ProductGenerator]: L287-2_accept_S4 --> L287-2_accept_S4
[2023-02-06 19:09:13,463 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 19:09:13,463 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 19:09:13,463 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_T0_init --> protect_c_set_period_0FINAL_T0_init
[2023-02-06 19:09:13,463 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_accept_S4 --> protect_c_set_period_0FINAL_accept_S4
[2023-02-06 19:09:13,463 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_set_ports_0EXIT to L405-1
[2023-02-06 19:09:13,463 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L344
[2023-02-06 19:09:13,463 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_port_config.applyEXIT to L289
[2023-02-06 19:09:13,464 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_packetParserEXIT to L345
[2023-02-06 19:09:13,464 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L346
[2023-02-06 19:09:13,464 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-02-06 19:09:13,464 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_3EXIT to L405-1
[2023-02-06 19:09:13,464 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_packetParserFINAL
[2023-02-06 19:09:13,464 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from createChecksumEXIT to L349
[2023-02-06 19:09:13,464 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_topology_discoverFINAL
[2023-02-06 19:09:13,464 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L393-1
[2023-02-06 19:09:13,465 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_set_period_0EXIT to L393-1
[2023-02-06 19:09:13,465 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_forward_0EXIT to L337-1
[2023-02-06 19:09:13,465 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L348
[2023-02-06 19:09:13,465 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L365-1
[2023-02-06 19:09:13,465 INFO  L749       ProductGenerator]: ==== Handling return program step: #224#return;
[2023-02-06 19:09:13,465 INFO  L749       ProductGenerator]: ==== Handling return program step: #224#return;
[2023-02-06 19:09:13,465 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_last_primary.writeEXIT to L294-1
[2023-02-06 19:09:13,466 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_forwarding.applyEXIT to L308
[2023-02-06 19:09:13,466 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_broadcast_0EXIT to L337-1
[2023-02-06 19:09:13,466 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_period.applyEXIT to L288-1
[2023-02-06 19:09:13,466 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_topology_discoverEXIT to L437-1
[2023-02-06 19:09:13,466 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L347
[2023-02-06 19:09:13,590 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-02-06 19:09:13,591 INFO  L110   BuchiProductObserver]: BuchiProgram size 421 locations, 495 edges
[2023-02-06 19:09:13,591 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:09:13 BoogieIcfgContainer
[2023-02-06 19:09:13,592 INFO  L132        PluginConnector]: ------------------------ END BÃ¼chi Program Product----------------------------
[2023-02-06 19:09:13,592 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-02-06 19:09:13,592 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-02-06 19:09:13,594 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-02-06 19:09:13,594 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:09:13" (1/1) ...
[2023-02-06 19:09:13,616 INFO  L313           BlockEncoder]: Initial Icfg 421 locations, 495 edges
[2023-02-06 19:09:13,616 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-02-06 19:09:13,616 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-02-06 19:09:13,617 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-02-06 19:09:13,617 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-02-06 19:09:13,617 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-02-06 19:09:13,622 INFO  L70    emoveInfeasibleEdges]: Removed 4 edges and 2 locations because of local infeasibility
[2023-02-06 19:09:13,647 INFO  L71     MaximizeFinalStates]: 204 new accepting states
[2023-02-06 19:09:13,649 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-06 19:09:13,652 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-02-06 19:09:13,652 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-02-06 19:09:13,653 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-06 19:09:13,653 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-02-06 19:09:13,654 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-02-06 19:09:13,654 INFO  L313           BlockEncoder]: Encoded RCFG 413 locations, 484 edges
[2023-02-06 19:09:13,655 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 06.02 07:09:13 BasicIcfg
[2023-02-06 19:09:13,655 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-02-06 19:09:13,655 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-02-06 19:09:13,655 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-02-06 19:09:13,657 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-02-06 19:09:13,657 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:13,658 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:12" (1/6) ...
[2023-02-06 19:09:13,659 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@41455516 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 07:09:13, skipping insertion in model container
[2023-02-06 19:09:13,659 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:13,659 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:09:13" (2/6) ...
[2023-02-06 19:09:13,659 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@41455516 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 07:09:13, skipping insertion in model container
[2023-02-06 19:09:13,659 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:13,660 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:09:13" (3/6) ...
[2023-02-06 19:09:13,660 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@41455516 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 06.02 07:09:13, skipping insertion in model container
[2023-02-06 19:09:13,660 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:13,660 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 07:09:13" (4/6) ...
[2023-02-06 19:09:13,660 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@41455516 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 07:09:13, skipping insertion in model container
[2023-02-06 19:09:13,660 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:13,660 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:09:13" (5/6) ...
[2023-02-06 19:09:13,660 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@41455516 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 06.02 07:09:13, skipping insertion in model container
[2023-02-06 19:09:13,660 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:13,661 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 06.02 07:09:13" (6/6) ...
[2023-02-06 19:09:13,661 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-02-06 19:09:13,695 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-02-06 19:09:13,695 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-02-06 19:09:13,695 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-02-06 19:09:13,695 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-02-06 19:09:13,695 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-02-06 19:09:13,696 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-02-06 19:09:13,696 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-02-06 19:09:13,696 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-02-06 19:09:13,699 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 413 states, 332 states have (on average 1.0933734939759037) internal successors, (363), 332 states have internal predecessors, (363), 41 states have call successors, (41), 41 states have call predecessors, (41), 40 states have return successors, (80), 40 states have call predecessors, (80), 40 states have call successors, (80)
[2023-02-06 19:09:13,718 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:13,719 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:13,719 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:13,726 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:13,726 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:13,726 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-02-06 19:09:13,726 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 413 states, 332 states have (on average 1.0933734939759037) internal successors, (363), 332 states have internal predecessors, (363), 41 states have call successors, (41), 41 states have call predecessors, (41), 40 states have return successors, (80), 40 states have call predecessors, (80), 40 states have call successors, (80)
[2023-02-06 19:09:13,733 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:13,733 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:13,733 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:13,734 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:13,734 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:13,740 INFO  L752   eck$LassoCheckResult]: Stem: 82#ULTIMATE.startENTRY_NONWAtrue [847] ULTIMATE.startENTRY_NONWA-->L365-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 414#L365-1_T0_inittrue [1178] L365-1_T0_init-->L365_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 234#L365_T0_inittrue [1002] L365_T0_init-->L365_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 112#L365_T0_init-D23true [881] L365_T0_init-D23-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 393#mainENTRY_T0_inittrue [1157] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 65#mainENTRY_T0_init-D3true [829] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 212#havocProcedureENTRY_T0_inittrue [977] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 217#L209_T0_inittrue [983] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 313#L210_T0_inittrue [1081] L210_T0_init-->L211_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 141#L211_T0_inittrue [911] L211_T0_init-->L212_T0_init: Formula: (and (< v_standard_metadata.ingress_port_33 512) (<= 0 v_standard_metadata.ingress_port_33))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[] 183#L212_T0_inittrue [948] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 308#L213_T0_inittrue [1077] L213_T0_init-->L214_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 174#L214_T0_inittrue [940] L214_T0_init-->L215_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 348#L215_T0_inittrue [1112] L215_T0_init-->L216_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 101#L216_T0_inittrue [869] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 309#L217_T0_inittrue [1078] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 184#L218_T0_inittrue [949] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 192#L219_T0_inittrue [957] L219_T0_init-->L220_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 408#L220_T0_inittrue [1171] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 201#L221_T0_inittrue [965] L221_T0_init-->L222_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 28#L222_T0_inittrue [793] L222_T0_init-->L223_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 19#L223_T0_inittrue [784] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 316#L224_T0_inittrue [1084] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 58#L225_T0_inittrue [823] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 17#L226_T0_inittrue [782] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_16) (< v_standard_metadata.ingress_global_timestamp_16 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[] 242#L227_T0_inittrue [1011] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 117#L228_T0_inittrue [887] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 292#L229_T0_inittrue [1062] L229_T0_init-->L230_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14#L230_T0_inittrue [779] L230_T0_init-->L231_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 34#L231_T0_inittrue [799] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 85#L232_T0_inittrue [849] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 377#L233_T0_inittrue [1139] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 59#L234_T0_inittrue [824] L234_T0_init-->L235_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 50#L235_T0_inittrue [818] L235_T0_init-->L236_T0_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 360#L236_T0_inittrue [1125] L236_T0_init-->L237_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 176#L237_T0_inittrue [942] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 131#L238_T0_inittrue [900] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 301#L239_T0_inittrue [1071] L239_T0_init-->L240_T0_init: Formula: (and (< v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 164#L240_T0_inittrue [930] L240_T0_init-->L241_T0_init: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 30#L241_T0_inittrue [794] L241_T0_init-->L242_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 355#L242_T0_inittrue [1120] L242_T0_init-->L243_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 378#L243_T0_inittrue [1140] L243_T0_init-->L244_T0_init: Formula: (and (< v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 223#L244_T0_inittrue [989] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 358#L245_T0_inittrue [1124] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 221#L246_T0_inittrue [988] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 111#L247_T0_inittrue [880] L247_T0_init-->L248_T0_init: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 322#L248_T0_inittrue [1089] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 400#L249_T0_inittrue [1163] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_12) (< v_hdr.topology.mac_12 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 154#L250_T0_inittrue [923] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 229#L251_T0_inittrue [998] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 199#L252_T0_inittrue [963] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 214#L253_T0_inittrue [980] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 178#L254_T0_inittrue [944] L254_T0_init-->L255_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 9#L255_T0_inittrue [775] L255_T0_init-->L256_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 179#L256_T0_inittrue [945] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 88#L257_T0_inittrue [854] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 387#L258_T0_inittrue [1150] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 283#L259_T0_inittrue [1054] L259_T0_init-->L260_T0_init: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 80#L260_T0_inittrue [844] L260_T0_init-->L261_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 372#L261_T0_inittrue [1136] L261_T0_init-->L262_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 172#L262_T0_inittrue [939] L262_T0_init-->L263_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 211#L263_T0_inittrue [975] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 383#L264_T0_inittrue [1147] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 306#L265_T0_inittrue [1075] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 148#L266_T0_inittrue [916] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 254#L267_T0_inittrue [1024] L267_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 356#havocProcedureFINAL_T0_inittrue [1121] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 142#havocProcedureEXIT_T0_inittrue >[1188] havocProcedureEXIT_T0_init-->L344-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 171#L344-D43true [937] L344-D43-->L344_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 140#L344_T0_inittrue [910] L344_T0_init-->L344_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38#L344_T0_init-D9true [804] L344_T0_init-D9-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 78#_parser_packetParserENTRY_T0_inittrue [842] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43#_parser_packetParserENTRY_T0_init-D39true [807] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 159#startENTRY_T0_inittrue [927] startENTRY_T0_init-->L437_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 247#L437_T0_inittrue [1017] L437_T0_init-->L437-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 297#L437-1_T0_inittrue [1067] L437-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 161#startEXIT_T0_inittrue >[1196] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 204#_parser_packetParserFINAL-D55true [969] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 56#_parser_packetParserFINAL_T0_inittrue [822] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 198#_parser_packetParserEXIT_T0_inittrue >[1226] _parser_packetParserEXIT_T0_init-->L345-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 244#L345-D47true [1014] L345-D47-->L345_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 92#L345_T0_inittrue [858] L345_T0_init-->L345_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 394#L345_T0_init-D37true [1158] L345_T0_init-D37-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 68#verifyChecksumFINAL_T0_inittrue [832] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 72#verifyChecksumEXIT_T0_inittrue >[1204] verifyChecksumEXIT_T0_init-->L346-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 269#L346-D49true [1040] L346-D49-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 93#L346_T0_inittrue [857] L346_T0_init-->L346_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 151#L346_T0_init-D17true [919] L346_T0_init-D17-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51#ingressENTRY_T0_inittrue [814] ingressENTRY_T0_init-->L275_T0_init: Formula: (= v_hdr.ethernet.etherType_18 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 129#L275_T0_inittrue [897] L275_T0_init-->L276_T0_init: Formula: (= 16 v_standard_metadata.ingress_port_27)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_27}  AuxVars[]  AssignedVars[] 391#L276_T0_inittrue [1155] L276_T0_init-->L308_T0_init: Formula: (= v_standard_metadata.mcast_grp_16 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_16}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 341#L308_T0_inittrue [1104] L308_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 302#ingressEXIT_T0_inittrue >[1243] ingressEXIT_T0_init-->L347-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 130#L347-D81true [899] L347-D81-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 263#L347_T0_inittrue [1032] L347_T0_init-->L347_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7#L347_T0_init-D1true [773] L347_T0_init-D1-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 249#egressFINAL_T0_inittrue [1018] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11#egressEXIT_T0_inittrue >[1259] egressEXIT_T0_init-->L348-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 281#L348-D67true [1052] L348-D67-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 359#L348_T0_inittrue [1123] L348_T0_init-->L348_T0_init-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 333#L348_T0_init-D13true [1098] L348_T0_init-D13-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 149#createChecksumFINAL_T0_inittrue [917] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64#createChecksumEXIT_T0_inittrue >[1180] createChecksumEXIT_T0_init-->L349-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 363#L349-D57true [1127] L349-D57-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 334#L349_T0_inittrue [1100] L349_T0_init-->L350-1_T0_init: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 118#L350-1_T0_inittrue [888] L350-1_T0_init-->L354_T0_init: Formula: (= v__p4ltl_1_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_1=v__p4ltl_1_12, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_1] 258#L354_T0_inittrue [1027] L354_T0_init-->L355_T0_init: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_9))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 73#L355_T0_inittrue [838] L355_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_35 v_meta.secondary_23))) (or (and (not .cse0) (not v__p4ltl_2_6)) (and v__p4ltl_2_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_35, meta.secondary=v_meta.secondary_23}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_23, standard_metadata.ingress_port=v_standard_metadata.ingress_port_35}  AuxVars[]  AssignedVars[_p4ltl_2] 138#L356_T0_inittrue [907] L356_T0_init-->L357_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 166#L357_T0_inittrue [932] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_8 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 398#L358_T0_inittrue [1161] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_24))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_24}  OutVars{meta.secondary=v_meta.secondary_24, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 185#L359_T0_inittrue [950] L359_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 196#mainFINAL_T0_inittrue [961] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 208#mainEXIT_T0_inittrue >[1216] mainEXIT_T0_init-->L365-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 70#L365-1-D69true [836] L365-1-D69-->L365-1_accept_S4: Formula: (and v__p4ltl_6_9 v__p4ltl_5_9 v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 272#L365-1_accept_S4true 
[2023-02-06 19:09:13,743 INFO  L754   eck$LassoCheckResult]: Loop: 272#L365-1_accept_S4true [1043] L365-1_accept_S4-->L365_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 239#L365_accept_S4true [1008] L365_accept_S4-->L365_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 89#L365_accept_S4-D24true [852] L365_accept_S4-D24-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 128#mainENTRY_accept_S4true [896] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 25#mainENTRY_accept_S4-D4true [790] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 409#havocProcedureENTRY_accept_S4true [1172] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 133#L209_accept_S4true [902] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 110#L210_accept_S4true [879] L210_accept_S4-->L211_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 274#L211_accept_S4true [1046] L211_accept_S4-->L212_accept_S4: Formula: (and (< v_standard_metadata.ingress_port_31 512) (<= 0 v_standard_metadata.ingress_port_31))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[] 230#L212_accept_S4true [997] L212_accept_S4-->L213_accept_S4: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 265#L213_accept_S4true [1035] L213_accept_S4-->L214_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 413#L214_accept_S4true [1177] L214_accept_S4-->L215_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 63#L215_accept_S4true [828] L215_accept_S4-->L216_accept_S4: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 106#L216_accept_S4true [875] L216_accept_S4-->L217_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 135#L217_accept_S4true [904] L217_accept_S4-->L218_accept_S4: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 156#L218_accept_S4true [924] L218_accept_S4-->L219_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 90#L219_accept_S4true [853] L219_accept_S4-->L220_accept_S4: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 147#L220_accept_S4true [915] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 259#L221_accept_S4true [1028] L221_accept_S4-->L222_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 44#L222_accept_S4true [808] L222_accept_S4-->L223_accept_S4: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 15#L223_accept_S4true [780] L223_accept_S4-->L224_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 152#L224_accept_S4true [920] L224_accept_S4-->L225_accept_S4: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 367#L225_accept_S4true [1131] L225_accept_S4-->L226_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 109#L226_accept_S4true [878] L226_accept_S4-->L227_accept_S4: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 233#L227_accept_S4true [1001] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 26#L228_accept_S4true [791] L228_accept_S4-->L229_accept_S4: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 331#L229_accept_S4true [1096] L229_accept_S4-->L230_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 218#L230_accept_S4true [984] L230_accept_S4-->L231_accept_S4: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 45#L231_accept_S4true [809] L231_accept_S4-->L232_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 53#L232_accept_S4true [819] L232_accept_S4-->L233_accept_S4: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 273#L233_accept_S4true [1045] L233_accept_S4-->L234_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 224#L234_accept_S4true [990] L234_accept_S4-->L235_accept_S4: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 209#L235_accept_S4true [973] L235_accept_S4-->L236_accept_S4: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 39#L236_accept_S4true [803] L236_accept_S4-->L237_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 41#L237_accept_S4true [806] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 18#L238_accept_S4true [783] L238_accept_S4-->L239_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 114#L239_accept_S4true [883] L239_accept_S4-->L240_accept_S4: Formula: (and (<= 0 v_hdr.ethernet.etherType_27) (< v_hdr.ethernet.etherType_27 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 125#L240_accept_S4true [894] L240_accept_S4-->L241_accept_S4: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 284#L241_accept_S4true [1055] L241_accept_S4-->L242_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 335#L242_accept_S4true [1101] L242_accept_S4-->L243_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 210#L243_accept_S4true [974] L243_accept_S4-->L244_accept_S4: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 197#L244_accept_S4true [962] L244_accept_S4-->L245_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[hdr.topology.port] 345#L245_accept_S4true [1109] L245_accept_S4-->L246_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (< v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 49#L246_accept_S4true [813] L246_accept_S4-->L247_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 12#L247_accept_S4true [777] L247_accept_S4-->L248_accept_S4: Formula: (and (<= 0 v_hdr.topology.prefix_12) (< v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 22#L248_accept_S4true [787] L248_accept_S4-->L249_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 67#L249_accept_S4true [831] L249_accept_S4-->L250_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (< v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 132#L250_accept_S4true [901] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 351#L251_accept_S4true [1114] L251_accept_S4-->L252_accept_S4: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_12) (< v_meta.intrinsic_metadata.ingress_global_timestamp_12 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 32#L252_accept_S4true [796] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 386#L253_accept_S4true [1149] L253_accept_S4-->L254_accept_S4: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 181#L254_accept_S4true [946] L254_accept_S4-->L255_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 305#L255_accept_S4true [1074] L255_accept_S4-->L256_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 153#L256_accept_S4true [921] L256_accept_S4-->L257_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 168#L257_accept_S4true [934] L257_accept_S4-->L258_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 27#L258_accept_S4true [792] L258_accept_S4-->L259_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 365#L259_accept_S4true [1129] L259_accept_S4-->L260_accept_S4: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 375#L260_accept_S4true [1137] L260_accept_S4-->L261_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 246#L261_accept_S4true [1015] L261_accept_S4-->L262_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 307#L262_accept_S4true [1076] L262_accept_S4-->L263_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 339#L263_accept_S4true [1103] L263_accept_S4-->L264_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 268#L264_accept_S4true [1039] L264_accept_S4-->L265_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 304#L265_accept_S4true [1073] L265_accept_S4-->L266_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 251#L266_accept_S4true [1021] L266_accept_S4-->L267_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 314#L267_accept_S4true [1082] L267_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 8#havocProcedureFINAL_accept_S4true [774] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 190#havocProcedureEXIT_accept_S4true >[1218] havocProcedureEXIT_accept_S4-->L344-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 323#L344-D44true [1090] L344-D44-->L344_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 86#L344_accept_S4true [850] L344_accept_S4-->L344_accept_S4-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23#L344_accept_S4-D10true [788] L344_accept_S4-D10-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 98#_parser_packetParserENTRY_accept_S4true [864] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 344#_parser_packetParserENTRY_accept_S4-D40true [1108] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 267#startENTRY_accept_S4true [1038] startENTRY_accept_S4-->L437_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 266#L437_accept_S4true [1037] L437_accept_S4-->L437-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 389#L437-1_accept_S4true [1152] L437-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 120#startEXIT_accept_S4true >[1241] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 262#_parser_packetParserFINAL-D56true [1031] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10#_parser_packetParserFINAL_accept_S4true [776] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 222#_parser_packetParserEXIT_accept_S4true >[1184] _parser_packetParserEXIT_accept_S4-->L345-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46#L345-D48true [810] L345-D48-->L345_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 216#L345_accept_S4true [982] L345_accept_S4-->L345_accept_S4-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 188#L345_accept_S4-D38true [954] L345_accept_S4-D38-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6#verifyChecksumFINAL_accept_S4true [772] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 319#verifyChecksumEXIT_accept_S4true >[1215] verifyChecksumEXIT_accept_S4-->L346-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 79#L346-D50true [843] L346-D50-->L346_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 324#L346_accept_S4true [1091] L346_accept_S4-->L346_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 240#L346_accept_S4-D18true [1009] L346_accept_S4-D18-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 100#ingressENTRY_accept_S4true [867] ingressENTRY_accept_S4-->L275_accept_S4: Formula: (= v_hdr.ethernet.etherType_16 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 2#L275_accept_S4true [767] L275_accept_S4-->L276_accept_S4: Formula: (= 16 v_standard_metadata.ingress_port_22)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_22}  AuxVars[]  AssignedVars[] 16#L276_accept_S4true [781] L276_accept_S4-->L308_accept_S4: Formula: (= v_standard_metadata.mcast_grp_17 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_17}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 121#L308_accept_S4true [890] L308_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 279#ingressEXIT_accept_S4true >[1247] ingressEXIT_accept_S4-->L347-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35#L347-D82true [800] L347-D82-->L347_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 321#L347_accept_S4true [1088] L347_accept_S4-->L347_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 342#L347_accept_S4-D2true [1105] L347_accept_S4-D2-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 382#egressFINAL_accept_S4true [1145] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 407#egressEXIT_accept_S4true >[1222] egressEXIT_accept_S4-->L348-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 312#L348-D68true [1080] L348-D68-->L348_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 406#L348_accept_S4true [1170] L348_accept_S4-->L348_accept_S4-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 255#L348_accept_S4-D14true [1025] L348_accept_S4-D14-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 327#createChecksumFINAL_accept_S4true [1093] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 370#createChecksumEXIT_accept_S4true >[1181] createChecksumEXIT_accept_S4-->L349-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 232#L349-D58true [1000] L349-D58-->L349_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 261#L349_accept_S4true [1030] L349_accept_S4-->L350-1_accept_S4: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 150#L350-1_accept_S4true [918] L350-1_accept_S4-->L354_accept_S4: Formula: (= v__p4ltl_1_13 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_1=v__p4ltl_1_13, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_1] 186#L354_accept_S4true [951] L354_accept_S4-->L355_accept_S4: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 350#L355_accept_S4true [1113] L355_accept_S4-->L356_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_36 v_meta.secondary_25))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_36}  AuxVars[]  AssignedVars[_p4ltl_2] 330#L356_accept_S4true [1095] L356_accept_S4-->L357_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 158#L357_accept_S4true [926] L357_accept_S4-->L358_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_10 v_meta.period_29))) (or (and v__p4ltl_4_7 .cse0) (and (not .cse0) (not v__p4ltl_4_7))))  InVars {_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 399#L358_accept_S4true [1162] L358_accept_S4-->L359_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 116#L359_accept_S4true [886] L359_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 315#mainFINAL_accept_S4true [1083] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 340#mainEXIT_accept_S4true >[1208] mainEXIT_accept_S4-->L365-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 134#L365-1-D70true [903] L365-1-D70-->L365-1_accept_S4: Formula: (and v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 272#L365-1_accept_S4true 
[2023-02-06 19:09:13,748 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:13,748 INFO  L85        PathProgramCache]: Analyzing trace with hash -546955138, now seen corresponding path program 1 times
[2023-02-06 19:09:13,753 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:13,753 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [999810630]
[2023-02-06 19:09:13,753 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:13,754 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:13,805 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:13,918 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:13,931 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:13,982 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:13,987 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:14,002 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:14,004 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:14,010 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:14,011 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:14,014 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:14,015 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:14,034 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:14,037 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:14,046 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 91
[2023-02-06 19:09:14,047 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:14,048 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 19:09:14,049 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:14,052 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:14,053 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:14,053 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [999810630]
[2023-02-06 19:09:14,053 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [999810630] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:14,054 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:14,054 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-02-06 19:09:14,055 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [831809923]
[2023-02-06 19:09:14,056 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:14,060 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:14,061 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:14,088 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-02-06 19:09:14,089 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=22, Invalid=50, Unknown=0, NotChecked=0, Total=72
[2023-02-06 19:09:14,092 INFO  L87              Difference]: Start difference. First operand  has 413 states, 332 states have (on average 1.0933734939759037) internal successors, (363), 332 states have internal predecessors, (363), 41 states have call successors, (41), 41 states have call predecessors, (41), 40 states have return successors, (80), 40 states have call predecessors, (80), 40 states have call successors, (80) Second operand  has 9 states, 9 states have (on average 10.88888888888889) internal successors, (98), 4 states have internal predecessors, (98), 3 states have call successors, (9), 6 states have call predecessors, (9), 4 states have return successors, (8), 3 states have call predecessors, (8), 3 states have call successors, (8)
[2023-02-06 19:09:15,339 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:15,340 INFO  L93              Difference]: Finished difference Result 611 states and 652 transitions.
[2023-02-06 19:09:15,341 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 19 states. 
[2023-02-06 19:09:15,346 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 611 states and 652 transitions.
[2023-02-06 19:09:15,353 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:09:15,361 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 611 states to 611 states and 652 transitions.
[2023-02-06 19:09:15,362 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 287
[2023-02-06 19:09:15,363 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 287
[2023-02-06 19:09:15,364 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 611 states and 652 transitions.
[2023-02-06 19:09:15,367 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:15,367 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 611 states and 652 transitions.
[2023-02-06 19:09:15,383 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 611 states and 652 transitions.
[2023-02-06 19:09:15,401 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 611 to 445.
[2023-02-06 19:09:15,402 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 445 states, 352 states have (on average 1.0823863636363635) internal successors, (381), 354 states have internal predecessors, (381), 45 states have call successors, (45), 45 states have call predecessors, (45), 48 states have return successors, (48), 46 states have call predecessors, (48), 44 states have call successors, (48)
[2023-02-06 19:09:15,404 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 445 states to 445 states and 474 transitions.
[2023-02-06 19:09:15,405 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 445 states and 474 transitions.
[2023-02-06 19:09:15,405 INFO  L399   stractBuchiCegarLoop]: Abstraction has 445 states and 474 transitions.
[2023-02-06 19:09:15,405 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-02-06 19:09:15,405 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 445 states and 474 transitions.
[2023-02-06 19:09:15,407 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:15,407 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:15,407 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:15,409 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:15,409 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:15,411 INFO  L752   eck$LassoCheckResult]: Stem: 1420#ULTIMATE.startENTRY_NONWA [847] ULTIMATE.startENTRY_NONWA-->L365-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1421#L365-1_T0_init [1178] L365-1_T0_init-->L365_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1427#L365_T0_init [1002] L365_T0_init-->L365_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1487#L365_T0_init-D23 [881] L365_T0_init-D23-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1297#mainENTRY_T0_init [1157] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1408#mainENTRY_T0_init-D3 [829] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1409#havocProcedureENTRY_T0_init [977] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 1605#L209_T0_init [983] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 1607#L210_T0_init [1081] L210_T0_init-->L211_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 1526#L211_T0_init [911] L211_T0_init-->L212_T0_init: Formula: (and (< v_standard_metadata.ingress_port_33 512) (<= 0 v_standard_metadata.ingress_port_33))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[] 1527#L212_T0_init [948] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 1575#L213_T0_init [1077] L213_T0_init-->L214_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 1565#L214_T0_init [940] L214_T0_init-->L215_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 1566#L215_T0_init [1112] L215_T0_init-->L216_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 1473#L216_T0_init [869] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 1474#L217_T0_init [1078] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 1576#L218_T0_init [949] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 1577#L219_T0_init [957] L219_T0_init-->L220_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 1586#L220_T0_init [1171] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 1596#L221_T0_init [965] L221_T0_init-->L222_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 1334#L222_T0_init [793] L222_T0_init-->L223_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 1315#L223_T0_init [784] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 1316#L224_T0_init [1084] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 1395#L225_T0_init [823] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 1311#L226_T0_init [782] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_16) (< v_standard_metadata.ingress_global_timestamp_16 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[] 1312#L227_T0_init [1011] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 1494#L228_T0_init [887] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 1495#L229_T0_init [1062] L229_T0_init-->L230_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 1306#L230_T0_init [779] L230_T0_init-->L231_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 1307#L231_T0_init [799] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 1348#L232_T0_init [849] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 1446#L233_T0_init [1139] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 1394#L234_T0_init [824] L234_T0_init-->L235_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1377#L235_T0_init [818] L235_T0_init-->L236_T0_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 1378#L236_T0_init [1125] L236_T0_init-->L237_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 1568#L237_T0_init [942] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 1515#L238_T0_init [900] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 1516#L239_T0_init [1071] L239_T0_init-->L240_T0_init: Formula: (and (< v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 1555#L240_T0_init [930] L240_T0_init-->L241_T0_init: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 1338#L241_T0_init [794] L241_T0_init-->L242_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 1339#L242_T0_init [1120] L242_T0_init-->L243_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 1684#L243_T0_init [1140] L243_T0_init-->L244_T0_init: Formula: (and (< v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 1612#L244_T0_init [989] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 1613#L245_T0_init [1124] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 1611#L246_T0_init [988] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 1485#L247_T0_init [880] L247_T0_init-->L248_T0_init: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 1486#L248_T0_init [1089] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 1675#L249_T0_init [1163] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_12) (< v_hdr.topology.mac_12 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 1542#L250_T0_init [923] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 1543#L251_T0_init [998] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 1594#L252_T0_init [963] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 1595#L253_T0_init [980] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 1570#L254_T0_init [944] L254_T0_init-->L255_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 1296#L255_T0_init [775] L255_T0_init-->L256_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 1298#L256_T0_init [945] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 1449#L257_T0_init [854] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 1450#L258_T0_init [1150] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 1659#L259_T0_init [1054] L259_T0_init-->L260_T0_init: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 1437#L260_T0_init [844] L260_T0_init-->L261_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 1438#L261_T0_init [1136] L261_T0_init-->L262_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 1562#L262_T0_init [939] L262_T0_init-->L263_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 1563#L263_T0_init [975] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 1604#L264_T0_init [1147] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 1667#L265_T0_init [1075] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 1534#L266_T0_init [916] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 1535#L267_T0_init [1024] L267_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 1641#havocProcedureFINAL_T0_init [1121] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1528#havocProcedureEXIT_T0_init >[1188] havocProcedureEXIT_T0_init-->L344-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1529#L344-D43 [937] L344-D43-->L344_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1361#L344_T0_init [910] L344_T0_init-->L344_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1360#L344_T0_init-D9 [804] L344_T0_init-D9-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1362#_parser_packetParserENTRY_T0_init [842] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1369#_parser_packetParserENTRY_T0_init-D39 [807] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1370#startENTRY_T0_init [927] startENTRY_T0_init-->L437_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1549#L437_T0_init [1017] L437_T0_init-->L437-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 1635#L437-1_T0_init [1067] L437-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1550#startEXIT_T0_init >[1196] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1551#_parser_packetParserFINAL-D55 [969] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1389#_parser_packetParserFINAL_T0_init [822] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1390#_parser_packetParserEXIT_T0_init >[1226] _parser_packetParserEXIT_T0_init-->L345-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1593#L345-D47 [1014] L345-D47-->L345_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1412#L345_T0_init [858] L345_T0_init-->L345_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1456#L345_T0_init-D37 [1158] L345_T0_init-D37-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1411#verifyChecksumFINAL_T0_init [832] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1413#verifyChecksumEXIT_T0_init >[1204] verifyChecksumEXIT_T0_init-->L346-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1425#L346-D49 [1040] L346-D49-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1380#L346_T0_init [857] L346_T0_init-->L346_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1457#L346_T0_init-D17 [919] L346_T0_init-D17-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1379#ingressENTRY_T0_init [815] ingressENTRY_T0_init-->L286_T0_init: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 1381#L286_T0_init [936] L286_T0_init-->L287_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 1460#L287_T0_init [861] L287_T0_init-->L287-2_T0_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 1461#L287-2_T0_init [1107] L287-2_T0_init-->L308_T0_init: Formula: (not (= v_meta.accepted_18 1))  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 1632#L308_T0_init [1104] L308_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1714#ingressEXIT_T0_init >[1243] ingressEXIT_T0_init-->L347-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1510#L347-D81 [899] L347-D81-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1291#L347_T0_init [1032] L347_T0_init-->L347_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1290#L347_T0_init-D1 [773] L347_T0_init-D1-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1292#egressFINAL_T0_init [1018] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1299#egressEXIT_T0_init >[1259] egressEXIT_T0_init-->L348-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1300#L348-D67 [1052] L348-D67-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1405#L348_T0_init [1123] L348_T0_init-->L348_T0_init-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1678#L348_T0_init-D13 [1098] L348_T0_init-D13-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1538#createChecksumFINAL_T0_init [917] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1404#createChecksumEXIT_T0_init >[1180] createChecksumEXIT_T0_init-->L349-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1406#L349-D57 [1127] L349-D57-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1679#L349_T0_init [1100] L349_T0_init-->L350-1_T0_init: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 1496#L350-1_T0_init [888] L350-1_T0_init-->L354_T0_init: Formula: (= v__p4ltl_1_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_1=v__p4ltl_1_12, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_1] 1497#L354_T0_init [1027] L354_T0_init-->L355_T0_init: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_9))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 1426#L355_T0_init [838] L355_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_35 v_meta.secondary_23))) (or (and (not .cse0) (not v__p4ltl_2_6)) (and v__p4ltl_2_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_35, meta.secondary=v_meta.secondary_23}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_23, standard_metadata.ingress_port=v_standard_metadata.ingress_port_35}  AuxVars[]  AssignedVars[_p4ltl_2] 1428#L356_T0_init [907] L356_T0_init-->L357_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 1524#L357_T0_init [932] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_8 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 1558#L358_T0_init [1161] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_24))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_24}  OutVars{meta.secondary=v_meta.secondary_24, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 1579#L359_T0_init [950] L359_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 1580#mainFINAL_T0_init [961] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1590#mainEXIT_T0_init >[1216] mainEXIT_T0_init-->L365-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1419#L365-1-D69 [836] L365-1-D69-->L365-1_accept_S4: Formula: (and v__p4ltl_6_9 v__p4ltl_5_9 v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 1422#L365-1_accept_S4 
[2023-02-06 19:09:15,413 INFO  L754   eck$LassoCheckResult]: Loop: 1422#L365-1_accept_S4 [1043] L365-1_accept_S4-->L365_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1350#L365_accept_S4 [1008] L365_accept_S4-->L365_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1451#L365_accept_S4-D24 [852] L365_accept_S4-D24-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1288#mainENTRY_accept_S4 [896] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1330#mainENTRY_accept_S4-D4 [790] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1331#havocProcedureENTRY_accept_S4 [1172] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 1518#L209_accept_S4 [902] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 1483#L210_accept_S4 [879] L210_accept_S4-->L211_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 1484#L211_accept_S4 [1046] L211_accept_S4-->L212_accept_S4: Formula: (and (< v_standard_metadata.ingress_port_31 512) (<= 0 v_standard_metadata.ingress_port_31))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[] 1621#L212_accept_S4 [997] L212_accept_S4-->L213_accept_S4: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 1622#L213_accept_S4 [1035] L213_accept_S4-->L214_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 1648#L214_accept_S4 [1177] L214_accept_S4-->L215_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 1402#L215_accept_S4 [828] L215_accept_S4-->L216_accept_S4: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 1403#L216_accept_S4 [875] L216_accept_S4-->L217_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 1479#L217_accept_S4 [904] L217_accept_S4-->L218_accept_S4: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 1520#L218_accept_S4 [924] L218_accept_S4-->L219_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 1452#L219_accept_S4 [853] L219_accept_S4-->L220_accept_S4: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 1453#L220_accept_S4 [915] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 1533#L221_accept_S4 [1028] L221_accept_S4-->L222_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 1371#L222_accept_S4 [808] L222_accept_S4-->L223_accept_S4: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 1308#L223_accept_S4 [780] L223_accept_S4-->L224_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 1309#L224_accept_S4 [920] L224_accept_S4-->L225_accept_S4: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 1539#L225_accept_S4 [1131] L225_accept_S4-->L226_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 1481#L226_accept_S4 [878] L226_accept_S4-->L227_accept_S4: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 1482#L227_accept_S4 [1001] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 1328#L228_accept_S4 [791] L228_accept_S4-->L229_accept_S4: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 1329#L229_accept_S4 [1096] L229_accept_S4-->L230_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 1608#L230_accept_S4 [984] L230_accept_S4-->L231_accept_S4: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 1367#L231_accept_S4 [809] L231_accept_S4-->L232_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 1368#L232_accept_S4 [819] L232_accept_S4-->L233_accept_S4: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 1385#L233_accept_S4 [1045] L233_accept_S4-->L234_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 1614#L234_accept_S4 [990] L234_accept_S4-->L235_accept_S4: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1603#L235_accept_S4 [973] L235_accept_S4-->L236_accept_S4: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 1358#L236_accept_S4 [803] L236_accept_S4-->L237_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 1359#L237_accept_S4 [806] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 1313#L238_accept_S4 [783] L238_accept_S4-->L239_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 1314#L239_accept_S4 [883] L239_accept_S4-->L240_accept_S4: Formula: (and (<= 0 v_hdr.ethernet.etherType_27) (< v_hdr.ethernet.etherType_27 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 1489#L240_accept_S4 [894] L240_accept_S4-->L241_accept_S4: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 1503#L241_accept_S4 [1055] L241_accept_S4-->L242_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 1660#L242_accept_S4 [1101] L242_accept_S4-->L243_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 1602#L243_accept_S4 [974] L243_accept_S4-->L244_accept_S4: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 1591#L244_accept_S4 [962] L244_accept_S4-->L245_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[hdr.topology.port] 1592#L245_accept_S4 [1109] L245_accept_S4-->L246_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (< v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 1376#L246_accept_S4 [813] L246_accept_S4-->L247_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 1301#L247_accept_S4 [777] L247_accept_S4-->L248_accept_S4: Formula: (and (<= 0 v_hdr.topology.prefix_12) (< v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 1302#L248_accept_S4 [787] L248_accept_S4-->L249_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 1323#L249_accept_S4 [831] L249_accept_S4-->L250_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (< v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 1410#L250_accept_S4 [901] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 1517#L251_accept_S4 [1114] L251_accept_S4-->L252_accept_S4: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_12) (< v_meta.intrinsic_metadata.ingress_global_timestamp_12 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 1343#L252_accept_S4 [796] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 1344#L253_accept_S4 [1149] L253_accept_S4-->L254_accept_S4: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 1571#L254_accept_S4 [946] L254_accept_S4-->L255_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 1572#L255_accept_S4 [1074] L255_accept_S4-->L256_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 1540#L256_accept_S4 [921] L256_accept_S4-->L257_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 1541#L257_accept_S4 [934] L257_accept_S4-->L258_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 1332#L258_accept_S4 [792] L258_accept_S4-->L259_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 1333#L259_accept_S4 [1129] L259_accept_S4-->L260_accept_S4: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 1685#L260_accept_S4 [1137] L260_accept_S4-->L261_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 1633#L261_accept_S4 [1015] L261_accept_S4-->L262_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 1634#L262_accept_S4 [1076] L262_accept_S4-->L263_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 1668#L263_accept_S4 [1103] L263_accept_S4-->L264_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 1652#L264_accept_S4 [1039] L264_accept_S4-->L265_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 1653#L265_accept_S4 [1073] L265_accept_S4-->L266_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 1637#L266_accept_S4 [1021] L266_accept_S4-->L267_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 1638#L267_accept_S4 [1082] L267_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 1287#havocProcedureFINAL_accept_S4 [774] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1289#havocProcedureEXIT_accept_S4 >[1218] havocProcedureEXIT_accept_S4-->L344-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1584#L344-D44 [1090] L344-D44-->L344_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1294#L344_accept_S4 [850] L344_accept_S4-->L344_accept_S4-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1324#L344_accept_S4-D10 [788] L344_accept_S4-D10-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1325#_parser_packetParserENTRY_accept_S4 [864] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1467#_parser_packetParserENTRY_accept_S4-D40 [1108] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1651#startENTRY_accept_S4 [1038] startENTRY_accept_S4-->L437_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1649#L437_accept_S4 [1037] L437_accept_S4-->L437-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 1650#L437-1_accept_S4 [1152] L437-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1498#startEXIT_accept_S4 >[1241] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1499#_parser_packetParserFINAL-D56 [1031] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1293#_parser_packetParserFINAL_accept_S4 [776] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1295#_parser_packetParserEXIT_accept_S4 >[1184] _parser_packetParserEXIT_accept_S4-->L345-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1372#L345-D48 [810] L345-D48-->L345_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1285#L345_accept_S4 [982] L345_accept_S4-->L345_accept_S4-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1583#L345_accept_S4-D38 [954] L345_accept_S4-D38-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1284#verifyChecksumFINAL_accept_S4 [772] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1286#verifyChecksumEXIT_accept_S4 >[1215] verifyChecksumEXIT_accept_S4-->L346-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1436#L346-D50 [843] L346-D50-->L346_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1341#L346_accept_S4 [1091] L346_accept_S4-->L346_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1629#L346_accept_S4-D18 [1009] L346_accept_S4-D18-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1470#ingressENTRY_accept_S4 [868] ingressENTRY_accept_S4-->L286_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 1471#L286_accept_S4 [1130] L286_accept_S4-->L287_accept_S4: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 1414#L287_accept_S4 [834] L287_accept_S4-->L287-2_accept_S4: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 1415#L287-2_accept_S4 [986] L287-2_accept_S4-->L308_accept_S4: Formula: (not (= v_meta.accepted_20 1))  InVars {meta.accepted=v_meta.accepted_20}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[] 1609#L308_accept_S4 [890] L308_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1715#ingressEXIT_accept_S4 >[1247] ingressEXIT_accept_S4-->L347-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1349#L347-D82 [800] L347-D82-->L347_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1351#L347_accept_S4 [1088] L347_accept_S4-->L347_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1674#L347_accept_S4-D2 [1105] L347_accept_S4-D2-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1682#egressFINAL_accept_S4 [1145] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1687#egressEXIT_accept_S4 >[1222] egressEXIT_accept_S4-->L348-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1670#L348-D68 [1080] L348-D68-->L348_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1643#L348_accept_S4 [1170] L348_accept_S4-->L348_accept_S4-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1642#L348_accept_S4-D14 [1025] L348_accept_S4-D14-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1644#createChecksumFINAL_accept_S4 [1093] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1676#createChecksumEXIT_accept_S4 >[1181] createChecksumEXIT_accept_S4-->L349-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1623#L349-D58 [1000] L349-D58-->L349_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1624#L349_accept_S4 [1030] L349_accept_S4-->L350-1_accept_S4: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 1536#L350-1_accept_S4 [918] L350-1_accept_S4-->L354_accept_S4: Formula: (= v__p4ltl_1_13 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_1=v__p4ltl_1_13, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_1] 1537#L354_accept_S4 [951] L354_accept_S4-->L355_accept_S4: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 1578#L355_accept_S4 [1113] L355_accept_S4-->L356_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_36 v_meta.secondary_25))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_36}  AuxVars[]  AssignedVars[_p4ltl_2] 1677#L356_accept_S4 [1095] L356_accept_S4-->L357_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 1547#L357_accept_S4 [926] L357_accept_S4-->L358_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_10 v_meta.period_29))) (or (and v__p4ltl_4_7 .cse0) (and (not .cse0) (not v__p4ltl_4_7))))  InVars {_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 1548#L358_accept_S4 [1162] L358_accept_S4-->L359_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 1492#L359_accept_S4 [886] L359_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 1493#mainFINAL_accept_S4 [1083] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1671#mainEXIT_accept_S4 >[1208] mainEXIT_accept_S4-->L365-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1519#L365-1-D70 [903] L365-1-D70-->L365-1_accept_S4: Formula: (and v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 1422#L365-1_accept_S4 
[2023-02-06 19:09:15,414 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:15,414 INFO  L85        PathProgramCache]: Analyzing trace with hash 1463288123, now seen corresponding path program 1 times
[2023-02-06 19:09:15,414 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:15,414 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [943599453]
[2023-02-06 19:09:15,414 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:15,415 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:15,430 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:15,464 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:15,471 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:15,502 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:15,506 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:15,514 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:15,515 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:15,520 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:15,521 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:15,522 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:15,523 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:15,528 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:15,529 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:15,532 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 92
[2023-02-06 19:09:15,532 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:15,533 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 97
[2023-02-06 19:09:15,534 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:15,536 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:15,536 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:15,536 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [943599453]
[2023-02-06 19:09:15,536 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [943599453] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:15,536 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:15,536 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [8] imperfect sequences [] total 8
[2023-02-06 19:09:15,537 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1698861562]
[2023-02-06 19:09:15,537 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:15,538 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:15,538 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:15,539 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 8 interpolants.
[2023-02-06 19:09:15,539 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=20, Invalid=36, Unknown=0, NotChecked=0, Total=56
[2023-02-06 19:09:15,539 INFO  L87              Difference]: Start difference. First operand 445 states and 474 transitions. cyclomatic complexity: 31 Second operand  has 8 states, 8 states have (on average 12.375) internal successors, (99), 3 states have internal predecessors, (99), 2 states have call successors, (9), 6 states have call predecessors, (9), 2 states have return successors, (8), 2 states have call predecessors, (8), 2 states have call successors, (8)
[2023-02-06 19:09:16,041 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:16,042 INFO  L93              Difference]: Finished difference Result 625 states and 665 transitions.
[2023-02-06 19:09:16,042 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. 
[2023-02-06 19:09:16,042 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 625 states and 665 transitions.
[2023-02-06 19:09:16,090 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:09:16,093 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 625 states to 625 states and 665 transitions.
[2023-02-06 19:09:16,093 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 311
[2023-02-06 19:09:16,094 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 311
[2023-02-06 19:09:16,095 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 625 states and 665 transitions.
[2023-02-06 19:09:16,096 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:16,096 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 625 states and 665 transitions.
[2023-02-06 19:09:16,096 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 625 states and 665 transitions.
[2023-02-06 19:09:16,103 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 625 to 447.
[2023-02-06 19:09:16,103 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 447 states, 354 states have (on average 1.0819209039548023) internal successors, (383), 356 states have internal predecessors, (383), 45 states have call successors, (45), 45 states have call predecessors, (45), 48 states have return successors, (48), 46 states have call predecessors, (48), 44 states have call successors, (48)
[2023-02-06 19:09:16,104 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 447 states to 447 states and 476 transitions.
[2023-02-06 19:09:16,104 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 447 states and 476 transitions.
[2023-02-06 19:09:16,105 INFO  L399   stractBuchiCegarLoop]: Abstraction has 447 states and 476 transitions.
[2023-02-06 19:09:16,105 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-02-06 19:09:16,105 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 447 states and 476 transitions.
[2023-02-06 19:09:16,106 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:16,106 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:16,106 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:16,107 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:16,107 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:16,110 INFO  L752   eck$LassoCheckResult]: Stem: 2718#ULTIMATE.startENTRY_NONWA [847] ULTIMATE.startENTRY_NONWA-->L365-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2719#L365-1_T0_init [1178] L365-1_T0_init-->L365_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2726#L365_T0_init [1002] L365_T0_init-->L365_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2788#L365_T0_init-D23 [881] L365_T0_init-D23-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2595#mainENTRY_T0_init [1157] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2708#mainENTRY_T0_init-D3 [829] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2709#havocProcedureENTRY_T0_init [977] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 2907#L209_T0_init [983] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 2909#L210_T0_init [1081] L210_T0_init-->L211_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2827#L211_T0_init [911] L211_T0_init-->L212_T0_init: Formula: (and (< v_standard_metadata.ingress_port_33 512) (<= 0 v_standard_metadata.ingress_port_33))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[] 2828#L212_T0_init [948] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2876#L213_T0_init [1077] L213_T0_init-->L214_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2866#L214_T0_init [940] L214_T0_init-->L215_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2867#L215_T0_init [1112] L215_T0_init-->L216_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 2773#L216_T0_init [869] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2774#L217_T0_init [1078] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 2877#L218_T0_init [949] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2878#L219_T0_init [957] L219_T0_init-->L220_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 2888#L220_T0_init [1171] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2898#L221_T0_init [965] L221_T0_init-->L222_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2638#L222_T0_init [793] L222_T0_init-->L223_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 2616#L223_T0_init [784] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2617#L224_T0_init [1084] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 2695#L225_T0_init [823] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2612#L226_T0_init [782] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_16) (< v_standard_metadata.ingress_global_timestamp_16 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[] 2613#L227_T0_init [1011] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2795#L228_T0_init [887] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 2796#L229_T0_init [1062] L229_T0_init-->L230_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2607#L230_T0_init [779] L230_T0_init-->L231_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2608#L231_T0_init [799] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2649#L232_T0_init [849] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 2747#L233_T0_init [1139] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 2696#L234_T0_init [824] L234_T0_init-->L235_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2684#L235_T0_init [818] L235_T0_init-->L236_T0_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 2685#L236_T0_init [1125] L236_T0_init-->L237_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2869#L237_T0_init [942] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2816#L238_T0_init [900] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2817#L239_T0_init [1071] L239_T0_init-->L240_T0_init: Formula: (and (< v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 2856#L240_T0_init [930] L240_T0_init-->L241_T0_init: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 2639#L241_T0_init [794] L241_T0_init-->L242_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 2640#L242_T0_init [1120] L242_T0_init-->L243_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 2987#L243_T0_init [1140] L243_T0_init-->L244_T0_init: Formula: (and (< v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 2913#L244_T0_init [989] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 2914#L245_T0_init [1124] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 2912#L246_T0_init [988] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 2786#L247_T0_init [880] L247_T0_init-->L248_T0_init: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 2787#L248_T0_init [1089] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 2977#L249_T0_init [1163] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_12) (< v_hdr.topology.mac_12 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 2845#L250_T0_init [923] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2846#L251_T0_init [998] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 2896#L252_T0_init [963] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2897#L253_T0_init [980] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 2871#L254_T0_init [944] L254_T0_init-->L255_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2594#L255_T0_init [775] L255_T0_init-->L256_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2596#L256_T0_init [945] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2753#L257_T0_init [854] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2754#L258_T0_init [1150] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2961#L259_T0_init [1054] L259_T0_init-->L260_T0_init: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 2738#L260_T0_init [844] L260_T0_init-->L261_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 2739#L261_T0_init [1136] L261_T0_init-->L262_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2864#L262_T0_init [939] L262_T0_init-->L263_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2865#L263_T0_init [975] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2906#L264_T0_init [1147] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2969#L265_T0_init [1075] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2835#L266_T0_init [916] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2836#L267_T0_init [1024] L267_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2942#havocProcedureFINAL_T0_init [1121] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2829#havocProcedureEXIT_T0_init >[1188] havocProcedureEXIT_T0_init-->L344-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2830#L344-D43 [937] L344-D43-->L344_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2662#L344_T0_init [910] L344_T0_init-->L344_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2661#L344_T0_init-D9 [804] L344_T0_init-D9-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2663#_parser_packetParserENTRY_T0_init [842] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2671#_parser_packetParserENTRY_T0_init-D39 [807] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2672#startENTRY_T0_init [927] startENTRY_T0_init-->L437_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2850#L437_T0_init [1017] L437_T0_init-->L437-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 2936#L437-1_T0_init [1067] L437-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2851#startEXIT_T0_init >[1196] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2852#_parser_packetParserFINAL-D55 [969] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2690#_parser_packetParserFINAL_T0_init [822] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2691#_parser_packetParserEXIT_T0_init >[1226] _parser_packetParserEXIT_T0_init-->L345-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2895#L345-D47 [1014] L345-D47-->L345_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2713#L345_T0_init [858] L345_T0_init-->L345_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2758#L345_T0_init-D37 [1158] L345_T0_init-D37-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2712#verifyChecksumFINAL_T0_init [832] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2714#verifyChecksumEXIT_T0_init >[1204] verifyChecksumEXIT_T0_init-->L346-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2724#L346-D49 [1040] L346-D49-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2679#L346_T0_init [857] L346_T0_init-->L346_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2757#L346_T0_init-D17 [919] L346_T0_init-D17-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2678#ingressENTRY_T0_init [815] ingressENTRY_T0_init-->L286_T0_init: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 2680#L286_T0_init [936] L286_T0_init-->L287_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 2761#L287_T0_init [861] L287_T0_init-->L287-2_T0_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 2762#L287-2_T0_init [1106] L287-2_T0_init-->L309_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 2733#L309_T0_init [1176] L309_T0_init-->L309_T0_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2732#L309_T0_init-D15 [840] L309_T0_init-D15-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2734#l2_c_l2_forwarding.applyENTRY_T0_init [1175] l2_c_l2_forwarding.applyENTRY_T0_init-->L337_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_17))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  AuxVars[]  AssignedVars[] 2826#L337_T0_init [909] L337_T0_init-->L337-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_15 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  AuxVars[]  AssignedVars[] 2760#L337-1_T0_init [893] L337-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2804#l2_c_l2_forwarding.applyEXIT_T0_init >[1199] l2_c_l2_forwarding.applyEXIT_T0_init-->L308-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2932#L308-D73 [1013] L308-D73-->L308_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2933#L308_T0_init [1104] L308_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2984#ingressEXIT_T0_init >[1243] ingressEXIT_T0_init-->L347-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2815#L347-D81 [899] L347-D81-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2589#L347_T0_init [1032] L347_T0_init-->L347_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2588#L347_T0_init-D1 [773] L347_T0_init-D1-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2590#egressFINAL_T0_init [1018] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2600#egressEXIT_T0_init >[1259] egressEXIT_T0_init-->L348-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2601#L348-D67 [1052] L348-D67-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2706#L348_T0_init [1123] L348_T0_init-->L348_T0_init-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2980#L348_T0_init-D13 [1098] L348_T0_init-D13-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2837#createChecksumFINAL_T0_init [917] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2705#createChecksumEXIT_T0_init >[1180] createChecksumEXIT_T0_init-->L349-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2707#L349-D57 [1127] L349-D57-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2981#L349_T0_init [1100] L349_T0_init-->L350-1_T0_init: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 2797#L350-1_T0_init [888] L350-1_T0_init-->L354_T0_init: Formula: (= v__p4ltl_1_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_1=v__p4ltl_1_12, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_1] 2798#L354_T0_init [1027] L354_T0_init-->L355_T0_init: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_9))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 2725#L355_T0_init [838] L355_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_35 v_meta.secondary_23))) (or (and (not .cse0) (not v__p4ltl_2_6)) (and v__p4ltl_2_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_35, meta.secondary=v_meta.secondary_23}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_23, standard_metadata.ingress_port=v_standard_metadata.ingress_port_35}  AuxVars[]  AssignedVars[_p4ltl_2] 2727#L356_T0_init [907] L356_T0_init-->L357_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 2825#L357_T0_init [932] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_8 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 2859#L358_T0_init [1161] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_24))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_24}  OutVars{meta.secondary=v_meta.secondary_24, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 2879#L359_T0_init [950] L359_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 2880#mainFINAL_T0_init [961] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2892#mainEXIT_T0_init >[1216] mainEXIT_T0_init-->L365-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2717#L365-1-D69 [836] L365-1-D69-->L365-1_accept_S4: Formula: (and v__p4ltl_6_9 v__p4ltl_5_9 v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 2720#L365-1_accept_S4 
[2023-02-06 19:09:16,111 INFO  L754   eck$LassoCheckResult]: Loop: 2720#L365-1_accept_S4 [1043] L365-1_accept_S4-->L365_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2651#L365_accept_S4 [1008] L365_accept_S4-->L365_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2750#L365_accept_S4-D24 [852] L365_accept_S4-D24-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2592#mainENTRY_accept_S4 [896] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2629#mainENTRY_accept_S4-D4 [790] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2630#havocProcedureENTRY_accept_S4 [1172] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 2819#L209_accept_S4 [902] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 2784#L210_accept_S4 [879] L210_accept_S4-->L211_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2785#L211_accept_S4 [1046] L211_accept_S4-->L212_accept_S4: Formula: (and (< v_standard_metadata.ingress_port_31 512) (<= 0 v_standard_metadata.ingress_port_31))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[] 2921#L212_accept_S4 [997] L212_accept_S4-->L213_accept_S4: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2922#L213_accept_S4 [1035] L213_accept_S4-->L214_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2949#L214_accept_S4 [1177] L214_accept_S4-->L215_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2703#L215_accept_S4 [828] L215_accept_S4-->L216_accept_S4: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 2704#L216_accept_S4 [875] L216_accept_S4-->L217_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2780#L217_accept_S4 [904] L217_accept_S4-->L218_accept_S4: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 2821#L218_accept_S4 [924] L218_accept_S4-->L219_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2751#L219_accept_S4 [853] L219_accept_S4-->L220_accept_S4: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 2752#L220_accept_S4 [915] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2834#L221_accept_S4 [1028] L221_accept_S4-->L222_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2668#L222_accept_S4 [808] L222_accept_S4-->L223_accept_S4: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 2609#L223_accept_S4 [780] L223_accept_S4-->L224_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2610#L224_accept_S4 [920] L224_accept_S4-->L225_accept_S4: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 2840#L225_accept_S4 [1131] L225_accept_S4-->L226_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2782#L226_accept_S4 [878] L226_accept_S4-->L227_accept_S4: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 2783#L227_accept_S4 [1001] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2631#L228_accept_S4 [791] L228_accept_S4-->L229_accept_S4: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 2632#L229_accept_S4 [1096] L229_accept_S4-->L230_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2910#L230_accept_S4 [984] L230_accept_S4-->L231_accept_S4: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2669#L231_accept_S4 [809] L231_accept_S4-->L232_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2670#L232_accept_S4 [819] L232_accept_S4-->L233_accept_S4: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 2686#L233_accept_S4 [1045] L233_accept_S4-->L234_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 2915#L234_accept_S4 [990] L234_accept_S4-->L235_accept_S4: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2904#L235_accept_S4 [973] L235_accept_S4-->L236_accept_S4: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 2659#L236_accept_S4 [803] L236_accept_S4-->L237_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2660#L237_accept_S4 [806] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2614#L238_accept_S4 [783] L238_accept_S4-->L239_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2615#L239_accept_S4 [883] L239_accept_S4-->L240_accept_S4: Formula: (and (<= 0 v_hdr.ethernet.etherType_27) (< v_hdr.ethernet.etherType_27 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 2790#L240_accept_S4 [894] L240_accept_S4-->L241_accept_S4: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 2806#L241_accept_S4 [1055] L241_accept_S4-->L242_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 2962#L242_accept_S4 [1101] L242_accept_S4-->L243_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 2905#L243_accept_S4 [974] L243_accept_S4-->L244_accept_S4: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 2893#L244_accept_S4 [962] L244_accept_S4-->L245_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[hdr.topology.port] 2894#L245_accept_S4 [1109] L245_accept_S4-->L246_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (< v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 2677#L246_accept_S4 [813] L246_accept_S4-->L247_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 2602#L247_accept_S4 [777] L247_accept_S4-->L248_accept_S4: Formula: (and (<= 0 v_hdr.topology.prefix_12) (< v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 2603#L248_accept_S4 [787] L248_accept_S4-->L249_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 2624#L249_accept_S4 [831] L249_accept_S4-->L250_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (< v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 2711#L250_accept_S4 [901] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2818#L251_accept_S4 [1114] L251_accept_S4-->L252_accept_S4: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_12) (< v_meta.intrinsic_metadata.ingress_global_timestamp_12 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 2644#L252_accept_S4 [796] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2645#L253_accept_S4 [1149] L253_accept_S4-->L254_accept_S4: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 2873#L254_accept_S4 [946] L254_accept_S4-->L255_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2874#L255_accept_S4 [1074] L255_accept_S4-->L256_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2841#L256_accept_S4 [921] L256_accept_S4-->L257_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2842#L257_accept_S4 [934] L257_accept_S4-->L258_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2633#L258_accept_S4 [792] L258_accept_S4-->L259_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2634#L259_accept_S4 [1129] L259_accept_S4-->L260_accept_S4: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 2988#L260_accept_S4 [1137] L260_accept_S4-->L261_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 2934#L261_accept_S4 [1015] L261_accept_S4-->L262_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2935#L262_accept_S4 [1076] L262_accept_S4-->L263_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2970#L263_accept_S4 [1103] L263_accept_S4-->L264_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2953#L264_accept_S4 [1039] L264_accept_S4-->L265_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2954#L265_accept_S4 [1073] L265_accept_S4-->L266_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2938#L266_accept_S4 [1021] L266_accept_S4-->L267_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2939#L267_accept_S4 [1082] L267_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2591#havocProcedureFINAL_accept_S4 [774] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2593#havocProcedureEXIT_accept_S4 >[1218] havocProcedureEXIT_accept_S4-->L344-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2885#L344-D44 [1090] L344-D44-->L344_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2598#L344_accept_S4 [850] L344_accept_S4-->L344_accept_S4-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2625#L344_accept_S4-D10 [788] L344_accept_S4-D10-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2626#_parser_packetParserENTRY_accept_S4 [864] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2768#_parser_packetParserENTRY_accept_S4-D40 [1108] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2952#startENTRY_accept_S4 [1038] startENTRY_accept_S4-->L437_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2950#L437_accept_S4 [1037] L437_accept_S4-->L437-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 2951#L437-1_accept_S4 [1152] L437-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2801#startEXIT_accept_S4 >[1241] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2802#_parser_packetParserFINAL-D56 [1031] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2597#_parser_packetParserFINAL_accept_S4 [776] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2599#_parser_packetParserEXIT_accept_S4 >[1184] _parser_packetParserEXIT_accept_S4-->L345-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2673#L345-D48 [810] L345-D48-->L345_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2586#L345_accept_S4 [982] L345_accept_S4-->L345_accept_S4-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2884#L345_accept_S4-D38 [954] L345_accept_S4-D38-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2585#verifyChecksumFINAL_accept_S4 [772] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2587#verifyChecksumEXIT_accept_S4 >[1215] verifyChecksumEXIT_accept_S4-->L346-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2737#L346-D50 [843] L346-D50-->L346_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2642#L346_accept_S4 [1091] L346_accept_S4-->L346_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2930#L346_accept_S4-D18 [1009] L346_accept_S4-D18-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2771#ingressENTRY_accept_S4 [868] ingressENTRY_accept_S4-->L286_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 2772#L286_accept_S4 [1130] L286_accept_S4-->L287_accept_S4: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 2715#L287_accept_S4 [834] L287_accept_S4-->L287-2_accept_S4: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 2716#L287-2_accept_S4 [985] L287-2_accept_S4-->L309_accept_S4: Formula: (= v_meta.accepted_19 1)  InVars {meta.accepted=v_meta.accepted_19}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[] 2627#L309_accept_S4 [958] L309_accept_S4-->L309_accept_S4-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2755#L309_accept_S4-D16 [856] L309_accept_S4-D16-->l2_c_l2_forwarding.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2756#l2_c_l2_forwarding.applyENTRY_accept_S4 [1154] l2_c_l2_forwarding.applyENTRY_accept_S4-->L337_accept_S4: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_19))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_19}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_19}  AuxVars[]  AssignedVars[] 2992#L337_accept_S4 [1169] L337_accept_S4-->L337-1_accept_S4: Formula: (not (= v_l2_c_l2_forwarding.action_run_21 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_21}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_21}  AuxVars[]  AssignedVars[] 2676#L337-1_accept_S4 [994] L337-1_accept_S4-->l2_c_l2_forwarding.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2919#l2_c_l2_forwarding.applyEXIT_accept_S4 >[1234] l2_c_l2_forwarding.applyEXIT_accept_S4-->L308-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2947#L308-D74 [1164] L308-D74-->L308_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2993#L308_accept_S4 [890] L308_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3018#ingressEXIT_accept_S4 >[1247] ingressEXIT_accept_S4-->L347-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2650#L347-D82 [800] L347-D82-->L347_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2652#L347_accept_S4 [1088] L347_accept_S4-->L347_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2976#L347_accept_S4-D2 [1105] L347_accept_S4-D2-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2985#egressFINAL_accept_S4 [1145] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2990#egressEXIT_accept_S4 >[1222] egressEXIT_accept_S4-->L348-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2972#L348-D68 [1080] L348-D68-->L348_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2944#L348_accept_S4 [1170] L348_accept_S4-->L348_accept_S4-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2943#L348_accept_S4-D14 [1025] L348_accept_S4-D14-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2945#createChecksumFINAL_accept_S4 [1093] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2978#createChecksumEXIT_accept_S4 >[1181] createChecksumEXIT_accept_S4-->L349-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2924#L349-D58 [1000] L349-D58-->L349_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2925#L349_accept_S4 [1030] L349_accept_S4-->L350-1_accept_S4: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 2838#L350-1_accept_S4 [918] L350-1_accept_S4-->L354_accept_S4: Formula: (= v__p4ltl_1_13 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_1=v__p4ltl_1_13, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_1] 2839#L354_accept_S4 [951] L354_accept_S4-->L355_accept_S4: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 2881#L355_accept_S4 [1113] L355_accept_S4-->L356_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_36 v_meta.secondary_25))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_36}  AuxVars[]  AssignedVars[_p4ltl_2] 2979#L356_accept_S4 [1095] L356_accept_S4-->L357_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 2848#L357_accept_S4 [926] L357_accept_S4-->L358_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_10 v_meta.period_29))) (or (and v__p4ltl_4_7 .cse0) (and (not .cse0) (not v__p4ltl_4_7))))  InVars {_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 2849#L358_accept_S4 [1162] L358_accept_S4-->L359_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 2793#L359_accept_S4 [886] L359_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 2794#mainFINAL_accept_S4 [1083] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2973#mainEXIT_accept_S4 >[1208] mainEXIT_accept_S4-->L365-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2820#L365-1-D70 [903] L365-1-D70-->L365-1_accept_S4: Formula: (and v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 2720#L365-1_accept_S4 
[2023-02-06 19:09:16,112 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:16,112 INFO  L85        PathProgramCache]: Analyzing trace with hash 918667613, now seen corresponding path program 1 times
[2023-02-06 19:09:16,112 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:16,112 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2103214062]
[2023-02-06 19:09:16,112 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:16,113 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:16,124 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,164 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:16,174 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,203 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:16,207 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,216 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:16,218 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,222 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:16,222 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,223 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:16,224 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,230 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:16,232 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,248 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:09:16,249 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,251 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 99
[2023-02-06 19:09:16,252 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,254 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-02-06 19:09:16,254 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,256 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:16,256 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:16,256 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [2103214062]
[2023-02-06 19:09:16,256 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [2103214062] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:16,256 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:16,256 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-02-06 19:09:16,257 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1881037224]
[2023-02-06 19:09:16,257 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:16,257 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:16,257 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:16,257 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-02-06 19:09:16,258 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=32, Invalid=58, Unknown=0, NotChecked=0, Total=90
[2023-02-06 19:09:16,258 INFO  L87              Difference]: Start difference. First operand 447 states and 476 transitions. cyclomatic complexity: 31 Second operand  has 10 states, 10 states have (on average 10.4) internal successors, (104), 4 states have internal predecessors, (104), 3 states have call successors, (10), 7 states have call predecessors, (10), 4 states have return successors, (9), 4 states have call predecessors, (9), 3 states have call successors, (9)
[2023-02-06 19:09:16,748 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:16,748 INFO  L93              Difference]: Finished difference Result 545 states and 583 transitions.
[2023-02-06 19:09:16,748 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. 
[2023-02-06 19:09:16,749 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 545 states and 583 transitions.
[2023-02-06 19:09:16,752 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:09:16,756 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 545 states to 545 states and 583 transitions.
[2023-02-06 19:09:16,756 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 271
[2023-02-06 19:09:16,756 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 271
[2023-02-06 19:09:16,756 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 545 states and 583 transitions.
[2023-02-06 19:09:16,757 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:16,757 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 545 states and 583 transitions.
[2023-02-06 19:09:16,758 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 545 states and 583 transitions.
[2023-02-06 19:09:16,765 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 545 to 485.
[2023-02-06 19:09:16,766 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 485 states, 378 states have (on average 1.0767195767195767) internal successors, (407), 382 states have internal predecessors, (407), 49 states have call successors, (49), 49 states have call predecessors, (49), 58 states have return successors, (58), 54 states have call predecessors, (58), 48 states have call successors, (58)
[2023-02-06 19:09:16,767 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 485 states to 485 states and 514 transitions.
[2023-02-06 19:09:16,767 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 485 states and 514 transitions.
[2023-02-06 19:09:16,767 INFO  L399   stractBuchiCegarLoop]: Abstraction has 485 states and 514 transitions.
[2023-02-06 19:09:16,768 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-02-06 19:09:16,768 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 485 states and 514 transitions.
[2023-02-06 19:09:16,770 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:16,770 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:16,770 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:16,771 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:16,772 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:16,774 INFO  L752   eck$LassoCheckResult]: Stem: 3966#ULTIMATE.startENTRY_NONWA [847] ULTIMATE.startENTRY_NONWA-->L365-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3967#L365-1_T0_init [1178] L365-1_T0_init-->L365_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3974#L365_T0_init [1002] L365_T0_init-->L365_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4036#L365_T0_init-D23 [881] L365_T0_init-D23-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3843#mainENTRY_T0_init [1157] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3956#mainENTRY_T0_init-D3 [829] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3957#havocProcedureENTRY_T0_init [977] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 4159#L209_T0_init [983] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 4161#L210_T0_init [1081] L210_T0_init-->L211_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4077#L211_T0_init [911] L211_T0_init-->L212_T0_init: Formula: (and (< v_standard_metadata.ingress_port_33 512) (<= 0 v_standard_metadata.ingress_port_33))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[] 4078#L212_T0_init [948] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4128#L213_T0_init [1077] L213_T0_init-->L214_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4118#L214_T0_init [940] L214_T0_init-->L215_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4119#L215_T0_init [1112] L215_T0_init-->L216_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 4021#L216_T0_init [869] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4022#L217_T0_init [1078] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 4129#L218_T0_init [949] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4130#L219_T0_init [957] L219_T0_init-->L220_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 4140#L220_T0_init [1171] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4150#L221_T0_init [965] L221_T0_init-->L222_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 3883#L222_T0_init [793] L222_T0_init-->L223_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 3864#L223_T0_init [784] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 3865#L224_T0_init [1084] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 3943#L225_T0_init [823] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 3860#L226_T0_init [782] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_16) (< v_standard_metadata.ingress_global_timestamp_16 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[] 3861#L227_T0_init [1011] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4043#L228_T0_init [887] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 4044#L229_T0_init [1062] L229_T0_init-->L230_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 3855#L230_T0_init [779] L230_T0_init-->L231_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 3856#L231_T0_init [799] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3897#L232_T0_init [849] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 3995#L233_T0_init [1139] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 3944#L234_T0_init [824] L234_T0_init-->L235_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3926#L235_T0_init [818] L235_T0_init-->L236_T0_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 3927#L236_T0_init [1125] L236_T0_init-->L237_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4121#L237_T0_init [942] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4066#L238_T0_init [900] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4067#L239_T0_init [1071] L239_T0_init-->L240_T0_init: Formula: (and (< v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 4108#L240_T0_init [930] L240_T0_init-->L241_T0_init: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 3887#L241_T0_init [794] L241_T0_init-->L242_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 3888#L242_T0_init [1120] L242_T0_init-->L243_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 4242#L243_T0_init [1140] L243_T0_init-->L244_T0_init: Formula: (and (< v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 4165#L244_T0_init [989] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 4166#L245_T0_init [1124] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 4164#L246_T0_init [988] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 4034#L247_T0_init [880] L247_T0_init-->L248_T0_init: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 4035#L248_T0_init [1089] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 4232#L249_T0_init [1163] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_12) (< v_hdr.topology.mac_12 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 4095#L250_T0_init [923] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 4096#L251_T0_init [998] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 4148#L252_T0_init [963] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 4149#L253_T0_init [980] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 4123#L254_T0_init [944] L254_T0_init-->L255_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 3842#L255_T0_init [775] L255_T0_init-->L256_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 3844#L256_T0_init [945] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 3998#L257_T0_init [854] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 3999#L258_T0_init [1150] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 4214#L259_T0_init [1054] L259_T0_init-->L260_T0_init: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 3986#L260_T0_init [844] L260_T0_init-->L261_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 3987#L261_T0_init [1136] L261_T0_init-->L262_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4115#L262_T0_init [939] L262_T0_init-->L263_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4116#L263_T0_init [975] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 4158#L264_T0_init [1147] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 4223#L265_T0_init [1075] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 4085#L266_T0_init [916] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 4086#L267_T0_init [1024] L267_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 4195#havocProcedureFINAL_T0_init [1121] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4079#havocProcedureEXIT_T0_init >[1188] havocProcedureEXIT_T0_init-->L344-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4080#L344-D43 [937] L344-D43-->L344_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3908#L344_T0_init [910] L344_T0_init-->L344_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3907#L344_T0_init-D9 [804] L344_T0_init-D9-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3909#_parser_packetParserENTRY_T0_init [842] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3916#_parser_packetParserENTRY_T0_init-D39 [807] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3917#startENTRY_T0_init [927] startENTRY_T0_init-->L437_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4102#L437_T0_init [1017] L437_T0_init-->L437-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 4189#L437-1_T0_init [1067] L437-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4103#startEXIT_T0_init >[1196] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4104#_parser_packetParserFINAL-D55 [969] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3938#_parser_packetParserFINAL_T0_init [822] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3939#_parser_packetParserEXIT_T0_init >[1226] _parser_packetParserEXIT_T0_init-->L345-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4147#L345-D47 [1014] L345-D47-->L345_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3961#L345_T0_init [858] L345_T0_init-->L345_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4005#L345_T0_init-D37 [1158] L345_T0_init-D37-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3960#verifyChecksumFINAL_T0_init [832] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3962#verifyChecksumEXIT_T0_init >[1204] verifyChecksumEXIT_T0_init-->L346-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3972#L346-D49 [1040] L346-D49-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3929#L346_T0_init [857] L346_T0_init-->L346_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4006#L346_T0_init-D17 [919] L346_T0_init-D17-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3928#ingressENTRY_T0_init [815] ingressENTRY_T0_init-->L286_T0_init: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 3930#L286_T0_init [936] L286_T0_init-->L287_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 4009#L287_T0_init [861] L287_T0_init-->L287-2_T0_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 4010#L287-2_T0_init [1106] L287-2_T0_init-->L309_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 3981#L309_T0_init [1176] L309_T0_init-->L309_T0_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3980#L309_T0_init-D15 [840] L309_T0_init-D15-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3982#l2_c_l2_forwarding.applyENTRY_T0_init [1175] l2_c_l2_forwarding.applyENTRY_T0_init-->L337_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_17))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  AuxVars[]  AssignedVars[] 4076#L337_T0_init [909] L337_T0_init-->L337-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_15 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  AuxVars[]  AssignedVars[] 4052#L337-1_T0_init [893] L337-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4053#l2_c_l2_forwarding.applyEXIT_T0_init >[1199] l2_c_l2_forwarding.applyEXIT_T0_init-->L308-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4185#L308-D73 [1013] L308-D73-->L308_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4186#L308_T0_init [1104] L308_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4239#ingressEXIT_T0_init >[1243] ingressEXIT_T0_init-->L347-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4064#L347-D81 [899] L347-D81-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4065#L347_T0_init [1032] L347_T0_init-->L347_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4296#L347_T0_init-D1 [773] L347_T0_init-D1-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4304#egressFINAL_T0_init [1018] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4295#egressEXIT_T0_init >[1259] egressEXIT_T0_init-->L348-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4294#L348-D67 [1052] L348-D67-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4088#L348_T0_init [1123] L348_T0_init-->L348_T0_init-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4235#L348_T0_init-D13 [1098] L348_T0_init-D13-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4087#createChecksumFINAL_T0_init [917] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4089#createChecksumEXIT_T0_init >[1180] createChecksumEXIT_T0_init-->L349-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4244#L349-D57 [1127] L349-D57-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4236#L349_T0_init [1099] L349_T0_init-->L351_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 4237#L351_T0_init [1135] L351_T0_init-->L350-1_T0_init: Formula: v_drop_13  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 4045#L350-1_T0_init [888] L350-1_T0_init-->L354_T0_init: Formula: (= v__p4ltl_1_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_1=v__p4ltl_1_12, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_1] 4046#L354_T0_init [1027] L354_T0_init-->L355_T0_init: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_9))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 3973#L355_T0_init [838] L355_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_35 v_meta.secondary_23))) (or (and (not .cse0) (not v__p4ltl_2_6)) (and v__p4ltl_2_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_35, meta.secondary=v_meta.secondary_23}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_23, standard_metadata.ingress_port=v_standard_metadata.ingress_port_35}  AuxVars[]  AssignedVars[_p4ltl_2] 3975#L356_T0_init [907] L356_T0_init-->L357_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 4075#L357_T0_init [932] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_8 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 4111#L358_T0_init [1161] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_24))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_24}  OutVars{meta.secondary=v_meta.secondary_24, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 4131#L359_T0_init [950] L359_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 4132#mainFINAL_T0_init [961] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4144#mainEXIT_T0_init >[1216] mainEXIT_T0_init-->L365-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3965#L365-1-D69 [836] L365-1-D69-->L365-1_accept_S4: Formula: (and v__p4ltl_6_9 v__p4ltl_5_9 v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 3968#L365-1_accept_S4 
[2023-02-06 19:09:16,776 INFO  L754   eck$LassoCheckResult]: Loop: 3968#L365-1_accept_S4 [1043] L365-1_accept_S4-->L365_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3899#L365_accept_S4 [1008] L365_accept_S4-->L365_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4000#L365_accept_S4-D24 [852] L365_accept_S4-D24-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3840#mainENTRY_accept_S4 [896] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3877#mainENTRY_accept_S4-D4 [790] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3878#havocProcedureENTRY_accept_S4 [1172] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 4069#L209_accept_S4 [902] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 4032#L210_accept_S4 [879] L210_accept_S4-->L211_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4033#L211_accept_S4 [1046] L211_accept_S4-->L212_accept_S4: Formula: (and (< v_standard_metadata.ingress_port_31 512) (<= 0 v_standard_metadata.ingress_port_31))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[] 4174#L212_accept_S4 [997] L212_accept_S4-->L213_accept_S4: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4175#L213_accept_S4 [1035] L213_accept_S4-->L214_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4202#L214_accept_S4 [1177] L214_accept_S4-->L215_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 3951#L215_accept_S4 [828] L215_accept_S4-->L216_accept_S4: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 3952#L216_accept_S4 [875] L216_accept_S4-->L217_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4028#L217_accept_S4 [904] L217_accept_S4-->L218_accept_S4: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 4071#L218_accept_S4 [924] L218_accept_S4-->L219_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4001#L219_accept_S4 [853] L219_accept_S4-->L220_accept_S4: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 4002#L220_accept_S4 [915] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4084#L221_accept_S4 [1028] L221_accept_S4-->L222_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 3918#L222_accept_S4 [808] L222_accept_S4-->L223_accept_S4: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 3857#L223_accept_S4 [780] L223_accept_S4-->L224_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 3858#L224_accept_S4 [920] L224_accept_S4-->L225_accept_S4: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 4092#L225_accept_S4 [1131] L225_accept_S4-->L226_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4030#L226_accept_S4 [878] L226_accept_S4-->L227_accept_S4: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 4031#L227_accept_S4 [1001] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 3879#L228_accept_S4 [791] L228_accept_S4-->L229_accept_S4: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 3880#L229_accept_S4 [1096] L229_accept_S4-->L230_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4162#L230_accept_S4 [984] L230_accept_S4-->L231_accept_S4: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 3919#L231_accept_S4 [809] L231_accept_S4-->L232_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3920#L232_accept_S4 [819] L232_accept_S4-->L233_accept_S4: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 3934#L233_accept_S4 [1045] L233_accept_S4-->L234_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 4167#L234_accept_S4 [990] L234_accept_S4-->L235_accept_S4: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4156#L235_accept_S4 [973] L235_accept_S4-->L236_accept_S4: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 3910#L236_accept_S4 [803] L236_accept_S4-->L237_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 3911#L237_accept_S4 [806] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 3862#L238_accept_S4 [783] L238_accept_S4-->L239_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 3863#L239_accept_S4 [883] L239_accept_S4-->L240_accept_S4: Formula: (and (<= 0 v_hdr.ethernet.etherType_27) (< v_hdr.ethernet.etherType_27 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 4038#L240_accept_S4 [894] L240_accept_S4-->L241_accept_S4: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 4055#L241_accept_S4 [1055] L241_accept_S4-->L242_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 4215#L242_accept_S4 [1101] L242_accept_S4-->L243_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 4157#L243_accept_S4 [974] L243_accept_S4-->L244_accept_S4: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 4145#L244_accept_S4 [962] L244_accept_S4-->L245_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[hdr.topology.port] 4146#L245_accept_S4 [1109] L245_accept_S4-->L246_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (< v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 3925#L246_accept_S4 [813] L246_accept_S4-->L247_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 3850#L247_accept_S4 [777] L247_accept_S4-->L248_accept_S4: Formula: (and (<= 0 v_hdr.topology.prefix_12) (< v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 3851#L248_accept_S4 [787] L248_accept_S4-->L249_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 3872#L249_accept_S4 [831] L249_accept_S4-->L250_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (< v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 3959#L250_accept_S4 [901] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 4068#L251_accept_S4 [1114] L251_accept_S4-->L252_accept_S4: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_12) (< v_meta.intrinsic_metadata.ingress_global_timestamp_12 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 3892#L252_accept_S4 [796] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 3893#L253_accept_S4 [1149] L253_accept_S4-->L254_accept_S4: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 4125#L254_accept_S4 [946] L254_accept_S4-->L255_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4126#L255_accept_S4 [1074] L255_accept_S4-->L256_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4093#L256_accept_S4 [921] L256_accept_S4-->L257_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4094#L257_accept_S4 [934] L257_accept_S4-->L258_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 3881#L258_accept_S4 [792] L258_accept_S4-->L259_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 3882#L259_accept_S4 [1129] L259_accept_S4-->L260_accept_S4: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 4245#L260_accept_S4 [1137] L260_accept_S4-->L261_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 4187#L261_accept_S4 [1015] L261_accept_S4-->L262_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4188#L262_accept_S4 [1076] L262_accept_S4-->L263_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4224#L263_accept_S4 [1103] L263_accept_S4-->L264_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 4206#L264_accept_S4 [1039] L264_accept_S4-->L265_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 4207#L265_accept_S4 [1073] L265_accept_S4-->L266_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 4191#L266_accept_S4 [1021] L266_accept_S4-->L267_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 4192#L267_accept_S4 [1082] L267_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 3839#havocProcedureFINAL_accept_S4 [774] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3841#havocProcedureEXIT_accept_S4 >[1218] havocProcedureEXIT_accept_S4-->L344-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4137#L344-D44 [1090] L344-D44-->L344_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3846#L344_accept_S4 [850] L344_accept_S4-->L344_accept_S4-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3873#L344_accept_S4-D10 [788] L344_accept_S4-D10-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3874#_parser_packetParserENTRY_accept_S4 [864] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4016#_parser_packetParserENTRY_accept_S4-D40 [1108] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4205#startENTRY_accept_S4 [1038] startENTRY_accept_S4-->L437_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4203#L437_accept_S4 [1037] L437_accept_S4-->L437-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 4204#L437-1_accept_S4 [1152] L437-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4049#startEXIT_accept_S4 >[1241] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4050#_parser_packetParserFINAL-D56 [1031] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3845#_parser_packetParserFINAL_accept_S4 [776] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3847#_parser_packetParserEXIT_accept_S4 >[1184] _parser_packetParserEXIT_accept_S4-->L345-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3921#L345-D48 [810] L345-D48-->L345_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3834#L345_accept_S4 [982] L345_accept_S4-->L345_accept_S4-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4136#L345_accept_S4-D38 [954] L345_accept_S4-D38-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3833#verifyChecksumFINAL_accept_S4 [772] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3835#verifyChecksumEXIT_accept_S4 >[1215] verifyChecksumEXIT_accept_S4-->L346-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3985#L346-D50 [843] L346-D50-->L346_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3890#L346_accept_S4 [1091] L346_accept_S4-->L346_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4183#L346_accept_S4-D18 [1009] L346_accept_S4-D18-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4019#ingressENTRY_accept_S4 [868] ingressENTRY_accept_S4-->L286_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 4020#L286_accept_S4 [1130] L286_accept_S4-->L287_accept_S4: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 3963#L287_accept_S4 [834] L287_accept_S4-->L287-2_accept_S4: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 3964#L287-2_accept_S4 [985] L287-2_accept_S4-->L309_accept_S4: Formula: (= v_meta.accepted_19 1)  InVars {meta.accepted=v_meta.accepted_19}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[] 3875#L309_accept_S4 [958] L309_accept_S4-->L309_accept_S4-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4003#L309_accept_S4-D16 [856] L309_accept_S4-D16-->l2_c_l2_forwarding.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4004#l2_c_l2_forwarding.applyENTRY_accept_S4 [1154] l2_c_l2_forwarding.applyENTRY_accept_S4-->L337_accept_S4: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_19))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_19}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_19}  AuxVars[]  AssignedVars[] 4250#L337_accept_S4 [1169] L337_accept_S4-->L337-1_accept_S4: Formula: (not (= v_l2_c_l2_forwarding.action_run_21 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_21}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_21}  AuxVars[]  AssignedVars[] 4171#L337-1_accept_S4 [994] L337-1_accept_S4-->l2_c_l2_forwarding.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4172#l2_c_l2_forwarding.applyEXIT_accept_S4 >[1234] l2_c_l2_forwarding.applyEXIT_accept_S4-->L308-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4200#L308-D74 [1164] L308-D74-->L308_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4252#L308_accept_S4 [890] L308_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4292#ingressEXIT_accept_S4 >[1247] ingressEXIT_accept_S4-->L347-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3898#L347-D82 [800] L347-D82-->L347_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3900#L347_accept_S4 [1088] L347_accept_S4-->L347_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4231#L347_accept_S4-D2 [1105] L347_accept_S4-D2-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4240#egressFINAL_accept_S4 [1145] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4248#egressEXIT_accept_S4 >[1222] egressEXIT_accept_S4-->L348-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4226#L348-D68 [1080] L348-D68-->L348_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4227#L348_accept_S4 [1170] L348_accept_S4-->L348_accept_S4-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4279#L348_accept_S4-D14 [1025] L348_accept_S4-D14-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4280#createChecksumFINAL_accept_S4 [1093] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4278#createChecksumEXIT_accept_S4 >[1181] createChecksumEXIT_accept_S4-->L349-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4177#L349-D58 [1000] L349-D58-->L349_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4178#L349_accept_S4 [1029] L349_accept_S4-->L351_accept_S4: Formula: (not v_forward_22)  InVars {forward=v_forward_22}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[] 4199#L351_accept_S4 [1026] L351_accept_S4-->L350-1_accept_S4: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 4090#L350-1_accept_S4 [918] L350-1_accept_S4-->L354_accept_S4: Formula: (= v__p4ltl_1_13 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_1=v__p4ltl_1_13, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_1] 4091#L354_accept_S4 [951] L354_accept_S4-->L355_accept_S4: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 4133#L355_accept_S4 [1113] L355_accept_S4-->L356_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_36 v_meta.secondary_25))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_36}  AuxVars[]  AssignedVars[_p4ltl_2] 4234#L356_accept_S4 [1095] L356_accept_S4-->L357_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 4100#L357_accept_S4 [926] L357_accept_S4-->L358_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_10 v_meta.period_29))) (or (and v__p4ltl_4_7 .cse0) (and (not .cse0) (not v__p4ltl_4_7))))  InVars {_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 4101#L358_accept_S4 [1162] L358_accept_S4-->L359_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 4041#L359_accept_S4 [886] L359_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 4042#mainFINAL_accept_S4 [1083] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4228#mainEXIT_accept_S4 >[1208] mainEXIT_accept_S4-->L365-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4070#L365-1-D70 [903] L365-1-D70-->L365-1_accept_S4: Formula: (and v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 3968#L365-1_accept_S4 
[2023-02-06 19:09:16,777 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:16,777 INFO  L85        PathProgramCache]: Analyzing trace with hash 1874129051, now seen corresponding path program 1 times
[2023-02-06 19:09:16,777 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:16,778 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1236028380]
[2023-02-06 19:09:16,778 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:16,778 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:16,796 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,853 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:16,865 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,913 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:16,917 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,925 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:16,926 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,929 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:16,930 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,931 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:16,932 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,939 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:16,942 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,948 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:09:16,949 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,951 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 99
[2023-02-06 19:09:16,952 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,953 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-02-06 19:09:16,954 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:16,955 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:16,956 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:16,956 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1236028380]
[2023-02-06 19:09:16,956 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1236028380] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:16,956 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:16,956 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-02-06 19:09:16,956 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [944270760]
[2023-02-06 19:09:16,956 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:16,957 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:16,957 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:16,957 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-02-06 19:09:16,958 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=27, Invalid=63, Unknown=0, NotChecked=0, Total=90
[2023-02-06 19:09:16,958 INFO  L87              Difference]: Start difference. First operand 485 states and 514 transitions. cyclomatic complexity: 31 Second operand  has 10 states, 9 states have (on average 11.666666666666666) internal successors, (105), 4 states have internal predecessors, (105), 2 states have call successors, (10), 7 states have call predecessors, (10), 3 states have return successors, (9), 3 states have call predecessors, (9), 2 states have call successors, (9)
[2023-02-06 19:09:17,517 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:17,517 INFO  L93              Difference]: Finished difference Result 641 states and 676 transitions.
[2023-02-06 19:09:17,517 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. 
[2023-02-06 19:09:17,518 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 641 states and 676 transitions.
[2023-02-06 19:09:17,521 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:17,522 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 641 states to 433 states and 457 transitions.
[2023-02-06 19:09:17,523 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 215
[2023-02-06 19:09:17,523 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 215
[2023-02-06 19:09:17,523 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 433 states and 457 transitions.
[2023-02-06 19:09:17,523 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:17,523 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 433 states and 457 transitions.
[2023-02-06 19:09:17,524 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 433 states and 457 transitions.
[2023-02-06 19:09:17,527 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 433 to 413.
[2023-02-06 19:09:17,528 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 413 states, 328 states have (on average 1.0701219512195121) internal successors, (351), 328 states have internal predecessors, (351), 41 states have call successors, (41), 41 states have call predecessors, (41), 44 states have return successors, (44), 44 states have call predecessors, (44), 40 states have call successors, (44)
[2023-02-06 19:09:17,529 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 413 states to 413 states and 436 transitions.
[2023-02-06 19:09:17,529 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 413 states and 436 transitions.
[2023-02-06 19:09:17,529 INFO  L399   stractBuchiCegarLoop]: Abstraction has 413 states and 436 transitions.
[2023-02-06 19:09:17,529 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-02-06 19:09:17,529 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 413 states and 436 transitions.
[2023-02-06 19:09:17,530 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:17,530 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:17,531 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:17,531 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:17,531 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:17,532 INFO  L752   eck$LassoCheckResult]: Stem: 5305#ULTIMATE.startENTRY_NONWA [847] ULTIMATE.startENTRY_NONWA-->L365-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5432#L365-1_T0_init [1178] L365-1_T0_init-->L365_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5203#L365_T0_init [1002] L365_T0_init-->L365_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5306#L365_T0_init-D23 [881] L365_T0_init-D23-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5214#mainENTRY_T0_init [1157] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5424#mainENTRY_T0_init-D3 [829] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5222#havocProcedureENTRY_T0_init [977] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 5223#L209_T0_init [983] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 5251#L210_T0_init [1081] L210_T0_init-->L211_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5515#L211_T0_init [911] L211_T0_init-->L212_T0_init: Formula: (and (< v_standard_metadata.ingress_port_33 512) (<= 0 v_standard_metadata.ingress_port_33))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[] 5545#L212_T0_init [948] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 5505#L213_T0_init [1077] L213_T0_init-->L214_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 5506#L214_T0_init [940] L214_T0_init-->L215_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 5553#L215_T0_init [1112] L215_T0_init-->L216_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 5489#L216_T0_init [869] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5490#L217_T0_init [1078] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 5507#L218_T0_init [949] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5574#L219_T0_init [957] L219_T0_init-->L220_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 5579#L220_T0_init [1171] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5582#L221_T0_init [965] L221_T0_init-->L222_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 5320#L222_T0_init [793] L222_T0_init-->L223_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 5281#L223_T0_init [784] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5282#L224_T0_init [1084] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 5403#L225_T0_init [823] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5277#L226_T0_init [782] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_16) (< v_standard_metadata.ingress_global_timestamp_16 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[] 5278#L227_T0_init [1011] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5327#L228_T0_init [887] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 5467#L229_T0_init [1062] L229_T0_init-->L230_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5255#L230_T0_init [779] L230_T0_init-->L231_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5256#L231_T0_init [799] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5352#L232_T0_init [849] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 5461#L233_T0_init [1139] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 5404#L234_T0_init [824] L234_T0_init-->L235_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5389#L235_T0_init [818] L235_T0_init-->L236_T0_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 5390#L236_T0_init [1125] L236_T0_init-->L237_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 5563#L237_T0_init [942] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 5524#L238_T0_init [900] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 5486#L239_T0_init [1071] L239_T0_init-->L240_T0_init: Formula: (and (< v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 5487#L240_T0_init [930] L240_T0_init-->L241_T0_init: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 5334#L241_T0_init [794] L241_T0_init-->L242_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 5335#L242_T0_init [1120] L242_T0_init-->L243_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 5560#L243_T0_init [1140] L243_T0_init-->L244_T0_init: Formula: (and (< v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 5270#L244_T0_init [989] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 5271#L245_T0_init [1124] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 5267#L246_T0_init [988] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 5268#L247_T0_init [880] L247_T0_init-->L248_T0_init: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 5503#L248_T0_init [1089] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 5526#L249_T0_init [1163] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_12) (< v_hdr.topology.mac_12 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 5558#L250_T0_init [923] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 5293#L251_T0_init [998] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 5294#L252_T0_init [963] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 5227#L253_T0_init [980] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 5228#L254_T0_init [944] L254_T0_init-->L255_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 5240#L255_T0_init [775] L255_T0_init-->L256_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 5241#L256_T0_init [945] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 5463#L257_T0_init [854] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 5464#L258_T0_init [1150] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 5446#L259_T0_init [1054] L259_T0_init-->L260_T0_init: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 5447#L260_T0_init [844] L260_T0_init-->L261_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 5453#L261_T0_init [1136] L261_T0_init-->L262_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 5567#L262_T0_init [939] L262_T0_init-->L263_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 5213#L263_T0_init [975] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 5215#L264_T0_init [1147] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 5499#L265_T0_init [1075] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 5500#L266_T0_init [916] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 5359#L267_T0_init [1024] L267_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 5360#havocProcedureFINAL_T0_init [1121] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5546#havocProcedureEXIT_T0_init >[1188] havocProcedureEXIT_T0_init-->L344-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5547#L344-D43 [937] L344-D43-->L344_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5364#L344_T0_init [910] L344_T0_init-->L344_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5363#L344_T0_init-D9 [804] L344_T0_init-D9-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5342#_parser_packetParserENTRY_T0_init [842] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5375#_parser_packetParserENTRY_T0_init-D39 [807] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5376#startENTRY_T0_init [927] startENTRY_T0_init-->L437_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5341#L437_T0_init [1017] L437_T0_init-->L437-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 5343#L437-1_T0_init [1067] L437-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5481#startEXIT_T0_init >[1196] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5562#_parser_packetParserFINAL-D55 [969] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5397#_parser_packetParserFINAL_T0_init [822] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5398#_parser_packetParserEXIT_T0_init >[1226] _parser_packetParserEXIT_T0_init-->L345-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5330#L345-D47 [1014] L345-D47-->L345_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5331#L345_T0_init [858] L345_T0_init-->L345_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5472#L345_T0_init-D37 [1158] L345_T0_init-D37-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5427#verifyChecksumFINAL_T0_init [832] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5428#verifyChecksumEXIT_T0_init >[1204] verifyChecksumEXIT_T0_init-->L346-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5420#L346-D49 [1040] L346-D49-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5225#L346_T0_init [857] L346_T0_init-->L346_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5473#L346_T0_init-D17 [919] L346_T0_init-D17-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5391#ingressENTRY_T0_init [815] ingressENTRY_T0_init-->L286_T0_init: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 5392#L286_T0_init [936] L286_T0_init-->L287_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 5477#L287_T0_init [860] L287_T0_init-->L288_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 5230#L288_T0_init [1060] L288_T0_init-->L288_T0_init-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5462#L288_T0_init-D25 [889] L288_T0_init-D25-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5309#protect_c_period.applyENTRY_T0_init [1005] protect_c_period.applyENTRY_T0_init-->L393_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_15))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_15}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_15}  AuxVars[]  AssignedVars[] 5310#L393_T0_init [846] L393_T0_init-->L393-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_21))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_21}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_21}  AuxVars[]  AssignedVars[] 5362#L393-1_T0_init [912] L393-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5440#protect_c_period.applyEXIT_T0_init >[1238] protect_c_period.applyEXIT_T0_init-->L288-1-D77: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5441#L288-1-D77 [971] L288-1-D77-->L288-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5224#L288-1_T0_init [979] L288-1_T0_init-->L288-1_T0_init-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5226#L288-1_T0_init-D27 [970] L288-1_T0_init-D27-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5569#protect_c_port_config.applyENTRY_T0_init [1143] protect_c_port_config.applyENTRY_T0_init-->L405_T0_init: Formula: (not (= v_protect_c_port_config.action_run_15 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  AuxVars[]  AssignedVars[] 5493#L405_T0_init [873] L405_T0_init-->L405-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_19))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  AuxVars[]  AssignedVars[] 5443#L405-1_T0_init [929] L405-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5373#protect_c_port_config.applyEXIT_T0_init >[1187] protect_c_port_config.applyEXIT_T0_init-->L289-D45: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5374#L289-D45 [1122] L289-D45-->L289_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5484#L289_T0_init [866] L289_T0_init-->L291_T0_init: Formula: (= v_protect_c_accepted_14 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 5485#L291_T0_init [1132] L291_T0_init-->L292_T0_init: Formula: (= v_protect_c_time_12 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_12, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 5557#L292_T0_init [1119] L292_T0_init-->L298_T0_init: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 5393#L298_T0_init [817] L298_T0_init-->L298-1_T0_init: Formula: (not (= v_standard_metadata.ingress_port_21 v_meta.secondary_17))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.secondary=v_meta.secondary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_21, meta.secondary=v_meta.secondary_17}  AuxVars[]  AssignedVars[] 5395#L298-1_T0_init [1049] L298-1_T0_init-->L287-2_T0_init: Formula: (= v_protect_c_accepted_18 v_meta.accepted_21)  InVars {protect_c_accepted=v_protect_c_accepted_18}  OutVars{protect_c_accepted=v_protect_c_accepted_18, meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 5436#L287-2_T0_init [1107] L287-2_T0_init-->L308_T0_init: Formula: (not (= v_meta.accepted_18 1))  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 5333#L308_T0_init [1104] L308_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5491#ingressEXIT_T0_init >[1243] ingressEXIT_T0_init-->L347-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5492#L347-D81 [899] L347-D81-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5236#L347_T0_init [1032] L347_T0_init-->L347_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5235#L347_T0_init-D1 [773] L347_T0_init-D1-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5237#egressFINAL_T0_init [1018] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5247#egressEXIT_T0_init >[1259] egressEXIT_T0_init-->L348-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5248#L348-D67 [1052] L348-D67-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5416#L348_T0_init [1123] L348_T0_init-->L348_T0_init-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5541#L348_T0_init-D13 [1098] L348_T0_init-D13-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5542#createChecksumFINAL_T0_init [917] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5415#createChecksumEXIT_T0_init >[1180] createChecksumEXIT_T0_init-->L349-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5417#L349-D57 [1127] L349-D57-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5543#L349_T0_init [1099] L349_T0_init-->L351_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 5544#L351_T0_init [1135] L351_T0_init-->L350-1_T0_init: Formula: v_drop_13  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 5516#L350-1_T0_init [888] L350-1_T0_init-->L354_T0_init: Formula: (= v__p4ltl_1_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_1=v__p4ltl_1_12, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_1] 5379#L354_T0_init [1027] L354_T0_init-->L355_T0_init: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_9))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 5380#L355_T0_init [838] L355_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_35 v_meta.secondary_23))) (or (and (not .cse0) (not v__p4ltl_2_6)) (and v__p4ltl_2_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_35, meta.secondary=v_meta.secondary_23}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_23, standard_metadata.ingress_port=v_standard_metadata.ingress_port_35}  AuxVars[]  AssignedVars[_p4ltl_2] 5438#L356_T0_init [907] L356_T0_init-->L357_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 5538#L357_T0_init [932] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_8 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 5566#L358_T0_init [1161] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_24))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_24}  OutVars{meta.secondary=v_meta.secondary_24, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 5576#L359_T0_init [950] L359_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 5577#mainFINAL_T0_init [961] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5202#mainEXIT_T0_init >[1216] mainEXIT_T0_init-->L365-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5204#L365-1-D69 [836] L365-1-D69-->L365-1_accept_S4: Formula: (and v__p4ltl_6_9 v__p4ltl_5_9 v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 5425#L365-1_accept_S4 
[2023-02-06 19:09:17,533 INFO  L754   eck$LassoCheckResult]: Loop: 5425#L365-1_accept_S4 [1043] L365-1_accept_S4-->L365_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5245#L365_accept_S4 [1008] L365_accept_S4-->L365_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5317#L365_accept_S4-D24 [852] L365_accept_S4-D24-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5206#mainENTRY_accept_S4 [896] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5311#mainENTRY_accept_S4-D4 [790] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5312#havocProcedureENTRY_accept_S4 [1172] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 5530#L209_accept_S4 [902] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 5502#L210_accept_S4 [879] L210_accept_S4-->L211_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5429#L211_accept_S4 [1046] L211_accept_S4-->L212_accept_S4: Formula: (and (< v_standard_metadata.ingress_port_31 512) (<= 0 v_standard_metadata.ingress_port_31))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[] 5295#L212_accept_S4 [997] L212_accept_S4-->L213_accept_S4: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 5296#L213_accept_S4 [1035] L213_accept_S4-->L214_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 5407#L214_accept_S4 [1177] L214_accept_S4-->L215_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 5412#L215_accept_S4 [828] L215_accept_S4-->L216_accept_S4: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 5413#L216_accept_S4 [875] L216_accept_S4-->L217_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5497#L217_accept_S4 [904] L217_accept_S4-->L218_accept_S4: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 5533#L218_accept_S4 [924] L218_accept_S4-->L219_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5465#L219_accept_S4 [853] L219_accept_S4-->L220_accept_S4: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 5466#L220_accept_S4 [915] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5381#L221_accept_S4 [1028] L221_accept_S4-->L222_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 5377#L222_accept_S4 [808] L222_accept_S4-->L223_accept_S4: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 5259#L223_accept_S4 [780] L223_accept_S4-->L224_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5260#L224_accept_S4 [920] L224_accept_S4-->L225_accept_S4: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 5552#L225_accept_S4 [1131] L225_accept_S4-->L226_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5501#L226_accept_S4 [878] L226_accept_S4-->L227_accept_S4: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 5299#L227_accept_S4 [1001] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5300#L228_accept_S4 [791] L228_accept_S4-->L229_accept_S4: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 5313#L229_accept_S4 [1096] L229_accept_S4-->L230_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5257#L230_accept_S4 [984] L230_accept_S4-->L231_accept_S4: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5258#L231_accept_S4 [809] L231_accept_S4-->L232_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5378#L232_accept_S4 [819] L232_accept_S4-->L233_accept_S4: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 5396#L233_accept_S4 [1045] L233_accept_S4-->L234_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 5272#L234_accept_S4 [990] L234_accept_S4-->L235_accept_S4: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5205#L235_accept_S4 [973] L235_accept_S4-->L236_accept_S4: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 5207#L236_accept_S4 [803] L236_accept_S4-->L237_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 5365#L237_accept_S4 [806] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 5279#L238_accept_S4 [783] L238_accept_S4-->L239_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 5280#L239_accept_S4 [883] L239_accept_S4-->L240_accept_S4: Formula: (and (<= 0 v_hdr.ethernet.etherType_27) (< v_hdr.ethernet.etherType_27 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 5509#L240_accept_S4 [894] L240_accept_S4-->L241_accept_S4: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 5450#L241_accept_S4 [1055] L241_accept_S4-->L242_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 5451#L242_accept_S4 [1101] L242_accept_S4-->L243_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 5208#L243_accept_S4 [974] L243_accept_S4-->L244_accept_S4: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 5209#L244_accept_S4 [962] L244_accept_S4-->L245_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[hdr.topology.port] 5550#L245_accept_S4 [1109] L245_accept_S4-->L246_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (< v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 5387#L246_accept_S4 [813] L246_accept_S4-->L247_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 5249#L247_accept_S4 [777] L247_accept_S4-->L248_accept_S4: Formula: (and (<= 0 v_hdr.topology.prefix_12) (< v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 5250#L248_accept_S4 [787] L248_accept_S4-->L249_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 5301#L249_accept_S4 [831] L249_accept_S4-->L250_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (< v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 5426#L250_accept_S4 [901] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 5525#L251_accept_S4 [1114] L251_accept_S4-->L252_accept_S4: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_12) (< v_meta.intrinsic_metadata.ingress_global_timestamp_12 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 5339#L252_accept_S4 [796] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 5340#L253_accept_S4 [1149] L253_accept_S4-->L254_accept_S4: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 5571#L254_accept_S4 [946] L254_accept_S4-->L255_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 5495#L255_accept_S4 [1074] L255_accept_S4-->L256_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 5496#L256_accept_S4 [921] L256_accept_S4-->L257_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 5555#L257_accept_S4 [934] L257_accept_S4-->L258_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 5318#L258_accept_S4 [792] L258_accept_S4-->L259_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 5319#L259_accept_S4 [1129] L259_accept_S4-->L260_accept_S4: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 5565#L260_accept_S4 [1137] L260_accept_S4-->L261_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 5336#L261_accept_S4 [1015] L261_accept_S4-->L262_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 5337#L262_accept_S4 [1076] L262_accept_S4-->L263_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 5504#L263_accept_S4 [1103] L263_accept_S4-->L264_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 5418#L264_accept_S4 [1039] L264_accept_S4-->L265_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 5419#L265_accept_S4 [1073] L265_accept_S4-->L266_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 5350#L266_accept_S4 [1021] L266_accept_S4-->L267_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 5351#L267_accept_S4 [1082] L267_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 5238#havocProcedureFINAL_accept_S4 [774] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5239#havocProcedureEXIT_accept_S4 >[1218] havocProcedureEXIT_accept_S4-->L344-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5527#L344-D44 [1090] L344-D44-->L344_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5243#L344_accept_S4 [850] L344_accept_S4-->L344_accept_S4-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5302#L344_accept_S4-D10 [788] L344_accept_S4-D10-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5303#_parser_packetParserENTRY_accept_S4 [864] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5480#_parser_packetParserENTRY_accept_S4-D40 [1108] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5414#startENTRY_accept_S4 [1038] startENTRY_accept_S4-->L437_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5410#L437_accept_S4 [1037] L437_accept_S4-->L437-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 5411#L437-1_accept_S4 [1152] L437-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5518#startEXIT_accept_S4 >[1241] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5388#_parser_packetParserFINAL-D56 [1031] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5242#_parser_packetParserFINAL_accept_S4 [776] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5244#_parser_packetParserEXIT_accept_S4 >[1184] _parser_packetParserEXIT_accept_S4-->L345-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5269#L345-D48 [810] L345-D48-->L345_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5233#L345_accept_S4 [982] L345_accept_S4-->L345_accept_S4-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5246#L345_accept_S4-D38 [954] L345_accept_S4-D38-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5232#verifyChecksumFINAL_accept_S4 [772] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5234#verifyChecksumEXIT_accept_S4 >[1215] verifyChecksumEXIT_accept_S4-->L346-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5452#L346-D50 [843] L346-D50-->L346_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5262#L346_accept_S4 [1091] L346_accept_S4-->L346_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5323#L346_accept_S4-D18 [1009] L346_accept_S4-D18-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5324#ingressENTRY_accept_S4 [868] ingressENTRY_accept_S4-->L286_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 5488#L286_accept_S4 [1130] L286_accept_S4-->L287_accept_S4: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 5430#L287_accept_S4 [833] L287_accept_S4-->L288_accept_S4: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 5211#L288_accept_S4 [1102] L288_accept_S4-->L288_accept_S4-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5325#L288_accept_S4-D26 [1010] L288_accept_S4-D26-->protect_c_period.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5326#protect_c_period.applyENTRY_accept_S4 [885] protect_c_period.applyENTRY_accept_S4-->L393_accept_S4: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_17))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_17}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_17}  AuxVars[]  AssignedVars[] 5510#L393_accept_S4 [1116] L393_accept_S4-->L393-1_accept_S4: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_19))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_19}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_19}  AuxVars[]  AssignedVars[] 5210#L393-1_accept_S4 [769] L393-1_accept_S4-->protect_c_period.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5212#protect_c_period.applyEXIT_accept_S4 >[1256] protect_c_period.applyEXIT_accept_S4-->L288-1-D78: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5435#L288-1-D78 [1048] L288-1-D78-->L288-1_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5274#L288-1_accept_S4 [1087] L288-1_accept_S4-->L288-1_accept_S4-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5478#L288-1_accept_S4-D28 [1066] L288-1_accept_S4-D28-->protect_c_port_config.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5289#protect_c_port_config.applyENTRY_accept_S4 [996] protect_c_port_config.applyENTRY_accept_S4-->L405_accept_S4: Formula: (not (= v_protect_c_port_config.action_run_21 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  AuxVars[]  AssignedVars[] 5273#L405_accept_S4 [992] L405_accept_S4-->L405-1_accept_S4: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_17))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  AuxVars[]  AssignedVars[] 5275#L405-1_accept_S4 [925] L405-1_accept_S4-->protect_c_port_config.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5511#protect_c_port_config.applyEXIT_accept_S4 >[1248] protect_c_port_config.applyEXIT_accept_S4-->L289-D46: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5265#L289-D46 [987] L289-D46-->L289_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5266#L289_accept_S4 [795] L289_accept_S4-->L291_accept_S4: Formula: (= v_protect_c_accepted_16 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_16}  AuxVars[]  AssignedVars[protect_c_accepted] 5338#L291_accept_S4 [1097] L291_accept_S4-->L292_accept_S4: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 5539#L292_accept_S4 [953] L292_accept_S4-->L298_accept_S4: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_26))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 5578#L298_accept_S4 [967] L298_accept_S4-->L298-1_accept_S4: Formula: (not (= v_standard_metadata.ingress_port_30 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 5292#L298-1_accept_S4 [956] L298-1_accept_S4-->L287-2_accept_S4: Formula: (= v_protect_c_accepted_12 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_12}  OutVars{protect_c_accepted=v_protect_c_accepted_12, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 5261#L287-2_accept_S4 [986] L287-2_accept_S4-->L308_accept_S4: Formula: (not (= v_meta.accepted_20 1))  InVars {meta.accepted=v_meta.accepted_20}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[] 5264#L308_accept_S4 [890] L308_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5437#ingressEXIT_accept_S4 >[1247] ingressEXIT_accept_S4-->L347-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5355#L347-D82 [800] L347-D82-->L347_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5356#L347_accept_S4 [1088] L347_accept_S4-->L347_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5523#L347_accept_S4-D2 [1105] L347_accept_S4-D2-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5549#egressFINAL_accept_S4 [1145] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5570#egressEXIT_accept_S4 >[1222] egressEXIT_accept_S4-->L348-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5512#L348-D68 [1080] L348-D68-->L348_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5368#L348_accept_S4 [1170] L348_accept_S4-->L348_accept_S4-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5367#L348_accept_S4-D14 [1025] L348_accept_S4-D14-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5369#createChecksumFINAL_accept_S4 [1093] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5532#createChecksumEXIT_accept_S4 >[1181] createChecksumEXIT_accept_S4-->L349-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5297#L349-D58 [1000] L349-D58-->L349_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5298#L349_accept_S4 [1029] L349_accept_S4-->L351_accept_S4: Formula: (not v_forward_22)  InVars {forward=v_forward_22}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[] 5370#L351_accept_S4 [1026] L351_accept_S4-->L350-1_accept_S4: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 5371#L350-1_accept_S4 [918] L350-1_accept_S4-->L354_accept_S4: Formula: (= v__p4ltl_1_13 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_1=v__p4ltl_1_13, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_1] 5551#L354_accept_S4 [951] L354_accept_S4-->L355_accept_S4: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 5554#L355_accept_S4 [1113] L355_accept_S4-->L356_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_36 v_meta.secondary_25))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_36}  AuxVars[]  AssignedVars[_p4ltl_2] 5534#L356_accept_S4 [1095] L356_accept_S4-->L357_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 5535#L357_accept_S4 [926] L357_accept_S4-->L358_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_10 v_meta.period_29))) (or (and v__p4ltl_4_7 .cse0) (and (not .cse0) (not v__p4ltl_4_7))))  InVars {_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 5561#L358_accept_S4 [1162] L358_accept_S4-->L359_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 5513#L359_accept_S4 [886] L359_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 5514#mainFINAL_accept_S4 [1083] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5517#mainEXIT_accept_S4 >[1208] mainEXIT_accept_S4-->L365-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5531#L365-1-D70 [903] L365-1-D70-->L365-1_accept_S4: Formula: (and v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 5425#L365-1_accept_S4 
[2023-02-06 19:09:17,533 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:17,534 INFO  L85        PathProgramCache]: Analyzing trace with hash 1773688297, now seen corresponding path program 1 times
[2023-02-06 19:09:17,534 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:17,534 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1779006710]
[2023-02-06 19:09:17,534 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:17,534 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:17,543 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:17,574 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:17,581 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:17,601 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:17,603 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:17,608 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:17,609 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:17,611 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:17,612 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:17,612 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:17,613 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:17,617 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:17,619 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:17,630 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:17,631 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:17,634 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:17,634 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:17,635 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 111
[2023-02-06 19:09:17,635 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:17,636 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 19:09:17,636 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:17,637 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:17,638 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:17,638 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1779006710]
[2023-02-06 19:09:17,638 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1779006710] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:17,638 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:17,638 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-02-06 19:09:17,638 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1067332236]
[2023-02-06 19:09:17,638 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:17,639 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:17,639 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:17,639 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants.
[2023-02-06 19:09:17,639 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=31, Invalid=79, Unknown=0, NotChecked=0, Total=110
[2023-02-06 19:09:17,639 INFO  L87              Difference]: Start difference. First operand 413 states and 436 transitions. cyclomatic complexity: 25 Second operand  has 11 states, 10 states have (on average 11.5) internal successors, (115), 4 states have internal predecessors, (115), 2 states have call successors, (11), 8 states have call predecessors, (11), 3 states have return successors, (10), 3 states have call predecessors, (10), 2 states have call successors, (10)
[2023-02-06 19:09:18,907 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:18,907 INFO  L93              Difference]: Finished difference Result 1611 states and 1893 transitions.
[2023-02-06 19:09:18,907 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 42 states. 
[2023-02-06 19:09:18,908 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1611 states and 1893 transitions.
[2023-02-06 19:09:18,916 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-02-06 19:09:18,923 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1611 states to 1611 states and 1893 transitions.
[2023-02-06 19:09:18,923 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 804
[2023-02-06 19:09:18,925 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 804
[2023-02-06 19:09:18,925 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1611 states and 1893 transitions.
[2023-02-06 19:09:18,927 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:18,927 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1611 states and 1893 transitions.
[2023-02-06 19:09:18,928 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1611 states and 1893 transitions.
[2023-02-06 19:09:18,938 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1611 to 478.
[2023-02-06 19:09:18,939 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 478 states, 375 states have (on average 1.072) internal successors, (402), 375 states have internal predecessors, (402), 48 states have call successors, (48), 48 states have call predecessors, (48), 55 states have return successors, (55), 55 states have call predecessors, (55), 47 states have call successors, (55)
[2023-02-06 19:09:18,940 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 478 states to 478 states and 505 transitions.
[2023-02-06 19:09:18,940 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 478 states and 505 transitions.
[2023-02-06 19:09:18,940 INFO  L399   stractBuchiCegarLoop]: Abstraction has 478 states and 505 transitions.
[2023-02-06 19:09:18,940 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-02-06 19:09:18,940 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 478 states and 505 transitions.
[2023-02-06 19:09:18,942 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:18,942 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:18,942 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:18,943 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:18,943 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:18,944 INFO  L752   eck$LassoCheckResult]: Stem: 7684#ULTIMATE.startENTRY_NONWA [847] ULTIMATE.startENTRY_NONWA-->L365-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7818#L365-1_T0_init [1178] L365-1_T0_init-->L365_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7582#L365_T0_init [1002] L365_T0_init-->L365_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7685#L365_T0_init-D23 [881] L365_T0_init-D23-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7593#mainENTRY_T0_init [1157] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7808#mainENTRY_T0_init-D3 [829] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7598#havocProcedureENTRY_T0_init [977] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 7599#L209_T0_init [983] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 7630#L210_T0_init [1081] L210_T0_init-->L211_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 7906#L211_T0_init [911] L211_T0_init-->L212_T0_init: Formula: (and (< v_standard_metadata.ingress_port_33 512) (<= 0 v_standard_metadata.ingress_port_33))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[] 7942#L212_T0_init [948] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 7895#L213_T0_init [1077] L213_T0_init-->L214_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 7896#L214_T0_init [940] L214_T0_init-->L215_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 7954#L215_T0_init [1112] L215_T0_init-->L216_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 7878#L216_T0_init [869] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 7879#L217_T0_init [1078] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 7897#L218_T0_init [949] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 7979#L219_T0_init [957] L219_T0_init-->L220_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 7984#L220_T0_init [1171] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 7993#L221_T0_init [965] L221_T0_init-->L222_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 7699#L222_T0_init [793] L222_T0_init-->L223_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 7660#L223_T0_init [784] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 7661#L224_T0_init [1084] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 7787#L225_T0_init [823] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 7656#L226_T0_init [782] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_16) (< v_standard_metadata.ingress_global_timestamp_16 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[] 7657#L227_T0_init [1011] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 7706#L228_T0_init [887] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 7856#L229_T0_init [1062] L229_T0_init-->L230_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 7634#L230_T0_init [779] L230_T0_init-->L231_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 7635#L231_T0_init [799] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 7734#L232_T0_init [849] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 7850#L233_T0_init [1139] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 7788#L234_T0_init [824] L234_T0_init-->L235_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7771#L235_T0_init [818] L235_T0_init-->L236_T0_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 7772#L236_T0_init [1125] L236_T0_init-->L237_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 7965#L237_T0_init [942] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 7919#L238_T0_init [900] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 7875#L239_T0_init [1071] L239_T0_init-->L240_T0_init: Formula: (and (< v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 7876#L240_T0_init [930] L240_T0_init-->L241_T0_init: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 7713#L241_T0_init [794] L241_T0_init-->L242_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 7714#L242_T0_init [1120] L242_T0_init-->L243_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 7961#L243_T0_init [1140] L243_T0_init-->L244_T0_init: Formula: (and (< v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 7649#L244_T0_init [989] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 7650#L245_T0_init [1124] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 7646#L246_T0_init [988] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 7647#L247_T0_init [880] L247_T0_init-->L248_T0_init: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 7893#L248_T0_init [1089] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 7921#L249_T0_init [1163] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_12) (< v_hdr.topology.mac_12 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 7959#L250_T0_init [923] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 7670#L251_T0_init [998] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 7671#L252_T0_init [963] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 7606#L253_T0_init [980] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 7607#L254_T0_init [944] L254_T0_init-->L255_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 7619#L255_T0_init [775] L255_T0_init-->L256_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 7620#L256_T0_init [945] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 7852#L257_T0_init [854] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 7853#L258_T0_init [1150] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 7834#L259_T0_init [1054] L259_T0_init-->L260_T0_init: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 7835#L260_T0_init [844] L260_T0_init-->L261_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 7842#L261_T0_init [1136] L261_T0_init-->L262_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 7971#L262_T0_init [939] L262_T0_init-->L263_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 7592#L263_T0_init [975] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 7594#L264_T0_init [1147] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 7889#L265_T0_init [1075] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 7890#L266_T0_init [916] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 7741#L267_T0_init [1024] L267_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 7742#havocProcedureFINAL_T0_init [1121] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7943#havocProcedureEXIT_T0_init >[1188] havocProcedureEXIT_T0_init-->L344-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7944#L344-D43 [937] L344-D43-->L344_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7746#L344_T0_init [910] L344_T0_init-->L344_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7745#L344_T0_init-D9 [804] L344_T0_init-D9-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7721#_parser_packetParserENTRY_T0_init [842] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7757#_parser_packetParserENTRY_T0_init-D39 [807] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7758#startENTRY_T0_init [927] startENTRY_T0_init-->L437_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7720#L437_T0_init [1017] L437_T0_init-->L437-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 7722#L437-1_T0_init [1067] L437-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7870#startEXIT_T0_init >[1196] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7963#_parser_packetParserFINAL-D55 [969] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7779#_parser_packetParserFINAL_T0_init [822] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7780#_parser_packetParserEXIT_T0_init >[1226] _parser_packetParserEXIT_T0_init-->L345-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7709#L345-D47 [1014] L345-D47-->L345_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7710#L345_T0_init [858] L345_T0_init-->L345_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7861#L345_T0_init-D37 [1158] L345_T0_init-D37-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7812#verifyChecksumFINAL_T0_init [832] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7813#verifyChecksumEXIT_T0_init >[1204] verifyChecksumEXIT_T0_init-->L346-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7805#L346-D49 [1040] L346-D49-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7604#L346_T0_init [857] L346_T0_init-->L346_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7862#L346_T0_init-D17 [919] L346_T0_init-D17-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7773#ingressENTRY_T0_init [815] ingressENTRY_T0_init-->L286_T0_init: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 7774#L286_T0_init [936] L286_T0_init-->L287_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 7866#L287_T0_init [860] L287_T0_init-->L288_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 7609#L288_T0_init [1060] L288_T0_init-->L288_T0_init-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7851#L288_T0_init-D25 [889] L288_T0_init-D25-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7688#protect_c_period.applyENTRY_T0_init [1005] protect_c_period.applyENTRY_T0_init-->L393_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_15))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_15}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_15}  AuxVars[]  AssignedVars[] 7689#L393_T0_init [846] L393_T0_init-->L393-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_21))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_21}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_21}  AuxVars[]  AssignedVars[] 7744#L393-1_T0_init [912] L393-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7828#protect_c_period.applyEXIT_T0_init >[1238] protect_c_period.applyEXIT_T0_init-->L288-1-D77: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7829#L288-1-D77 [971] L288-1-D77-->L288-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7603#L288-1_T0_init [979] L288-1_T0_init-->L288-1_T0_init-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7605#L288-1_T0_init-D27 [970] L288-1_T0_init-D27-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7974#protect_c_port_config.applyENTRY_T0_init [1143] protect_c_port_config.applyENTRY_T0_init-->L405_T0_init: Formula: (not (= v_protect_c_port_config.action_run_15 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  AuxVars[]  AssignedVars[] 7883#L405_T0_init [873] L405_T0_init-->L405-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_19))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  AuxVars[]  AssignedVars[] 7831#L405-1_T0_init [929] L405-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7755#protect_c_port_config.applyEXIT_T0_init >[1187] protect_c_port_config.applyEXIT_T0_init-->L289-D45: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7756#L289-D45 [1122] L289-D45-->L289_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7873#L289_T0_init [866] L289_T0_init-->L291_T0_init: Formula: (= v_protect_c_accepted_14 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 7874#L291_T0_init [1132] L291_T0_init-->L292_T0_init: Formula: (= v_protect_c_time_12 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_12, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 7958#L292_T0_init [1119] L292_T0_init-->L298_T0_init: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 7775#L298_T0_init [816] L298_T0_init-->L300_T0_init: Formula: (= v_standard_metadata.ingress_port_20 v_meta.secondary_16)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.secondary=v_meta.secondary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.secondary=v_meta.secondary_16}  AuxVars[]  AssignedVars[] 7776#L300_T0_init [1151] L300_T0_init-->L301_T0_init: Formula: (= v_protect_c_last_10 (select v_protect_c_last_primary_13 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_13}  OutVars{protect_c_last_primary=v_protect_c_last_primary_13, protect_c_last=v_protect_c_last_10}  AuxVars[]  AssignedVars[protect_c_last] 7978#L301_T0_init [1160] L301_T0_init-->L298-1_T0_init: Formula: (not (< v_meta.period_22 (mod (+ (mod v_protect_c_time_16 281474976710656) (* (mod v_protect_c_last_14 281474976710656) 281474976710655)) 281474976710656)))  InVars {meta.period=v_meta.period_22, protect_c_time=v_protect_c_time_16, protect_c_last=v_protect_c_last_14}  OutVars{meta.period=v_meta.period_22, protect_c_time=v_protect_c_time_16, protect_c_last=v_protect_c_last_14}  AuxVars[]  AssignedVars[] 7794#L298-1_T0_init [1049] L298-1_T0_init-->L287-2_T0_init: Formula: (= v_protect_c_accepted_18 v_meta.accepted_21)  InVars {protect_c_accepted=v_protect_c_accepted_18}  OutVars{protect_c_accepted=v_protect_c_accepted_18, meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 8046#L287-2_T0_init [1107] L287-2_T0_init-->L308_T0_init: Formula: (not (= v_meta.accepted_18 1))  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 8045#L308_T0_init [1104] L308_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8029#ingressEXIT_T0_init >[1243] ingressEXIT_T0_init-->L347-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8025#L347-D81 [899] L347-D81-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8021#L347_T0_init [1032] L347_T0_init-->L347_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8022#L347_T0_init-D1 [773] L347_T0_init-D1-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8023#egressFINAL_T0_init [1018] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8020#egressEXIT_T0_init >[1259] egressEXIT_T0_init-->L348-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8014#L348-D67 [1052] L348-D67-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8011#L348_T0_init [1123] L348_T0_init-->L348_T0_init-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8012#L348_T0_init-D13 [1098] L348_T0_init-D13-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8013#createChecksumFINAL_T0_init [917] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8010#createChecksumEXIT_T0_init >[1180] createChecksumEXIT_T0_init-->L349-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8005#L349-D57 [1127] L349-D57-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8003#L349_T0_init [1099] L349_T0_init-->L351_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 8002#L351_T0_init [1135] L351_T0_init-->L350-1_T0_init: Formula: v_drop_13  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 7907#L350-1_T0_init [888] L350-1_T0_init-->L354_T0_init: Formula: (= v__p4ltl_1_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_1=v__p4ltl_1_12, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_1] 7761#L354_T0_init [1027] L354_T0_init-->L355_T0_init: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_9))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 7762#L355_T0_init [838] L355_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_35 v_meta.secondary_23))) (or (and (not .cse0) (not v__p4ltl_2_6)) (and v__p4ltl_2_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_35, meta.secondary=v_meta.secondary_23}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_23, standard_metadata.ingress_port=v_standard_metadata.ingress_port_35}  AuxVars[]  AssignedVars[_p4ltl_2] 7825#L356_T0_init [907] L356_T0_init-->L357_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 7934#L357_T0_init [932] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_8 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 7985#L358_T0_init [1161] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_24))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_24}  OutVars{meta.secondary=v_meta.secondary_24, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 7980#L359_T0_init [950] L359_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 7981#mainFINAL_T0_init [961] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7581#mainEXIT_T0_init >[1216] mainEXIT_T0_init-->L365-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7583#L365-1-D69 [836] L365-1-D69-->L365-1_accept_S4: Formula: (and v__p4ltl_6_9 v__p4ltl_5_9 v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 7810#L365-1_accept_S4 
[2023-02-06 19:09:18,945 INFO  L754   eck$LassoCheckResult]: Loop: 7810#L365-1_accept_S4 [1043] L365-1_accept_S4-->L365_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7624#L365_accept_S4 [1008] L365_accept_S4-->L365_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7696#L365_accept_S4-D24 [852] L365_accept_S4-D24-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7585#mainENTRY_accept_S4 [896] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7690#mainENTRY_accept_S4-D4 [790] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7691#havocProcedureENTRY_accept_S4 [1172] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 7925#L209_accept_S4 [902] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 7892#L210_accept_S4 [879] L210_accept_S4-->L211_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 7814#L211_accept_S4 [1046] L211_accept_S4-->L212_accept_S4: Formula: (and (< v_standard_metadata.ingress_port_31 512) (<= 0 v_standard_metadata.ingress_port_31))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[] 7672#L212_accept_S4 [997] L212_accept_S4-->L213_accept_S4: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 7673#L213_accept_S4 [1035] L213_accept_S4-->L214_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 7791#L214_accept_S4 [1177] L214_accept_S4-->L215_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 7797#L215_accept_S4 [828] L215_accept_S4-->L216_accept_S4: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 7798#L216_accept_S4 [875] L216_accept_S4-->L217_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 7887#L217_accept_S4 [904] L217_accept_S4-->L218_accept_S4: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 7928#L218_accept_S4 [924] L218_accept_S4-->L219_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 7854#L219_accept_S4 [853] L219_accept_S4-->L220_accept_S4: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 7855#L220_accept_S4 [915] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 7763#L221_accept_S4 [1028] L221_accept_S4-->L222_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 7759#L222_accept_S4 [808] L222_accept_S4-->L223_accept_S4: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 7638#L223_accept_S4 [780] L223_accept_S4-->L224_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 7639#L224_accept_S4 [920] L224_accept_S4-->L225_accept_S4: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 7953#L225_accept_S4 [1131] L225_accept_S4-->L226_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 7891#L226_accept_S4 [878] L226_accept_S4-->L227_accept_S4: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 7678#L227_accept_S4 [1001] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 7679#L228_accept_S4 [791] L228_accept_S4-->L229_accept_S4: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 7692#L229_accept_S4 [1096] L229_accept_S4-->L230_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 7636#L230_accept_S4 [984] L230_accept_S4-->L231_accept_S4: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 7637#L231_accept_S4 [809] L231_accept_S4-->L232_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 7760#L232_accept_S4 [819] L232_accept_S4-->L233_accept_S4: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 7778#L233_accept_S4 [1045] L233_accept_S4-->L234_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 7651#L234_accept_S4 [990] L234_accept_S4-->L235_accept_S4: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7584#L235_accept_S4 [973] L235_accept_S4-->L236_accept_S4: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 7586#L236_accept_S4 [803] L236_accept_S4-->L237_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 7747#L237_accept_S4 [806] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 7658#L238_accept_S4 [783] L238_accept_S4-->L239_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 7659#L239_accept_S4 [883] L239_accept_S4-->L240_accept_S4: Formula: (and (<= 0 v_hdr.ethernet.etherType_27) (< v_hdr.ethernet.etherType_27 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 7899#L240_accept_S4 [894] L240_accept_S4-->L241_accept_S4: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 7839#L241_accept_S4 [1055] L241_accept_S4-->L242_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 7840#L242_accept_S4 [1101] L242_accept_S4-->L243_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 7587#L243_accept_S4 [974] L243_accept_S4-->L244_accept_S4: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 7588#L244_accept_S4 [962] L244_accept_S4-->L245_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[hdr.topology.port] 7950#L245_accept_S4 [1109] L245_accept_S4-->L246_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (< v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 7769#L246_accept_S4 [813] L246_accept_S4-->L247_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 7628#L247_accept_S4 [777] L247_accept_S4-->L248_accept_S4: Formula: (and (<= 0 v_hdr.topology.prefix_12) (< v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 7629#L248_accept_S4 [787] L248_accept_S4-->L249_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 7680#L249_accept_S4 [831] L249_accept_S4-->L250_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (< v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 7811#L250_accept_S4 [901] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 7920#L251_accept_S4 [1114] L251_accept_S4-->L252_accept_S4: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_12) (< v_meta.intrinsic_metadata.ingress_global_timestamp_12 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 7718#L252_accept_S4 [796] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 7719#L253_accept_S4 [1149] L253_accept_S4-->L254_accept_S4: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 7976#L254_accept_S4 [946] L254_accept_S4-->L255_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 7885#L255_accept_S4 [1074] L255_accept_S4-->L256_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 7886#L256_accept_S4 [921] L256_accept_S4-->L257_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 7956#L257_accept_S4 [934] L257_accept_S4-->L258_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 7697#L258_accept_S4 [792] L258_accept_S4-->L259_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 7698#L259_accept_S4 [1129] L259_accept_S4-->L260_accept_S4: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 7968#L260_accept_S4 [1137] L260_accept_S4-->L261_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 7715#L261_accept_S4 [1015] L261_accept_S4-->L262_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 7716#L262_accept_S4 [1076] L262_accept_S4-->L263_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 7894#L263_accept_S4 [1103] L263_accept_S4-->L264_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 7803#L264_accept_S4 [1039] L264_accept_S4-->L265_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 7804#L265_accept_S4 [1073] L265_accept_S4-->L266_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 7732#L266_accept_S4 [1021] L266_accept_S4-->L267_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 7733#L267_accept_S4 [1082] L267_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 7617#havocProcedureFINAL_accept_S4 [774] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7618#havocProcedureEXIT_accept_S4 >[1218] havocProcedureEXIT_accept_S4-->L344-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7922#L344-D44 [1090] L344-D44-->L344_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7622#L344_accept_S4 [850] L344_accept_S4-->L344_accept_S4-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7681#L344_accept_S4-D10 [788] L344_accept_S4-D10-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7682#_parser_packetParserENTRY_accept_S4 [864] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7869#_parser_packetParserENTRY_accept_S4-D40 [1108] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7799#startENTRY_accept_S4 [1038] startENTRY_accept_S4-->L437_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7795#L437_accept_S4 [1037] L437_accept_S4-->L437-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 7796#L437-1_accept_S4 [1152] L437-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7908#startEXIT_accept_S4 >[1241] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7770#_parser_packetParserFINAL-D56 [1031] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7621#_parser_packetParserFINAL_accept_S4 [776] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7623#_parser_packetParserEXIT_accept_S4 >[1184] _parser_packetParserEXIT_accept_S4-->L345-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7648#L345-D48 [810] L345-D48-->L345_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7612#L345_accept_S4 [982] L345_accept_S4-->L345_accept_S4-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7625#L345_accept_S4-D38 [954] L345_accept_S4-D38-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7611#verifyChecksumFINAL_accept_S4 [772] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7613#verifyChecksumEXIT_accept_S4 >[1215] verifyChecksumEXIT_accept_S4-->L346-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7841#L346-D50 [843] L346-D50-->L346_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7641#L346_accept_S4 [1091] L346_accept_S4-->L346_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7702#L346_accept_S4-D18 [1009] L346_accept_S4-D18-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7703#ingressENTRY_accept_S4 [868] ingressENTRY_accept_S4-->L286_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 7877#L286_accept_S4 [1130] L286_accept_S4-->L287_accept_S4: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 7815#L287_accept_S4 [833] L287_accept_S4-->L288_accept_S4: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 7590#L288_accept_S4 [1102] L288_accept_S4-->L288_accept_S4-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7704#L288_accept_S4-D26 [1010] L288_accept_S4-D26-->protect_c_period.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7705#protect_c_period.applyENTRY_accept_S4 [885] protect_c_period.applyENTRY_accept_S4-->L393_accept_S4: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_17))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_17}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_17}  AuxVars[]  AssignedVars[] 7900#L393_accept_S4 [1116] L393_accept_S4-->L393-1_accept_S4: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_19))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_19}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_19}  AuxVars[]  AssignedVars[] 7589#L393-1_accept_S4 [769] L393-1_accept_S4-->protect_c_period.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7591#protect_c_period.applyEXIT_accept_S4 >[1256] protect_c_period.applyEXIT_accept_S4-->L288-1-D78: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7821#L288-1-D78 [1048] L288-1-D78-->L288-1_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7653#L288-1_accept_S4 [1087] L288-1_accept_S4-->L288-1_accept_S4-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7867#L288-1_accept_S4-D28 [1066] L288-1_accept_S4-D28-->protect_c_port_config.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7668#protect_c_port_config.applyENTRY_accept_S4 [996] protect_c_port_config.applyENTRY_accept_S4-->L405_accept_S4: Formula: (not (= v_protect_c_port_config.action_run_21 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  AuxVars[]  AssignedVars[] 7652#L405_accept_S4 [992] L405_accept_S4-->L405-1_accept_S4: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_17))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  AuxVars[]  AssignedVars[] 7654#L405-1_accept_S4 [925] L405-1_accept_S4-->protect_c_port_config.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7901#protect_c_port_config.applyEXIT_accept_S4 >[1248] protect_c_port_config.applyEXIT_accept_S4-->L289-D46: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7644#L289-D46 [987] L289-D46-->L289_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7645#L289_accept_S4 [795] L289_accept_S4-->L291_accept_S4: Formula: (= v_protect_c_accepted_16 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_16}  AuxVars[]  AssignedVars[protect_c_accepted] 7717#L291_accept_S4 [1097] L291_accept_S4-->L292_accept_S4: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 7935#L292_accept_S4 [953] L292_accept_S4-->L298_accept_S4: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_26))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 7983#L298_accept_S4 [967] L298_accept_S4-->L298-1_accept_S4: Formula: (not (= v_standard_metadata.ingress_port_30 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 7675#L298-1_accept_S4 [956] L298-1_accept_S4-->L287-2_accept_S4: Formula: (= v_protect_c_accepted_12 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_12}  OutVars{protect_c_accepted=v_protect_c_accepted_12, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 7640#L287-2_accept_S4 [986] L287-2_accept_S4-->L308_accept_S4: Formula: (not (= v_meta.accepted_20 1))  InVars {meta.accepted=v_meta.accepted_20}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[] 7643#L308_accept_S4 [890] L308_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7827#ingressEXIT_accept_S4 >[1247] ingressEXIT_accept_S4-->L347-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7737#L347-D82 [800] L347-D82-->L347_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7738#L347_accept_S4 [1088] L347_accept_S4-->L347_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7947#L347_accept_S4-D2 [1105] L347_accept_S4-D2-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7948#egressFINAL_accept_S4 [1145] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7975#egressEXIT_accept_S4 >[1222] egressEXIT_accept_S4-->L348-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8049#L348-D68 [1080] L348-D68-->L348_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7750#L348_accept_S4 [1170] L348_accept_S4-->L348_accept_S4-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7749#L348_accept_S4-D14 [1025] L348_accept_S4-D14-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7751#createChecksumFINAL_accept_S4 [1093] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7927#createChecksumEXIT_accept_S4 >[1181] createChecksumEXIT_accept_S4-->L349-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7676#L349-D58 [1000] L349-D58-->L349_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7677#L349_accept_S4 [1029] L349_accept_S4-->L351_accept_S4: Formula: (not v_forward_22)  InVars {forward=v_forward_22}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[] 7752#L351_accept_S4 [1026] L351_accept_S4-->L350-1_accept_S4: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 7753#L350-1_accept_S4 [918] L350-1_accept_S4-->L354_accept_S4: Formula: (= v__p4ltl_1_13 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_1=v__p4ltl_1_13, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_1] 7952#L354_accept_S4 [951] L354_accept_S4-->L355_accept_S4: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 7955#L355_accept_S4 [1113] L355_accept_S4-->L356_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_36 v_meta.secondary_25))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_36}  AuxVars[]  AssignedVars[_p4ltl_2] 7930#L356_accept_S4 [1095] L356_accept_S4-->L357_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 7931#L357_accept_S4 [926] L357_accept_S4-->L358_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_10 v_meta.period_29))) (or (and v__p4ltl_4_7 .cse0) (and (not .cse0) (not v__p4ltl_4_7))))  InVars {_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 7962#L358_accept_S4 [1162] L358_accept_S4-->L359_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 7904#L359_accept_S4 [886] L359_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 7905#mainFINAL_accept_S4 [1083] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7909#mainEXIT_accept_S4 >[1208] mainEXIT_accept_S4-->L365-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7926#L365-1-D70 [903] L365-1-D70-->L365-1_accept_S4: Formula: (and v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 7810#L365-1_accept_S4 
[2023-02-06 19:09:18,945 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:18,945 INFO  L85        PathProgramCache]: Analyzing trace with hash 834710209, now seen corresponding path program 1 times
[2023-02-06 19:09:18,945 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:18,945 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1582038390]
[2023-02-06 19:09:18,945 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:18,945 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:18,956 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:18,994 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:19,004 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:19,031 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:19,033 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:19,038 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:19,038 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:19,041 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:19,041 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:19,042 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:19,042 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:19,046 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:19,049 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:19,061 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:19,061 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:19,065 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:19,066 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:19,067 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-02-06 19:09:19,067 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:19,068 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 118
[2023-02-06 19:09:19,069 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:19,070 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:19,070 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:19,070 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1582038390]
[2023-02-06 19:09:19,070 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1582038390] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:19,070 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:19,070 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-02-06 19:09:19,070 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1204316587]
[2023-02-06 19:09:19,071 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:19,071 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:19,071 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:19,071 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-02-06 19:09:19,071 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=36, Invalid=120, Unknown=0, NotChecked=0, Total=156
[2023-02-06 19:09:19,071 INFO  L87              Difference]: Start difference. First operand 478 states and 505 transitions. cyclomatic complexity: 29 Second operand  has 13 states, 12 states have (on average 9.75) internal successors, (117), 6 states have internal predecessors, (117), 2 states have call successors, (11), 8 states have call predecessors, (11), 3 states have return successors, (10), 3 states have call predecessors, (10), 2 states have call successors, (10)
[2023-02-06 19:09:21,067 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:21,068 INFO  L93              Difference]: Finished difference Result 1927 states and 2243 transitions.
[2023-02-06 19:09:21,068 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 76 states. 
[2023-02-06 19:09:21,068 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1927 states and 2243 transitions.
[2023-02-06 19:09:21,073 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 18
[2023-02-06 19:09:21,078 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1927 states to 1927 states and 2243 transitions.
[2023-02-06 19:09:21,078 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 912
[2023-02-06 19:09:21,079 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 912
[2023-02-06 19:09:21,079 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1927 states and 2243 transitions.
[2023-02-06 19:09:21,081 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:21,081 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1927 states and 2243 transitions.
[2023-02-06 19:09:21,081 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1927 states and 2243 transitions.
[2023-02-06 19:09:21,090 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1927 to 442.
[2023-02-06 19:09:21,090 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 442 states, 351 states have (on average 1.0655270655270654) internal successors, (374), 351 states have internal predecessors, (374), 43 states have call successors, (43), 43 states have call predecessors, (43), 48 states have return successors, (48), 48 states have call predecessors, (48), 42 states have call successors, (48)
[2023-02-06 19:09:21,091 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 442 states to 442 states and 465 transitions.
[2023-02-06 19:09:21,091 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 442 states and 465 transitions.
[2023-02-06 19:09:21,091 INFO  L399   stractBuchiCegarLoop]: Abstraction has 442 states and 465 transitions.
[2023-02-06 19:09:21,091 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 7 ============
[2023-02-06 19:09:21,091 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 442 states and 465 transitions.
[2023-02-06 19:09:21,093 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:21,093 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:21,093 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:21,094 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:21,094 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:21,095 INFO  L752   eck$LassoCheckResult]: Stem: 10539#ULTIMATE.startENTRY_NONWA [847] ULTIMATE.startENTRY_NONWA-->L365-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10668#L365-1_T0_init [1178] L365-1_T0_init-->L365_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10437#L365_T0_init [1002] L365_T0_init-->L365_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10540#L365_T0_init-D23 [881] L365_T0_init-D23-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10448#mainENTRY_T0_init [1157] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10659#mainENTRY_T0_init-D3 [829] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10453#havocProcedureENTRY_T0_init [977] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 10454#L209_T0_init [983] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 10485#L210_T0_init [1081] L210_T0_init-->L211_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 10751#L211_T0_init [911] L211_T0_init-->L212_T0_init: Formula: (and (< v_standard_metadata.ingress_port_33 512) (<= 0 v_standard_metadata.ingress_port_33))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[] 10782#L212_T0_init [948] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 10741#L213_T0_init [1077] L213_T0_init-->L214_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 10742#L214_T0_init [940] L214_T0_init-->L215_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 10791#L215_T0_init [1112] L215_T0_init-->L216_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 10725#L216_T0_init [869] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 10726#L217_T0_init [1078] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 10743#L218_T0_init [949] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 10812#L219_T0_init [957] L219_T0_init-->L220_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 10817#L220_T0_init [1171] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 10820#L221_T0_init [965] L221_T0_init-->L222_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 10555#L222_T0_init [793] L222_T0_init-->L223_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 10514#L223_T0_init [784] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 10515#L224_T0_init [1084] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 10638#L225_T0_init [823] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 10510#L226_T0_init [782] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_16) (< v_standard_metadata.ingress_global_timestamp_16 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[] 10511#L227_T0_init [1011] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 10562#L228_T0_init [887] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 10703#L229_T0_init [1062] L229_T0_init-->L230_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 10489#L230_T0_init [779] L230_T0_init-->L231_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 10490#L231_T0_init [799] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 10587#L232_T0_init [849] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 10697#L233_T0_init [1139] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 10639#L234_T0_init [824] L234_T0_init-->L235_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10624#L235_T0_init [818] L235_T0_init-->L236_T0_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 10625#L236_T0_init [1125] L236_T0_init-->L237_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 10801#L237_T0_init [942] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 10761#L238_T0_init [900] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 10722#L239_T0_init [1071] L239_T0_init-->L240_T0_init: Formula: (and (< v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 10723#L240_T0_init [930] L240_T0_init-->L241_T0_init: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 10569#L241_T0_init [794] L241_T0_init-->L242_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 10570#L242_T0_init [1120] L242_T0_init-->L243_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 10798#L243_T0_init [1140] L243_T0_init-->L244_T0_init: Formula: (and (< v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 10503#L244_T0_init [989] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 10504#L245_T0_init [1124] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 10500#L246_T0_init [988] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 10501#L247_T0_init [880] L247_T0_init-->L248_T0_init: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 10739#L248_T0_init [1089] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 10763#L249_T0_init [1163] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_12) (< v_hdr.topology.mac_12 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 10796#L250_T0_init [923] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 10525#L251_T0_init [998] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 10526#L252_T0_init [963] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 10461#L253_T0_init [980] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 10462#L254_T0_init [944] L254_T0_init-->L255_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 10474#L255_T0_init [775] L255_T0_init-->L256_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 10475#L256_T0_init [945] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 10699#L257_T0_init [854] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 10700#L258_T0_init [1150] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 10682#L259_T0_init [1054] L259_T0_init-->L260_T0_init: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 10683#L260_T0_init [844] L260_T0_init-->L261_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 10689#L261_T0_init [1136] L261_T0_init-->L262_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 10805#L262_T0_init [939] L262_T0_init-->L263_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 10447#L263_T0_init [975] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 10449#L264_T0_init [1147] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 10735#L265_T0_init [1075] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 10736#L266_T0_init [916] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 10594#L267_T0_init [1024] L267_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 10595#havocProcedureFINAL_T0_init [1121] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10783#havocProcedureEXIT_T0_init >[1188] havocProcedureEXIT_T0_init-->L344-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10784#L344-D43 [937] L344-D43-->L344_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10599#L344_T0_init [910] L344_T0_init-->L344_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10598#L344_T0_init-D9 [804] L344_T0_init-D9-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10577#_parser_packetParserENTRY_T0_init [842] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10610#_parser_packetParserENTRY_T0_init-D39 [807] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10611#startENTRY_T0_init [927] startENTRY_T0_init-->L437_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10576#L437_T0_init [1017] L437_T0_init-->L437-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 10578#L437-1_T0_init [1067] L437-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10717#startEXIT_T0_init >[1196] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10800#_parser_packetParserFINAL-D55 [969] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10632#_parser_packetParserFINAL_T0_init [822] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10633#_parser_packetParserEXIT_T0_init >[1226] _parser_packetParserEXIT_T0_init-->L345-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10565#L345-D47 [1014] L345-D47-->L345_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10566#L345_T0_init [858] L345_T0_init-->L345_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10708#L345_T0_init-D37 [1158] L345_T0_init-D37-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10663#verifyChecksumFINAL_T0_init [832] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10664#verifyChecksumEXIT_T0_init >[1204] verifyChecksumEXIT_T0_init-->L346-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10656#L346-D49 [1040] L346-D49-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10459#L346_T0_init [857] L346_T0_init-->L346_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10709#L346_T0_init-D17 [919] L346_T0_init-D17-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10626#ingressENTRY_T0_init [815] ingressENTRY_T0_init-->L286_T0_init: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 10627#L286_T0_init [936] L286_T0_init-->L287_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 10713#L287_T0_init [860] L287_T0_init-->L288_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 10464#L288_T0_init [1060] L288_T0_init-->L288_T0_init-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10698#L288_T0_init-D25 [889] L288_T0_init-D25-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10543#protect_c_period.applyENTRY_T0_init [1005] protect_c_period.applyENTRY_T0_init-->L393_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_15))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_15}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_15}  AuxVars[]  AssignedVars[] 10544#L393_T0_init [846] L393_T0_init-->L393-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_21))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_21}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_21}  AuxVars[]  AssignedVars[] 10597#L393-1_T0_init [912] L393-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10676#protect_c_period.applyEXIT_T0_init >[1238] protect_c_period.applyEXIT_T0_init-->L288-1-D77: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10677#L288-1-D77 [971] L288-1-D77-->L288-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10458#L288-1_T0_init [979] L288-1_T0_init-->L288-1_T0_init-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10460#L288-1_T0_init-D27 [970] L288-1_T0_init-D27-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10807#protect_c_port_config.applyENTRY_T0_init [1143] protect_c_port_config.applyENTRY_T0_init-->L405_T0_init: Formula: (not (= v_protect_c_port_config.action_run_15 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  AuxVars[]  AssignedVars[] 10729#L405_T0_init [873] L405_T0_init-->L405-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_19))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  AuxVars[]  AssignedVars[] 10679#L405-1_T0_init [929] L405-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10608#protect_c_port_config.applyEXIT_T0_init >[1187] protect_c_port_config.applyEXIT_T0_init-->L289-D45: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10609#L289-D45 [1122] L289-D45-->L289_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10720#L289_T0_init [866] L289_T0_init-->L291_T0_init: Formula: (= v_protect_c_accepted_14 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 10721#L291_T0_init [1132] L291_T0_init-->L292_T0_init: Formula: (= v_protect_c_time_12 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_12, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 10795#L292_T0_init [1119] L292_T0_init-->L298_T0_init: Formula: (not (= v_meta.primary_16 v_standard_metadata.ingress_port_18))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 10628#L298_T0_init [816] L298_T0_init-->L300_T0_init: Formula: (= v_standard_metadata.ingress_port_20 v_meta.secondary_16)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.secondary=v_meta.secondary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_20, meta.secondary=v_meta.secondary_16}  AuxVars[]  AssignedVars[] 10629#L300_T0_init [1151] L300_T0_init-->L301_T0_init: Formula: (= v_protect_c_last_10 (select v_protect_c_last_primary_13 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_13}  OutVars{protect_c_last_primary=v_protect_c_last_primary_13, protect_c_last=v_protect_c_last_10}  AuxVars[]  AssignedVars[protect_c_last] 10811#L301_T0_init [1159] L301_T0_init-->L302_T0_init: Formula: (< v_meta.period_21 (mod (+ (* (mod v_protect_c_last_13 281474976710656) 281474976710655) (mod v_protect_c_time_15 281474976710656)) 281474976710656))  InVars {meta.period=v_meta.period_21, protect_c_time=v_protect_c_time_15, protect_c_last=v_protect_c_last_13}  OutVars{meta.period=v_meta.period_21, protect_c_time=v_protect_c_time_15, protect_c_last=v_protect_c_last_13}  AuxVars[]  AssignedVars[] 10644#L302_T0_init [827] L302_T0_init-->L298-1_T0_init: Formula: (= v_protect_c_accepted_11 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_11}  AuxVars[]  AssignedVars[protect_c_accepted] 10645#L298-1_T0_init [1049] L298-1_T0_init-->L287-2_T0_init: Formula: (= v_protect_c_accepted_18 v_meta.accepted_21)  InVars {protect_c_accepted=v_protect_c_accepted_18}  OutVars{protect_c_accepted=v_protect_c_accepted_18, meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 10858#L287-2_T0_init [1106] L287-2_T0_init-->L309_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 10618#L309_T0_init [1176] L309_T0_init-->L309_T0_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10684#L309_T0_init-D15 [840] L309_T0_init-D15-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10685#l2_c_l2_forwarding.applyENTRY_T0_init [1175] l2_c_l2_forwarding.applyENTRY_T0_init-->L337_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_17))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  AuxVars[]  AssignedVars[] 10777#L337_T0_init [909] L337_T0_init-->L337-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_15 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  AuxVars[]  AssignedVars[] 10710#L337-1_T0_init [893] L337-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10756#l2_c_l2_forwarding.applyEXIT_T0_init >[1199] l2_c_l2_forwarding.applyEXIT_T0_init-->L308-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10860#L308-D73 [1013] L308-D73-->L308_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10859#L308_T0_init [1104] L308_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10857#ingressEXIT_T0_init >[1243] ingressEXIT_T0_init-->L347-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10856#L347-D81 [899] L347-D81-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10852#L347_T0_init [1032] L347_T0_init-->L347_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10853#L347_T0_init-D1 [773] L347_T0_init-D1-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10854#egressFINAL_T0_init [1018] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10851#egressEXIT_T0_init >[1259] egressEXIT_T0_init-->L348-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10849#L348-D67 [1052] L348-D67-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10842#L348_T0_init [1123] L348_T0_init-->L348_T0_init-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10843#L348_T0_init-D13 [1098] L348_T0_init-D13-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10844#createChecksumFINAL_T0_init [917] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10841#createChecksumEXIT_T0_init >[1180] createChecksumEXIT_T0_init-->L349-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10839#L349-D57 [1127] L349-D57-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10834#L349_T0_init [1099] L349_T0_init-->L351_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 10832#L351_T0_init [1135] L351_T0_init-->L350-1_T0_init: Formula: v_drop_13  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 10830#L350-1_T0_init [888] L350-1_T0_init-->L354_T0_init: Formula: (= v__p4ltl_1_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_1=v__p4ltl_1_12, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_1] 10829#L354_T0_init [1027] L354_T0_init-->L355_T0_init: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_9))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 10828#L355_T0_init [838] L355_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_35 v_meta.secondary_23))) (or (and (not .cse0) (not v__p4ltl_2_6)) (and v__p4ltl_2_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_35, meta.secondary=v_meta.secondary_23}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_23, standard_metadata.ingress_port=v_standard_metadata.ingress_port_35}  AuxVars[]  AssignedVars[_p4ltl_2] 10827#L356_T0_init [907] L356_T0_init-->L357_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 10826#L357_T0_init [932] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_8 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 10825#L358_T0_init [1161] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_24))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_24}  OutVars{meta.secondary=v_meta.secondary_24, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 10824#L359_T0_init [950] L359_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 10823#mainFINAL_T0_init [961] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10822#mainEXIT_T0_init >[1216] mainEXIT_T0_init-->L365-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10821#L365-1-D69 [836] L365-1-D69-->L365-1_accept_S4: Formula: (and v__p4ltl_6_9 v__p4ltl_5_9 v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 10661#L365-1_accept_S4 
[2023-02-06 19:09:21,096 INFO  L754   eck$LassoCheckResult]: Loop: 10661#L365-1_accept_S4 [1043] L365-1_accept_S4-->L365_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10479#L365_accept_S4 [1008] L365_accept_S4-->L365_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10552#L365_accept_S4-D24 [852] L365_accept_S4-D24-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10440#mainENTRY_accept_S4 [896] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10545#mainENTRY_accept_S4-D4 [790] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10546#havocProcedureENTRY_accept_S4 [1172] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 10767#L209_accept_S4 [902] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 10738#L210_accept_S4 [879] L210_accept_S4-->L211_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 10665#L211_accept_S4 [1046] L211_accept_S4-->L212_accept_S4: Formula: (and (< v_standard_metadata.ingress_port_31 512) (<= 0 v_standard_metadata.ingress_port_31))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[] 10527#L212_accept_S4 [997] L212_accept_S4-->L213_accept_S4: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 10528#L213_accept_S4 [1035] L213_accept_S4-->L214_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 10642#L214_accept_S4 [1177] L214_accept_S4-->L215_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 10648#L215_accept_S4 [828] L215_accept_S4-->L216_accept_S4: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 10649#L216_accept_S4 [875] L216_accept_S4-->L217_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 10733#L217_accept_S4 [904] L217_accept_S4-->L218_accept_S4: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 10770#L218_accept_S4 [924] L218_accept_S4-->L219_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 10701#L219_accept_S4 [853] L219_accept_S4-->L220_accept_S4: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 10702#L220_accept_S4 [915] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 10616#L221_accept_S4 [1028] L221_accept_S4-->L222_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 10612#L222_accept_S4 [808] L222_accept_S4-->L223_accept_S4: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 10493#L223_accept_S4 [780] L223_accept_S4-->L224_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 10494#L224_accept_S4 [920] L224_accept_S4-->L225_accept_S4: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 10790#L225_accept_S4 [1131] L225_accept_S4-->L226_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 10737#L226_accept_S4 [878] L226_accept_S4-->L227_accept_S4: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 10533#L227_accept_S4 [1001] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 10534#L228_accept_S4 [791] L228_accept_S4-->L229_accept_S4: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 10547#L229_accept_S4 [1096] L229_accept_S4-->L230_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 10491#L230_accept_S4 [984] L230_accept_S4-->L231_accept_S4: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 10492#L231_accept_S4 [809] L231_accept_S4-->L232_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 10613#L232_accept_S4 [819] L232_accept_S4-->L233_accept_S4: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 10631#L233_accept_S4 [1045] L233_accept_S4-->L234_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 10505#L234_accept_S4 [990] L234_accept_S4-->L235_accept_S4: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10439#L235_accept_S4 [973] L235_accept_S4-->L236_accept_S4: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 10441#L236_accept_S4 [803] L236_accept_S4-->L237_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 10600#L237_accept_S4 [806] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 10512#L238_accept_S4 [783] L238_accept_S4-->L239_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 10513#L239_accept_S4 [883] L239_accept_S4-->L240_accept_S4: Formula: (and (<= 0 v_hdr.ethernet.etherType_27) (< v_hdr.ethernet.etherType_27 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 10745#L240_accept_S4 [894] L240_accept_S4-->L241_accept_S4: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 10686#L241_accept_S4 [1055] L241_accept_S4-->L242_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 10687#L242_accept_S4 [1101] L242_accept_S4-->L243_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 10442#L243_accept_S4 [974] L243_accept_S4-->L244_accept_S4: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 10443#L244_accept_S4 [962] L244_accept_S4-->L245_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[hdr.topology.port] 10788#L245_accept_S4 [1109] L245_accept_S4-->L246_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (< v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 10622#L246_accept_S4 [813] L246_accept_S4-->L247_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 10483#L247_accept_S4 [777] L247_accept_S4-->L248_accept_S4: Formula: (and (<= 0 v_hdr.topology.prefix_12) (< v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 10484#L248_accept_S4 [787] L248_accept_S4-->L249_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 10535#L249_accept_S4 [831] L249_accept_S4-->L250_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (< v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 10662#L250_accept_S4 [901] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 10762#L251_accept_S4 [1114] L251_accept_S4-->L252_accept_S4: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_12) (< v_meta.intrinsic_metadata.ingress_global_timestamp_12 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 10574#L252_accept_S4 [796] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 10575#L253_accept_S4 [1149] L253_accept_S4-->L254_accept_S4: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 10809#L254_accept_S4 [946] L254_accept_S4-->L255_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 10731#L255_accept_S4 [1074] L255_accept_S4-->L256_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 10732#L256_accept_S4 [921] L256_accept_S4-->L257_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 10793#L257_accept_S4 [934] L257_accept_S4-->L258_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 10553#L258_accept_S4 [792] L258_accept_S4-->L259_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 10554#L259_accept_S4 [1129] L259_accept_S4-->L260_accept_S4: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 10803#L260_accept_S4 [1137] L260_accept_S4-->L261_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 10571#L261_accept_S4 [1015] L261_accept_S4-->L262_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 10572#L262_accept_S4 [1076] L262_accept_S4-->L263_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 10740#L263_accept_S4 [1103] L263_accept_S4-->L264_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 10654#L264_accept_S4 [1039] L264_accept_S4-->L265_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 10655#L265_accept_S4 [1073] L265_accept_S4-->L266_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 10585#L266_accept_S4 [1021] L266_accept_S4-->L267_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 10586#L267_accept_S4 [1082] L267_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 10472#havocProcedureFINAL_accept_S4 [774] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10473#havocProcedureEXIT_accept_S4 >[1218] havocProcedureEXIT_accept_S4-->L344-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10764#L344-D44 [1090] L344-D44-->L344_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10477#L344_accept_S4 [850] L344_accept_S4-->L344_accept_S4-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10536#L344_accept_S4-D10 [788] L344_accept_S4-D10-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10537#_parser_packetParserENTRY_accept_S4 [864] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10716#_parser_packetParserENTRY_accept_S4-D40 [1108] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10650#startENTRY_accept_S4 [1038] startENTRY_accept_S4-->L437_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10646#L437_accept_S4 [1037] L437_accept_S4-->L437-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 10647#L437-1_accept_S4 [1152] L437-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10753#startEXIT_accept_S4 >[1241] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10623#_parser_packetParserFINAL-D56 [1031] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10476#_parser_packetParserFINAL_accept_S4 [776] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10478#_parser_packetParserEXIT_accept_S4 >[1184] _parser_packetParserEXIT_accept_S4-->L345-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10502#L345-D48 [810] L345-D48-->L345_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10467#L345_accept_S4 [982] L345_accept_S4-->L345_accept_S4-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10480#L345_accept_S4-D38 [954] L345_accept_S4-D38-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10466#verifyChecksumFINAL_accept_S4 [772] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10468#verifyChecksumEXIT_accept_S4 >[1215] verifyChecksumEXIT_accept_S4-->L346-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10688#L346-D50 [843] L346-D50-->L346_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10496#L346_accept_S4 [1091] L346_accept_S4-->L346_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10558#L346_accept_S4-D18 [1009] L346_accept_S4-D18-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10559#ingressENTRY_accept_S4 [868] ingressENTRY_accept_S4-->L286_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 10724#L286_accept_S4 [1130] L286_accept_S4-->L287_accept_S4: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 10666#L287_accept_S4 [833] L287_accept_S4-->L288_accept_S4: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 10445#L288_accept_S4 [1102] L288_accept_S4-->L288_accept_S4-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10560#L288_accept_S4-D26 [1010] L288_accept_S4-D26-->protect_c_period.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10561#protect_c_period.applyENTRY_accept_S4 [885] protect_c_period.applyENTRY_accept_S4-->L393_accept_S4: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_17))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_17}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_17}  AuxVars[]  AssignedVars[] 10746#L393_accept_S4 [1116] L393_accept_S4-->L393-1_accept_S4: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_19))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_19}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_19}  AuxVars[]  AssignedVars[] 10444#L393-1_accept_S4 [769] L393-1_accept_S4-->protect_c_period.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10446#protect_c_period.applyEXIT_accept_S4 >[1256] protect_c_period.applyEXIT_accept_S4-->L288-1-D78: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10671#L288-1-D78 [1048] L288-1-D78-->L288-1_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10507#L288-1_accept_S4 [1087] L288-1_accept_S4-->L288-1_accept_S4-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10714#L288-1_accept_S4-D28 [1066] L288-1_accept_S4-D28-->protect_c_port_config.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10523#protect_c_port_config.applyENTRY_accept_S4 [996] protect_c_port_config.applyENTRY_accept_S4-->L405_accept_S4: Formula: (not (= v_protect_c_port_config.action_run_21 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  AuxVars[]  AssignedVars[] 10506#L405_accept_S4 [992] L405_accept_S4-->L405-1_accept_S4: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_17))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  AuxVars[]  AssignedVars[] 10508#L405-1_accept_S4 [925] L405-1_accept_S4-->protect_c_port_config.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10747#protect_c_port_config.applyEXIT_accept_S4 >[1248] protect_c_port_config.applyEXIT_accept_S4-->L289-D46: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10498#L289-D46 [987] L289-D46-->L289_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10499#L289_accept_S4 [795] L289_accept_S4-->L291_accept_S4: Formula: (= v_protect_c_accepted_16 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_16}  AuxVars[]  AssignedVars[protect_c_accepted] 10573#L291_accept_S4 [1097] L291_accept_S4-->L292_accept_S4: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 10776#L292_accept_S4 [953] L292_accept_S4-->L298_accept_S4: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_26))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 10816#L298_accept_S4 [967] L298_accept_S4-->L298-1_accept_S4: Formula: (not (= v_standard_metadata.ingress_port_30 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 10551#L298-1_accept_S4 [956] L298-1_accept_S4-->L287-2_accept_S4: Formula: (= v_protect_c_accepted_12 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_12}  OutVars{protect_c_accepted=v_protect_c_accepted_12, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 10495#L287-2_accept_S4 [986] L287-2_accept_S4-->L308_accept_S4: Formula: (not (= v_meta.accepted_20 1))  InVars {meta.accepted=v_meta.accepted_20}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[] 10497#L308_accept_S4 [890] L308_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10675#ingressEXIT_accept_S4 >[1247] ingressEXIT_accept_S4-->L347-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10590#L347-D82 [800] L347-D82-->L347_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10591#L347_accept_S4 [1088] L347_accept_S4-->L347_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10760#L347_accept_S4-D2 [1105] L347_accept_S4-D2-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10787#egressFINAL_accept_S4 [1145] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10808#egressEXIT_accept_S4 >[1222] egressEXIT_accept_S4-->L348-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10748#L348-D68 [1080] L348-D68-->L348_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10603#L348_accept_S4 [1170] L348_accept_S4-->L348_accept_S4-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10602#L348_accept_S4-D14 [1025] L348_accept_S4-D14-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10604#createChecksumFINAL_accept_S4 [1093] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10769#createChecksumEXIT_accept_S4 >[1181] createChecksumEXIT_accept_S4-->L349-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10531#L349-D58 [1000] L349-D58-->L349_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10532#L349_accept_S4 [1029] L349_accept_S4-->L351_accept_S4: Formula: (not v_forward_22)  InVars {forward=v_forward_22}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[] 10605#L351_accept_S4 [1026] L351_accept_S4-->L350-1_accept_S4: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 10606#L350-1_accept_S4 [918] L350-1_accept_S4-->L354_accept_S4: Formula: (= v__p4ltl_1_13 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_1=v__p4ltl_1_13, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_1] 10789#L354_accept_S4 [951] L354_accept_S4-->L355_accept_S4: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 10792#L355_accept_S4 [1113] L355_accept_S4-->L356_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_36 v_meta.secondary_25))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_36}  AuxVars[]  AssignedVars[_p4ltl_2] 10771#L356_accept_S4 [1095] L356_accept_S4-->L357_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 10772#L357_accept_S4 [926] L357_accept_S4-->L358_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_10 v_meta.period_29))) (or (and v__p4ltl_4_7 .cse0) (and (not .cse0) (not v__p4ltl_4_7))))  InVars {_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 10799#L358_accept_S4 [1162] L358_accept_S4-->L359_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 10749#L359_accept_S4 [886] L359_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 10750#mainFINAL_accept_S4 [1083] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10754#mainEXIT_accept_S4 >[1208] mainEXIT_accept_S4-->L365-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10768#L365-1-D70 [903] L365-1-D70-->L365-1_accept_S4: Formula: (and v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 10661#L365-1_accept_S4 
[2023-02-06 19:09:21,096 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:21,096 INFO  L85        PathProgramCache]: Analyzing trace with hash -1190139181, now seen corresponding path program 1 times
[2023-02-06 19:09:21,096 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:21,097 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [238888236]
[2023-02-06 19:09:21,097 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:21,097 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:21,114 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:21,157 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:21,171 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:21,253 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:21,256 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:21,265 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:21,266 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:21,273 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:21,274 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:21,276 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:21,277 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:21,285 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:21,290 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:21,341 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:21,342 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:21,347 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:21,348 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:21,354 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 27
[2023-02-06 19:09:21,356 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:21,358 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 19:09:21,359 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:21,360 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 126
[2023-02-06 19:09:21,361 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:21,362 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:21,363 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:21,363 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [238888236]
[2023-02-06 19:09:21,363 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [238888236] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:21,363 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:21,363 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [14] imperfect sequences [] total 14
[2023-02-06 19:09:21,363 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1465594449]
[2023-02-06 19:09:21,363 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:21,364 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:21,364 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:21,364 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 15 interpolants.
[2023-02-06 19:09:21,364 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=42, Invalid=168, Unknown=0, NotChecked=0, Total=210
[2023-02-06 19:09:21,364 INFO  L87              Difference]: Start difference. First operand 442 states and 465 transitions. cyclomatic complexity: 25 Second operand  has 15 states, 14 states have (on average 8.785714285714286) internal successors, (123), 7 states have internal predecessors, (123), 2 states have call successors, (12), 9 states have call predecessors, (12), 3 states have return successors, (11), 3 states have call predecessors, (11), 2 states have call successors, (11)
[2023-02-06 19:09:25,445 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:25,445 INFO  L93              Difference]: Finished difference Result 2202 states and 2565 transitions.
[2023-02-06 19:09:25,446 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 94 states. 
[2023-02-06 19:09:25,446 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2202 states and 2565 transitions.
[2023-02-06 19:09:25,454 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 18
[2023-02-06 19:09:25,462 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2202 states to 2202 states and 2565 transitions.
[2023-02-06 19:09:25,463 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1003
[2023-02-06 19:09:25,463 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1003
[2023-02-06 19:09:25,464 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2202 states and 2565 transitions.
[2023-02-06 19:09:25,466 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:25,466 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2202 states and 2565 transitions.
[2023-02-06 19:09:25,467 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2202 states and 2565 transitions.
[2023-02-06 19:09:25,480 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2202 to 482.
[2023-02-06 19:09:25,480 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 482 states, 379 states have (on average 1.071240105540897) internal successors, (406), 379 states have internal predecessors, (406), 48 states have call successors, (48), 48 states have call predecessors, (48), 55 states have return successors, (55), 55 states have call predecessors, (55), 47 states have call successors, (55)
[2023-02-06 19:09:25,481 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 482 states to 482 states and 509 transitions.
[2023-02-06 19:09:25,481 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 482 states and 509 transitions.
[2023-02-06 19:09:25,481 INFO  L399   stractBuchiCegarLoop]: Abstraction has 482 states and 509 transitions.
[2023-02-06 19:09:25,481 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 8 ============
[2023-02-06 19:09:25,481 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 482 states and 509 transitions.
[2023-02-06 19:09:25,483 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:25,483 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:25,483 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:25,483 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:25,484 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:25,485 INFO  L752   eck$LassoCheckResult]: Stem: 13691#ULTIMATE.startENTRY_NONWA [847] ULTIMATE.startENTRY_NONWA-->L365-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13824#L365-1_T0_init [1178] L365-1_T0_init-->L365_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13594#L365_T0_init [1002] L365_T0_init-->L365_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13692#L365_T0_init-D23 [881] L365_T0_init-D23-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13600#mainENTRY_T0_init [1157] mainENTRY_T0_init-->mainENTRY_T0_init-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13814#mainENTRY_T0_init-D3 [829] mainENTRY_T0_init-D3-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13608#havocProcedureENTRY_T0_init [977] havocProcedureENTRY_T0_init-->L209_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 13609#L209_T0_init [983] L209_T0_init-->L210_T0_init: Formula: (not v_forward_20)  InVars {}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[forward] 13637#L210_T0_init [1081] L210_T0_init-->L211_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 13910#L211_T0_init [911] L211_T0_init-->L212_T0_init: Formula: (and (< v_standard_metadata.ingress_port_33 512) (<= 0 v_standard_metadata.ingress_port_33))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[] 13945#L212_T0_init [948] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.egress_spec_18 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_18}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 13900#L213_T0_init [1077] L213_T0_init-->L214_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 13901#L214_T0_init [940] L214_T0_init-->L215_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 13953#L215_T0_init [1112] L215_T0_init-->L216_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_9) (< v_standard_metadata.instance_type_9 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_9}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[] 13881#L216_T0_init [869] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 13882#L217_T0_init [1078] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 13902#L218_T0_init [949] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 13974#L219_T0_init [957] L219_T0_init-->L220_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 13980#L220_T0_init [1171] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 13986#L221_T0_init [965] L221_T0_init-->L222_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 13709#L222_T0_init [793] L222_T0_init-->L223_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 13666#L223_T0_init [784] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 13667#L224_T0_init [1084] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 13792#L225_T0_init [823] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 13664#L226_T0_init [782] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_16) (< v_standard_metadata.ingress_global_timestamp_16 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[] 13665#L227_T0_init [1011] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 13714#L228_T0_init [887] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 13860#L229_T0_init [1062] L229_T0_init-->L230_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 13643#L230_T0_init [779] L230_T0_init-->L231_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 13644#L231_T0_init [799] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 13739#L232_T0_init [849] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 13852#L233_T0_init [1139] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 13793#L234_T0_init [824] L234_T0_init-->L235_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 13779#L235_T0_init [818] L235_T0_init-->L236_T0_init: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_2 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 13780#L236_T0_init [1125] L236_T0_init-->L237_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 13963#L237_T0_init [942] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 13922#L238_T0_init [900] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 13878#L239_T0_init [1071] L239_T0_init-->L240_T0_init: Formula: (and (< v_hdr.ethernet.etherType_26 65536) (<= 0 v_hdr.ethernet.etherType_26))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 13879#L240_T0_init [930] L240_T0_init-->L241_T0_init: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 13721#L241_T0_init [794] L241_T0_init-->L242_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 13722#L242_T0_init [1120] L242_T0_init-->L243_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[hdr.topology.identifier] 13960#L243_T0_init [1140] L243_T0_init-->L244_T0_init: Formula: (and (< v_hdr.topology.identifier_10 4294967296) (<= 0 v_hdr.topology.identifier_10))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_10}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[] 13655#L244_T0_init [989] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 13656#L245_T0_init [1124] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 13652#L246_T0_init [988] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[hdr.topology.prefix] 13653#L247_T0_init [880] L247_T0_init-->L248_T0_init: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 13898#L248_T0_init [1089] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 13924#L249_T0_init [1163] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_12) (< v_hdr.topology.mac_12 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 13959#L250_T0_init [923] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 13681#L251_T0_init [998] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 13682#L252_T0_init [963] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 13613#L253_T0_init [980] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 13614#L254_T0_init [944] L254_T0_init-->L255_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 13629#L255_T0_init [775] L255_T0_init-->L256_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 13630#L256_T0_init [945] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 13856#L257_T0_init [854] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 13857#L258_T0_init [1150] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 13836#L259_T0_init [1054] L259_T0_init-->L260_T0_init: Formula: (= v_meta.accepted_24 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 13837#L260_T0_init [844] L260_T0_init-->L261_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 13844#L261_T0_init [1136] L261_T0_init-->L262_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 13967#L262_T0_init [939] L262_T0_init-->L263_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 13599#L263_T0_init [975] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 13601#L264_T0_init [1147] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 13893#L265_T0_init [1075] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 13894#L266_T0_init [916] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 13746#L267_T0_init [1024] L267_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 13747#havocProcedureFINAL_T0_init [1121] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13946#havocProcedureEXIT_T0_init >[1188] havocProcedureEXIT_T0_init-->L344-D43: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13947#L344-D43 [937] L344-D43-->L344_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13752#L344_T0_init [910] L344_T0_init-->L344_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13751#L344_T0_init-D9 [804] L344_T0_init-D9-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13729#_parser_packetParserENTRY_T0_init [842] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13764#_parser_packetParserENTRY_T0_init-D39 [807] _parser_packetParserENTRY_T0_init-D39-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13765#startENTRY_T0_init [927] startENTRY_T0_init-->L437_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 13728#L437_T0_init [1017] L437_T0_init-->L437-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_33 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 13730#L437-1_T0_init [1067] L437-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13873#startEXIT_T0_init >[1196] startEXIT_T0_init-->_parser_packetParserFINAL-D55: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13962#_parser_packetParserFINAL-D55 [969] _parser_packetParserFINAL-D55-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13784#_parser_packetParserFINAL_T0_init [822] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13785#_parser_packetParserEXIT_T0_init >[1226] _parser_packetParserEXIT_T0_init-->L345-D47: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13719#L345-D47 [1014] L345-D47-->L345_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13720#L345_T0_init [858] L345_T0_init-->L345_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13863#L345_T0_init-D37 [1158] L345_T0_init-D37-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13817#verifyChecksumFINAL_T0_init [832] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13818#verifyChecksumEXIT_T0_init >[1204] verifyChecksumEXIT_T0_init-->L346-D49: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13810#L346-D49 [1040] L346-D49-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13611#L346_T0_init [857] L346_T0_init-->L346_T0_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13864#L346_T0_init-D17 [919] L346_T0_init-D17-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13781#ingressENTRY_T0_init [815] ingressENTRY_T0_init-->L286_T0_init: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 13782#L286_T0_init [936] L286_T0_init-->L287_T0_init: Formula: (= v_meta.accepted_16 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 13869#L287_T0_init [860] L287_T0_init-->L288_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 13616#L288_T0_init [1060] L288_T0_init-->L288_T0_init-D25: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13853#L288_T0_init-D25 [889] L288_T0_init-D25-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13699#protect_c_period.applyENTRY_T0_init [1005] protect_c_period.applyENTRY_T0_init-->L393_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_15))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_15}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_15}  AuxVars[]  AssignedVars[] 13700#L393_T0_init [846] L393_T0_init-->L393-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_21))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_21}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_21}  AuxVars[]  AssignedVars[] 13749#L393-1_T0_init [912] L393-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13830#protect_c_period.applyEXIT_T0_init >[1238] protect_c_period.applyEXIT_T0_init-->L288-1-D77: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13831#L288-1-D77 [971] L288-1-D77-->L288-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13610#L288-1_T0_init [979] L288-1_T0_init-->L288-1_T0_init-D27: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13612#L288-1_T0_init-D27 [970] L288-1_T0_init-D27-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13969#protect_c_port_config.applyENTRY_T0_init [1143] protect_c_port_config.applyENTRY_T0_init-->L405_T0_init: Formula: (not (= v_protect_c_port_config.action_run_15 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  AuxVars[]  AssignedVars[] 13886#L405_T0_init [873] L405_T0_init-->L405-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_19))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_19}  AuxVars[]  AssignedVars[] 13833#L405-1_T0_init [929] L405-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13760#protect_c_port_config.applyEXIT_T0_init >[1187] protect_c_port_config.applyEXIT_T0_init-->L289-D45: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13761#L289-D45 [1122] L289-D45-->L289_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13876#L289_T0_init [866] L289_T0_init-->L291_T0_init: Formula: (= v_protect_c_accepted_14 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 13877#L291_T0_init [1132] L291_T0_init-->L292_T0_init: Formula: (= v_protect_c_time_12 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_12, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 13957#L292_T0_init [1118] L292_T0_init-->L294_T0_init: Formula: (= v_meta.primary_15 v_standard_metadata.ingress_port_17)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_17, meta.primary=v_meta.primary_15}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17, meta.primary=v_meta.primary_15}  AuxVars[]  AssignedVars[] 13846#L294_T0_init [938] L294_T0_init-->L294_T0_init-D21: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 13845#L294_T0_init-D21 [1057] L294_T0_init-D21-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13847#protect_c_last_primary.writeENTRY_T0_init [1117] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_20 v_protect_c_last_primary.write_index_3 v_protect_c_last_primary.write_value_3) v_protect_c_last_primary_19)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_20}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_19}  AuxVars[]  AssignedVars[protect_c_last_primary] 13956#protect_c_last_primary.writeFINAL_T0_init [928] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13926#protect_c_last_primary.writeEXIT_T0_init >[1250] protect_c_last_primary.writeEXIT_T0_init-->L294-1-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 13927#L294-1-D71 [922] L294-1-D71-->L294-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13958#L294-1_T0_init [1156] L294-1_T0_init-->L298-1_T0_init: Formula: (= v_protect_c_accepted_15 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_15}  AuxVars[]  AssignedVars[protect_c_accepted] 13979#L298-1_T0_init [1049] L298-1_T0_init-->L287-2_T0_init: Formula: (= v_protect_c_accepted_18 v_meta.accepted_21)  InVars {protect_c_accepted=v_protect_c_accepted_18}  OutVars{protect_c_accepted=v_protect_c_accepted_18, meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 14031#L287-2_T0_init [1106] L287-2_T0_init-->L309_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 13839#L309_T0_init [1176] L309_T0_init-->L309_T0_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13838#L309_T0_init-D15 [840] L309_T0_init-D15-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13840#l2_c_l2_forwarding.applyENTRY_T0_init [1175] l2_c_l2_forwarding.applyENTRY_T0_init-->L337_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_17))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  AuxVars[]  AssignedVars[] 14030#L337_T0_init [909] L337_T0_init-->L337-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_15 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_15}  AuxVars[]  AssignedVars[] 13915#L337-1_T0_init [893] L337-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13916#l2_c_l2_forwarding.applyEXIT_T0_init >[1199] l2_c_l2_forwarding.applyEXIT_T0_init-->L308-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14067#L308-D73 [1013] L308-D73-->L308_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14066#L308_T0_init [1104] L308_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14025#ingressEXIT_T0_init >[1243] ingressEXIT_T0_init-->L347-D81: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14024#L347-D81 [899] L347-D81-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14020#L347_T0_init [1032] L347_T0_init-->L347_T0_init-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14021#L347_T0_init-D1 [773] L347_T0_init-D1-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14022#egressFINAL_T0_init [1018] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14019#egressEXIT_T0_init >[1259] egressEXIT_T0_init-->L348-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14017#L348-D67 [1052] L348-D67-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14010#L348_T0_init [1123] L348_T0_init-->L348_T0_init-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14011#L348_T0_init-D13 [1098] L348_T0_init-D13-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14012#createChecksumFINAL_T0_init [917] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14009#createChecksumEXIT_T0_init >[1180] createChecksumEXIT_T0_init-->L349-D57: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14007#L349-D57 [1127] L349-D57-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14002#L349_T0_init [1099] L349_T0_init-->L351_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 14000#L351_T0_init [1135] L351_T0_init-->L350-1_T0_init: Formula: v_drop_13  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 13998#L350-1_T0_init [888] L350-1_T0_init-->L354_T0_init: Formula: (= v__p4ltl_1_12 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_15 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_1=v__p4ltl_1_12, protect_c_last_primary=v_protect_c_last_primary_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_1] 13997#L354_T0_init [1027] L354_T0_init-->L355_T0_init: Formula: (let ((.cse0 (< v_meta.period_28 v__p4ltl_1_9))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {_p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_9, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[_p4ltl_0] 13996#L355_T0_init [838] L355_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_35 v_meta.secondary_23))) (or (and (not .cse0) (not v__p4ltl_2_6)) (and v__p4ltl_2_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_35, meta.secondary=v_meta.secondary_23}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.secondary=v_meta.secondary_23, standard_metadata.ingress_port=v_standard_metadata.ingress_port_35}  AuxVars[]  AssignedVars[_p4ltl_2] 13995#L356_T0_init [907] L356_T0_init-->L357_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_25 1))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_25}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[_p4ltl_3] 13994#L357_T0_init [932] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_1_8 v_meta.period_27))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27}  OutVars{_p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 13993#L358_T0_init [1161] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_meta.primary_22 v_meta.secondary_24))) (or (and v__p4ltl_5_7 (not .cse0)) (and .cse0 (not v__p4ltl_5_7))))  InVars {meta.primary=v_meta.primary_22, meta.secondary=v_meta.secondary_24}  OutVars{meta.secondary=v_meta.secondary_24, meta.primary=v_meta.primary_22, _p4ltl_5=v__p4ltl_5_7}  AuxVars[]  AssignedVars[_p4ltl_5] 13992#L359_T0_init [950] L359_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_29))) (or (and v__p4ltl_6_7 .cse0) (and (not .cse0) (not v__p4ltl_6_7))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{_p4ltl_6=v__p4ltl_6_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[_p4ltl_6] 13991#mainFINAL_T0_init [961] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13990#mainEXIT_T0_init >[1216] mainEXIT_T0_init-->L365-1-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13989#L365-1-D69 [836] L365-1-D69-->L365-1_accept_S4: Formula: (and v__p4ltl_6_9 v__p4ltl_5_9 v__p4ltl_4_8 v__p4ltl_3_9 v__p4ltl_2_9 (or (not v__p4ltl_3_9) (not v__p4ltl_2_9) (not v__p4ltl_0_9)))  InVars {_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_4=v__p4ltl_4_8, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 13815#L365-1_accept_S4 
[2023-02-06 19:09:25,485 INFO  L754   eck$LassoCheckResult]: Loop: 13815#L365-1_accept_S4 [1043] L365-1_accept_S4-->L365_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13631#L365_accept_S4 [1008] L365_accept_S4-->L365_accept_S4-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13704#L365_accept_S4-D24 [852] L365_accept_S4-D24-->mainENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13589#mainENTRY_accept_S4 [896] mainENTRY_accept_S4-->mainENTRY_accept_S4-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13695#mainENTRY_accept_S4-D4 [790] mainENTRY_accept_S4-D4-->havocProcedureENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13696#havocProcedureENTRY_accept_S4 [1172] havocProcedureENTRY_accept_S4-->L209_accept_S4: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 13928#L209_accept_S4 [902] L209_accept_S4-->L210_accept_S4: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 13897#L210_accept_S4 [879] L210_accept_S4-->L211_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_34}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 13819#L211_accept_S4 [1046] L211_accept_S4-->L212_accept_S4: Formula: (and (< v_standard_metadata.ingress_port_31 512) (<= 0 v_standard_metadata.ingress_port_31))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31}  AuxVars[]  AssignedVars[] 13677#L212_accept_S4 [997] L212_accept_S4-->L213_accept_S4: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 13678#L213_accept_S4 [1035] L213_accept_S4-->L214_accept_S4: Formula: (= 0 v_standard_metadata.egress_port_18)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_18}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 13796#L214_accept_S4 [1177] L214_accept_S4-->L215_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 13802#L215_accept_S4 [828] L215_accept_S4-->L216_accept_S4: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 13803#L216_accept_S4 [875] L216_accept_S4-->L217_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 13890#L217_accept_S4 [904] L217_accept_S4-->L218_accept_S4: Formula: (and (< v_standard_metadata.packet_length_12 4294967296) (<= 0 v_standard_metadata.packet_length_12))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_12}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[] 13931#L218_accept_S4 [924] L218_accept_S4-->L219_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 13854#L219_accept_S4 [853] L219_accept_S4-->L220_accept_S4: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_10) (< v_standard_metadata.enq_timestamp_10 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[] 13855#L220_accept_S4 [915] L220_accept_S4-->L221_accept_S4: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 13768#L221_accept_S4 [1028] L221_accept_S4-->L222_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 13762#L222_accept_S4 [808] L222_accept_S4-->L223_accept_S4: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 13645#L223_accept_S4 [780] L223_accept_S4-->L224_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 13646#L224_accept_S4 [920] L224_accept_S4-->L225_accept_S4: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 13952#L225_accept_S4 [1131] L225_accept_S4-->L226_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 13892#L226_accept_S4 [878] L226_accept_S4-->L227_accept_S4: Formula: (and (< v_standard_metadata.ingress_global_timestamp_14 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_14))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[] 13685#L227_accept_S4 [1001] L227_accept_S4-->L228_accept_S4: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 13686#L228_accept_S4 [791] L228_accept_S4-->L229_accept_S4: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 13697#L229_accept_S4 [1096] L229_accept_S4-->L230_accept_S4: Formula: (= v_standard_metadata.mcast_grp_18 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 13641#L230_accept_S4 [984] L230_accept_S4-->L231_accept_S4: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 13642#L231_accept_S4 [809] L231_accept_S4-->L232_accept_S4: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 13763#L232_accept_S4 [819] L232_accept_S4-->L233_accept_S4: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 13783#L233_accept_S4 [1045] L233_accept_S4-->L234_accept_S4: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 13657#L234_accept_S4 [990] L234_accept_S4-->L235_accept_S4: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 13588#L235_accept_S4 [973] L235_accept_S4-->L236_accept_S4: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_3 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 13590#L236_accept_S4 [803] L236_accept_S4-->L237_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 13750#L237_accept_S4 [806] L237_accept_S4-->L238_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 13662#L238_accept_S4 [783] L238_accept_S4-->L239_accept_S4: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 13663#L239_accept_S4 [883] L239_accept_S4-->L240_accept_S4: Formula: (and (<= 0 v_hdr.ethernet.etherType_27) (< v_hdr.ethernet.etherType_27 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 13904#L240_accept_S4 [894] L240_accept_S4-->L241_accept_S4: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 13841#L241_accept_S4 [1055] L241_accept_S4-->L242_accept_S4: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 13842#L242_accept_S4 [1101] L242_accept_S4-->L243_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 13591#L243_accept_S4 [974] L243_accept_S4-->L244_accept_S4: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 13592#L244_accept_S4 [962] L244_accept_S4-->L245_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_14}  AuxVars[]  AssignedVars[hdr.topology.port] 13950#L245_accept_S4 [1109] L245_accept_S4-->L246_accept_S4: Formula: (and (<= 0 v_hdr.topology.port_16) (< v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 13774#L246_accept_S4 [813] L246_accept_S4-->L247_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 13635#L247_accept_S4 [777] L247_accept_S4-->L248_accept_S4: Formula: (and (<= 0 v_hdr.topology.prefix_12) (< v_hdr.topology.prefix_12 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_12}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[] 13636#L248_accept_S4 [787] L248_accept_S4-->L249_accept_S4: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[hdr.topology.mac] 13687#L249_accept_S4 [831] L249_accept_S4-->L250_accept_S4: Formula: (and (<= 0 v_hdr.topology.mac_9) (< v_hdr.topology.mac_9 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_9}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[] 13816#L250_accept_S4 [901] L250_accept_S4-->L251_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 13923#L251_accept_S4 [1114] L251_accept_S4-->L252_accept_S4: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_12) (< v_meta.intrinsic_metadata.ingress_global_timestamp_12 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[] 13726#L252_accept_S4 [796] L252_accept_S4-->L253_accept_S4: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 13727#L253_accept_S4 [1149] L253_accept_S4-->L254_accept_S4: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 13971#L254_accept_S4 [946] L254_accept_S4-->L255_accept_S4: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 13887#L255_accept_S4 [1074] L255_accept_S4-->L256_accept_S4: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 13888#L256_accept_S4 [921] L256_accept_S4-->L257_accept_S4: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 13955#L257_accept_S4 [934] L257_accept_S4-->L258_accept_S4: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 13705#L258_accept_S4 [792] L258_accept_S4-->L259_accept_S4: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 13706#L259_accept_S4 [1129] L259_accept_S4-->L260_accept_S4: Formula: (= v_meta.accepted_23 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 13964#L260_accept_S4 [1137] L260_accept_S4-->L261_accept_S4: Formula: (= v_meta.period_23 0)  InVars {}  OutVars{meta.period=v_meta.period_23}  AuxVars[]  AssignedVars[meta.period] 13723#L261_accept_S4 [1015] L261_accept_S4-->L262_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 13724#L262_accept_S4 [1076] L262_accept_S4-->L263_accept_S4: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 13899#L263_accept_S4 [1103] L263_accept_S4-->L264_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 13808#L264_accept_S4 [1039] L264_accept_S4-->L265_accept_S4: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 13809#L265_accept_S4 [1073] L265_accept_S4-->L266_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 13734#L266_accept_S4 [1021] L266_accept_S4-->L267_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 13735#L267_accept_S4 [1082] L267_accept_S4-->havocProcedureFINAL_accept_S4: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 13624#havocProcedureFINAL_accept_S4 [774] havocProcedureFINAL_accept_S4-->havocProcedureEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13625#havocProcedureEXIT_accept_S4 >[1218] havocProcedureEXIT_accept_S4-->L344-D44: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13925#L344-D44 [1090] L344-D44-->L344_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13627#L344_accept_S4 [850] L344_accept_S4-->L344_accept_S4-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13688#L344_accept_S4-D10 [788] L344_accept_S4-D10-->_parser_packetParserENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13689#_parser_packetParserENTRY_accept_S4 [864] _parser_packetParserENTRY_accept_S4-->_parser_packetParserENTRY_accept_S4-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13872#_parser_packetParserENTRY_accept_S4-D40 [1108] _parser_packetParserENTRY_accept_S4-D40-->startENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13804#startENTRY_accept_S4 [1038] startENTRY_accept_S4-->L437_accept_S4: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 13800#L437_accept_S4 [1037] L437_accept_S4-->L437-1_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_31 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 13801#L437-1_accept_S4 [1152] L437-1_accept_S4-->startEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13913#startEXIT_accept_S4 >[1241] startEXIT_accept_S4-->_parser_packetParserFINAL-D56: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13775#_parser_packetParserFINAL-D56 [1031] _parser_packetParserFINAL-D56-->_parser_packetParserFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13626#_parser_packetParserFINAL_accept_S4 [776] _parser_packetParserFINAL_accept_S4-->_parser_packetParserEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13628#_parser_packetParserEXIT_accept_S4 >[1184] _parser_packetParserEXIT_accept_S4-->L345-D48: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13654#L345-D48 [810] L345-D48-->L345_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13619#L345_accept_S4 [982] L345_accept_S4-->L345_accept_S4-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13632#L345_accept_S4-D38 [954] L345_accept_S4-D38-->verifyChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13618#verifyChecksumFINAL_accept_S4 [772] verifyChecksumFINAL_accept_S4-->verifyChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13620#verifyChecksumEXIT_accept_S4 >[1215] verifyChecksumEXIT_accept_S4-->L346-D50: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13843#L346-D50 [843] L346-D50-->L346_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13648#L346_accept_S4 [1091] L346_accept_S4-->L346_accept_S4-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13707#L346_accept_S4-D18 [1009] L346_accept_S4-D18-->ingressENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13708#ingressENTRY_accept_S4 [868] ingressENTRY_accept_S4-->L286_accept_S4: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 13880#L286_accept_S4 [1130] L286_accept_S4-->L287_accept_S4: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 13820#L287_accept_S4 [833] L287_accept_S4-->L288_accept_S4: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 13597#L288_accept_S4 [1102] L288_accept_S4-->L288_accept_S4-D26: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13712#L288_accept_S4-D26 [1010] L288_accept_S4-D26-->protect_c_period.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13713#protect_c_period.applyENTRY_accept_S4 [885] protect_c_period.applyENTRY_accept_S4-->L393_accept_S4: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_17))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_17}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_17}  AuxVars[]  AssignedVars[] 13905#L393_accept_S4 [1116] L393_accept_S4-->L393-1_accept_S4: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_19))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_19}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_19}  AuxVars[]  AssignedVars[] 13596#L393-1_accept_S4 [769] L393-1_accept_S4-->protect_c_period.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13598#protect_c_period.applyEXIT_accept_S4 >[1256] protect_c_period.applyEXIT_accept_S4-->L288-1-D78: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13825#L288-1-D78 [1048] L288-1-D78-->L288-1_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13659#L288-1_accept_S4 [1087] L288-1_accept_S4-->L288-1_accept_S4-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13870#L288-1_accept_S4-D28 [1066] L288-1_accept_S4-D28-->protect_c_port_config.applyENTRY_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13675#protect_c_port_config.applyENTRY_accept_S4 [996] protect_c_port_config.applyENTRY_accept_S4-->L405_accept_S4: Formula: (not (= v_protect_c_port_config.action_run_21 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_21}  AuxVars[]  AssignedVars[] 13658#L405_accept_S4 [992] L405_accept_S4-->L405-1_accept_S4: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_17))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_17}  AuxVars[]  AssignedVars[] 13660#L405-1_accept_S4 [925] L405-1_accept_S4-->protect_c_port_config.applyEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13906#protect_c_port_config.applyEXIT_accept_S4 >[1248] protect_c_port_config.applyEXIT_accept_S4-->L289-D46: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13650#L289-D46 [987] L289-D46-->L289_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13651#L289_accept_S4 [795] L289_accept_S4-->L291_accept_S4: Formula: (= v_protect_c_accepted_16 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_16}  AuxVars[]  AssignedVars[protect_c_accepted] 13725#L291_accept_S4 [1097] L291_accept_S4-->L292_accept_S4: Formula: (= v_protect_c_time_17 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 13939#L292_accept_S4 [953] L292_accept_S4-->L298_accept_S4: Formula: (not (= v_meta.primary_18 v_standard_metadata.ingress_port_26))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_26, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 13978#L298_accept_S4 [967] L298_accept_S4-->L298-1_accept_S4: Formula: (not (= v_standard_metadata.ingress_port_30 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 13703#L298-1_accept_S4 [956] L298-1_accept_S4-->L287-2_accept_S4: Formula: (= v_protect_c_accepted_12 v_meta.accepted_15)  InVars {protect_c_accepted=v_protect_c_accepted_12}  OutVars{protect_c_accepted=v_protect_c_accepted_12, meta.accepted=v_meta.accepted_15}  AuxVars[]  AssignedVars[meta.accepted] 13647#L287-2_accept_S4 [986] L287-2_accept_S4-->L308_accept_S4: Formula: (not (= v_meta.accepted_20 1))  InVars {meta.accepted=v_meta.accepted_20}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[] 13649#L308_accept_S4 [890] L308_accept_S4-->ingressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13828#ingressEXIT_accept_S4 >[1247] ingressEXIT_accept_S4-->L347-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13742#L347-D82 [800] L347-D82-->L347_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13743#L347_accept_S4 [1088] L347_accept_S4-->L347_accept_S4-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13921#L347_accept_S4-D2 [1105] L347_accept_S4-D2-->egressFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13949#egressFINAL_accept_S4 [1145] egressFINAL_accept_S4-->egressEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13970#egressEXIT_accept_S4 >[1222] egressEXIT_accept_S4-->L348-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13907#L348-D68 [1080] L348-D68-->L348_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13755#L348_accept_S4 [1170] L348_accept_S4-->L348_accept_S4-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13754#L348_accept_S4-D14 [1025] L348_accept_S4-D14-->createChecksumFINAL_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13756#createChecksumFINAL_accept_S4 [1093] createChecksumFINAL_accept_S4-->createChecksumEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13930#createChecksumEXIT_accept_S4 >[1181] createChecksumEXIT_accept_S4-->L349-D58: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13683#L349-D58 [1000] L349-D58-->L349_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13684#L349_accept_S4 [1029] L349_accept_S4-->L351_accept_S4: Formula: (not v_forward_22)  InVars {forward=v_forward_22}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[] 13757#L351_accept_S4 [1026] L351_accept_S4-->L350-1_accept_S4: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 13758#L350-1_accept_S4 [918] L350-1_accept_S4-->L354_accept_S4: Formula: (= v__p4ltl_1_13 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_1=v__p4ltl_1_13, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_1] 13951#L354_accept_S4 [951] L354_accept_S4-->L355_accept_S4: Formula: (let ((.cse0 (< v_meta.period_30 v__p4ltl_1_11))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {_p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  OutVars{_p4ltl_0=v__p4ltl_0_7, _p4ltl_1=v__p4ltl_1_11, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_0] 13954#L355_accept_S4 [1113] L355_accept_S4-->L356_accept_S4: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_36 v_meta.secondary_25))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.secondary=v_meta.secondary_25}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.secondary=v_meta.secondary_25, standard_metadata.ingress_port=v_standard_metadata.ingress_port_36}  AuxVars[]  AssignedVars[_p4ltl_2] 13932#L356_accept_S4 [1095] L356_accept_S4-->L357_accept_S4: Formula: (let ((.cse0 (= v_meta.accepted_26 1))) (or (and v__p4ltl_3_7 .cse0) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[_p4ltl_3] 13933#L357_accept_S4 [926] L357_accept_S4-->L358_accept_S4: Formula: (let ((.cse0 (<= v__p4ltl_1_10 v_meta.period_29))) (or (and v__p4ltl_4_7 .cse0) (and (not .cse0) (not v__p4ltl_4_7))))  InVars {_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29}  OutVars{_p4ltl_1=v__p4ltl_1_10, meta.period=v_meta.period_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 13961#L358_accept_S4 [1162] L358_accept_S4-->L359_accept_S4: Formula: (let ((.cse0 (= v_meta.primary_21 v_meta.secondary_22))) (or (and (not v__p4ltl_5_6) .cse0) (and v__p4ltl_5_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_21, meta.secondary=v_meta.secondary_22}  OutVars{meta.secondary=v_meta.secondary_22, meta.primary=v_meta.primary_21, _p4ltl_5=v__p4ltl_5_6}  AuxVars[]  AssignedVars[_p4ltl_5] 13908#L359_accept_S4 [886] L359_accept_S4-->mainFINAL_accept_S4: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_28))) (or (and (not .cse0) (not v__p4ltl_6_6)) (and v__p4ltl_6_6 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{_p4ltl_6=v__p4ltl_6_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[_p4ltl_6] 13909#mainFINAL_accept_S4 [1083] mainFINAL_accept_S4-->mainEXIT_accept_S4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13912#mainEXIT_accept_S4 >[1208] mainEXIT_accept_S4-->L365-1-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13929#L365-1-D70 [903] L365-1-D70-->L365-1_accept_S4: Formula: (and v__p4ltl_6_10 v__p4ltl_5_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_5=v__p4ltl_5_10}  AuxVars[]  AssignedVars[] 13815#L365-1_accept_S4 
[2023-02-06 19:09:25,486 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:25,486 INFO  L85        PathProgramCache]: Analyzing trace with hash 1927744337, now seen corresponding path program 1 times
[2023-02-06 19:09:25,486 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:25,486 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [622446874]
[2023-02-06 19:09:25,486 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:25,486 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:25,496 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:25,540 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:25,547 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:25,584 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:25,587 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:25,594 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:25,595 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:25,598 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:25,598 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:25,599 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:25,600 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:25,606 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:25,609 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:25,614 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:25,615 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:25,619 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:25,620 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:25,623 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-02-06 19:09:25,624 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:25,628 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-02-06 19:09:25,629 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:25,631 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 124
[2023-02-06 19:09:25,631 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:25,632 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 129
[2023-02-06 19:09:25,633 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:25,634 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:25,634 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:25,634 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [622446874]
[2023-02-06 19:09:25,634 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [622446874] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:25,635 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:25,635 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-02-06 19:09:25,635 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [496273743]
[2023-02-06 19:09:25,635 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:25,635 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:25,635 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:25,636 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants.
[2023-02-06 19:09:25,636 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=42, Invalid=140, Unknown=0, NotChecked=0, Total=182
[2023-02-06 19:09:25,636 INFO  L87              Difference]: Start difference. First operand 482 states and 509 transitions. cyclomatic complexity: 29 Second operand  has 14 states, 13 states have (on average 9.538461538461538) internal successors, (124), 5 states have internal predecessors, (124), 2 states have call successors, (13), 10 states have call predecessors, (13), 3 states have return successors, (12), 3 states have call predecessors, (12), 2 states have call successors, (12)
[2023-02-06 19:09:26,760 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:26,760 INFO  L93              Difference]: Finished difference Result 1039 states and 1192 transitions.
[2023-02-06 19:09:26,760 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 78 states. 
[2023-02-06 19:09:26,761 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1039 states and 1192 transitions.
[2023-02-06 19:09:26,763 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-06 19:09:26,764 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1039 states to 0 states and 0 transitions.
[2023-02-06 19:09:26,764 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-02-06 19:09:26,764 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-02-06 19:09:26,764 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-02-06 19:09:26,764 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:26,764 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 19:09:26,764 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 19:09:26,764 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 19:09:26,764 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 9 ============
[2023-02-06 19:09:26,764 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-02-06 19:09:26,764 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-06 19:09:26,764 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-02-06 19:09:26,769 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 06.02 07:09:26 BasicIcfg
[2023-02-06 19:09:26,769 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-02-06 19:09:26,769 INFO  L158              Benchmark]: Toolchain (without parser) took 13817.23ms. Allocated memory was 58.7MB in the beginning and 607.1MB in the end (delta: 548.4MB). Free memory was 36.9MB in the beginning and 331.2MB in the end (delta: -294.3MB). Peak memory consumption was 253.6MB. Max. memory is 4.3GB.
[2023-02-06 19:09:26,770 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.13ms. Allocated memory is still 58.7MB. Free memory is still 38.8MB. There was no memory consumed. Max. memory is 4.3GB.
[2023-02-06 19:09:26,770 INFO  L158              Benchmark]: Boogie Preprocessor took 34.03ms. Allocated memory is still 58.7MB. Free memory was 36.8MB in the beginning and 34.2MB in the end (delta: 2.7MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-02-06 19:09:26,770 INFO  L158              Benchmark]: ThufvSpecLang took 112.81ms. Allocated memory is still 58.7MB. Free memory was 34.2MB in the beginning and 32.0MB in the end (delta: 2.2MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-02-06 19:09:26,770 INFO  L158              Benchmark]: RCFGBuilder took 256.31ms. Allocated memory is still 58.7MB. Free memory was 31.9MB in the beginning and 29.2MB in the end (delta: 2.7MB). Peak memory consumption was 4.2MB. Max. memory is 4.3GB.
[2023-02-06 19:09:26,770 INFO  L158              Benchmark]: ThufvLTL2Aut took 45.73ms. Allocated memory is still 58.7MB. Free memory was 29.2MB in the beginning and 42.8MB in the end (delta: -13.6MB). Peak memory consumption was 6.6MB. Max. memory is 4.3GB.
[2023-02-06 19:09:26,771 INFO  L158              Benchmark]: BÃ¼chi Program Product took 187.08ms. Allocated memory was 58.7MB in the beginning and 88.1MB in the end (delta: 29.4MB). Free memory was 42.8MB in the beginning and 61.1MB in the end (delta: -18.3MB). Peak memory consumption was 20.3MB. Max. memory is 4.3GB.
[2023-02-06 19:09:26,771 INFO  L158              Benchmark]: BlockEncodingV2 took 62.68ms. Allocated memory is still 88.1MB. Free memory was 61.1MB in the beginning and 42.2MB in the end (delta: 18.9MB). Peak memory consumption was 18.9MB. Max. memory is 4.3GB.
[2023-02-06 19:09:26,771 INFO  L158              Benchmark]: BuchiAutomizer took 13113.67ms. Allocated memory was 88.1MB in the beginning and 607.1MB in the end (delta: 519.0MB). Free memory was 42.2MB in the beginning and 331.2MB in the end (delta: -289.0MB). Peak memory consumption was 229.5MB. Max. memory is 4.3GB.
[2023-02-06 19:09:26,772 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    421 locations, 495 edges
  - StatisticsResult: Encoded RCFG
    413 locations, 484 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.13ms. Allocated memory is still 58.7MB. Free memory is still 38.8MB. There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 34.03ms. Allocated memory is still 58.7MB. Free memory was 36.8MB in the beginning and 34.2MB in the end (delta: 2.7MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 112.81ms. Allocated memory is still 58.7MB. Free memory was 34.2MB in the beginning and 32.0MB in the end (delta: 2.2MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * RCFGBuilder took 256.31ms. Allocated memory is still 58.7MB. Free memory was 31.9MB in the beginning and 29.2MB in the end (delta: 2.7MB). Peak memory consumption was 4.2MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 45.73ms. Allocated memory is still 58.7MB. Free memory was 29.2MB in the beginning and 42.8MB in the end (delta: -13.6MB). Peak memory consumption was 6.6MB. Max. memory is 4.3GB.
 * BÃ¼chi Program Product took 187.08ms. Allocated memory was 58.7MB in the beginning and 88.1MB in the end (delta: 29.4MB). Free memory was 42.8MB in the beginning and 61.1MB in the end (delta: -18.3MB). Peak memory consumption was 20.3MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 62.68ms. Allocated memory is still 88.1MB. Free memory was 61.1MB in the beginning and 42.2MB in the end (delta: 18.9MB). Peak memory consumption was 18.9MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 13113.67ms. Allocated memory was 88.1MB in the beginning and 607.1MB in the end (delta: 519.0MB). Free memory was 42.2MB in the beginning and 331.2MB in the end (delta: -289.0MB). Peak memory consumption was 229.5MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    2 locations, 3 edges
  - StatisticsResult: Initial RCFG
    171 locations, 207 edges
  - StatisticsResult: BuchiProgram size
    421 locations, 495 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 8 terminating modules (8 trivial, 0 deterministic, 0 nondeterministic). 8 modules have a trivial ranking function, the largest among these consists of 15 locations.
  - StatisticsResult: Timing statistics
    BÃ¼chiAutomizer plugin needed 13.0s and 9 iterations.  TraceHistogramMax:1. Analysis of lassos took 1.4s. Construction of modules took 6.6s. BÃ¼chi inclusion checks took 4.6s. Highest rank in rank-based complementation 0. Minimization of det autom 8. Minimization of nondet autom 0. Automata minimization 0.1s AutomataMinimizationTime, 7 MinimizatonAttempts, 4762 StatesRemovedByMinimization, 7 NontrivialMinimizations. Non-live state removal took 0.1s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 13763 SdHoareTripleChecker+Valid, 7.4s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 13669 mSDsluCounter, 9254 SdHoareTripleChecker+Invalid, 6.6s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 4908 mSDsCounter, 5807 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 19537 IncrementalHoareTripleChecker+Invalid, 25344 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 5807 mSolverCounterUnsat, 4346 mSDtfsCounter, 19537 mSolverCounterSat, 0.2s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU8 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( []((_p4ltl_6 == true && _p4ltl_5 == true)) )) || ( ( ( []((!((_p4ltl_3 == true && _p4ltl_2 == true) && _p4ltl_4 == true))) ) || ( (!((_p4ltl_3 == true && _p4ltl_2 == true) && _p4ltl_4 == true)) U ((_p4ltl_3 == true && _p4ltl_2 == true) && _p4ltl_0 == true) ) )) holds
RESULT: Ultimate proved your program to be correct!
Received shutdown request...
