Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Mon Dec 20 23:37:24 2021
| Host              : liyunzhi-ThinkPad-X1 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file kv260_phigent_heimdallr_wrapper_timing_summary_routed.rpt -pb kv260_phigent_heimdallr_wrapper_timing_summary_routed.pb -rpx kv260_phigent_heimdallr_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : kv260_phigent_heimdallr_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                 Violations  
-------  --------  ------------------------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert                1           
CLKC-56  Advisory  MMCME4 with global clock driver has no LOC  1           
CLKC-58  Advisory  PLLE4 with global clock driver has no LOC   2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.202        0.000                      0                70061        0.010        0.000                      0                70013        0.164        0.000                       0                 30185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                           ------------           ----------      --------------
clk_pl_0                                        {0.000 5.000}          10.000          100.000         
  clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {0.000 5.000}          10.000          100.000         
  clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {0.000 2.500}          5.000           200.000         
    GEN_PLL_IN_IP_USP.pll0_clkout0              {0.000 2.667}          5.333           187.500         
    GEN_PLL_IN_IP_USP.pll0_clkout0_1            {0.000 2.667}          5.333           187.500         
    clkoutphy_out                               {0.000 0.333}          0.667           1499.999        
      clkoutphy_out_DIV                         {0.000 2.667}          5.333           187.500         
    clkoutphy_out_1                             {0.000 0.333}          0.667           1499.999        
      clkoutphy_out_1_DIV                       {0.000 2.667}          5.333           187.500         
  clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {0.000 1.667}          3.333           300.000         
  clk_50M_kv260_phigent_heimdallr_clk_wiz_0_0   {0.000 10.000}         20.000          50.000          
clk_pl_1                                        {0.000 5.000}          10.000          100.000         
mipi_phy_if_0_clk_p                             {0.000 1.116}          2.232           448.029         
  mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT            {0.000 4.464}          8.928           112.007         
mipi_phy_if_1_clk_p                             {0.000 1.116}          2.232           448.029         
  mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT            {0.000 4.464}          8.928           112.007         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0        4.120        0.000                      0                 8320        0.010        0.000                      0                 8320        2.000        0.000                       0                  3848  
  clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0        2.057        0.000                      0                 1109        0.052        0.000                      0                 1109        0.750        0.000                       0                   828  
    GEN_PLL_IN_IP_USP.pll0_clkout0                    4.113        0.000                      0                   16        0.107        0.000                      0                   16        2.392        0.000                       0                    12  
    GEN_PLL_IN_IP_USP.pll0_clkout0_1                  4.165        0.000                      0                   16        0.115        0.000                      0                   16        2.392        0.000                       0                    12  
    clkoutphy_out                                                                                                                                                                                 0.164        0.000                       0                     3  
    clkoutphy_out_1                                                                                                                                                                               0.164        0.000                       0                     2  
  clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0        0.202        0.000                      0                58590        0.010        0.000                      0                58590        0.167        0.000                       0                 24729  
  clk_50M_kv260_phigent_heimdallr_clk_wiz_0_0                                                                                                                                                     2.500        0.000                       0                     3  
mipi_phy_if_0_clk_p                                                                                                                                                                               0.827        0.000                       0                     1  
  mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT                  5.921        0.000                      0                 1815        0.017        0.000                      0                 1815        3.702        0.000                       0                   732  
mipi_phy_if_1_clk_p                                                                                                                                                                               0.827        0.000                       0                     1  
  mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT                  6.913        0.000                      0                   10        0.119        0.000                      0                   10        3.702        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0        2.810        0.000                      0                   33                                                                        
clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0        9.238        0.000                      0                    5                                                                        
mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT            clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0        8.416        0.000                      0                    5                                                                        
clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT                  2.829        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                    From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    ----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0        2.186        0.000                      0                  102        0.160        0.000                      0                  102  
**async_default**                             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0        1.951        0.000                      0                   32        0.229        0.000                      0                   32  
**async_default**                             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT            mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT                  7.902        0.000                      0                    3        0.213        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y0  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  To Clock:  clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                            (rising edge-triggered cell VCU clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@10.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.604ns (28.254%)  route 4.073ns (71.746%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 15.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.905ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.109ns (routing 0.835ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.235     5.459    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXILITECLK_VCUPLWREADYAXILITEAPB)
                                                      0.817     6.276 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/VCUPLWREADYAXILITEAPB
                         net (fo=1, routed)           1.485     7.761    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_pl_wready_axi_lite_apb
    SLICE_X1Y146         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.189     7.950 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/lc_pl_wready_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.037     8.987    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X2Y208         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.223     9.210 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.225     9.435    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X2Y208         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.083     9.518 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.181     9.699    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__3
    SLICE_X2Y211         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     9.792 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.260    10.052    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X2Y211         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199    10.251 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1/O
                         net (fo=37, routed)          0.885    11.136    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X0Y188         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417    12.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    13.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311    13.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.109    15.831    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X0Y188         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.428    15.403    
                         clock uncertainty           -0.068    15.335    
    SLICE_X0Y188         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    15.256    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                            (rising edge-triggered cell VCU clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@10.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.604ns (28.254%)  route 4.073ns (71.746%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 15.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.905ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.109ns (routing 0.835ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.235     5.459    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXILITECLK_VCUPLWREADYAXILITEAPB)
                                                      0.817     6.276 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/VCUPLWREADYAXILITEAPB
                         net (fo=1, routed)           1.485     7.761    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_pl_wready_axi_lite_apb
    SLICE_X1Y146         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.189     7.950 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/lc_pl_wready_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.037     8.987    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X2Y208         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.223     9.210 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.225     9.435    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X2Y208         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.083     9.518 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.181     9.699    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__3
    SLICE_X2Y211         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     9.792 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.260    10.052    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X2Y211         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199    10.251 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1/O
                         net (fo=37, routed)          0.885    11.136    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X0Y188         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417    12.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    13.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311    13.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.109    15.831    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X0Y188         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.428    15.403    
                         clock uncertainty           -0.068    15.335    
    SLICE_X0Y188         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078    15.257    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                            (rising edge-triggered cell VCU clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@10.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.604ns (28.415%)  route 4.041ns (71.585%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 15.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.905ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.835ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.235     5.459    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXILITECLK_VCUPLWREADYAXILITEAPB)
                                                      0.817     6.276 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/VCUPLWREADYAXILITEAPB
                         net (fo=1, routed)           1.485     7.761    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_pl_wready_axi_lite_apb
    SLICE_X1Y146         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.189     7.950 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/lc_pl_wready_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.037     8.987    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X2Y208         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.223     9.210 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.225     9.435    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X2Y208         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.083     9.518 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.181     9.699    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__3
    SLICE_X2Y211         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     9.792 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.260    10.052    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X2Y211         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199    10.251 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1/O
                         net (fo=37, routed)          0.853    11.104    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X6Y190         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417    12.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    13.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311    13.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.119    15.841    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X6Y190         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[34]/C
                         clock pessimism             -0.428    15.413    
                         clock uncertainty           -0.068    15.345    
    SLICE_X6Y190         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    15.266    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                            (rising edge-triggered cell VCU clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@10.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.604ns (28.415%)  route 4.041ns (71.585%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 15.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.905ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.835ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.235     5.459    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXILITECLK_VCUPLWREADYAXILITEAPB)
                                                      0.817     6.276 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/VCUPLWREADYAXILITEAPB
                         net (fo=1, routed)           1.485     7.761    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_pl_wready_axi_lite_apb
    SLICE_X1Y146         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.189     7.950 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/lc_pl_wready_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.037     8.987    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X2Y208         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.223     9.210 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.225     9.435    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X2Y208         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.083     9.518 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.181     9.699    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__3
    SLICE_X2Y211         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     9.792 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.260    10.052    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X2Y211         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199    10.251 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1/O
                         net (fo=37, routed)          0.853    11.104    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X6Y190         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417    12.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    13.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311    13.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.119    15.841    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X6Y190         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[35]/C
                         clock pessimism             -0.428    15.413    
                         clock uncertainty           -0.068    15.345    
    SLICE_X6Y190         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078    15.267    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                            (rising edge-triggered cell VCU clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@10.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 1.604ns (28.526%)  route 4.019ns (71.474%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 15.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.905ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.109ns (routing 0.835ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.235     5.459    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXILITECLK_VCUPLWREADYAXILITEAPB)
                                                      0.817     6.276 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/VCUPLWREADYAXILITEAPB
                         net (fo=1, routed)           1.485     7.761    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_pl_wready_axi_lite_apb
    SLICE_X1Y146         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.189     7.950 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/lc_pl_wready_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.037     8.987    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X2Y208         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.223     9.210 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.225     9.435    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X2Y208         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.083     9.518 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.181     9.699    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__3
    SLICE_X2Y211         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     9.792 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.260    10.052    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X2Y211         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199    10.251 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1/O
                         net (fo=37, routed)          0.831    11.082    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X0Y189         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417    12.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    13.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311    13.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.109    15.831    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X0Y189         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[32]/C
                         clock pessimism             -0.428    15.403    
                         clock uncertainty           -0.068    15.335    
    SLICE_X0Y189         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079    15.256    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  4.174    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                            (rising edge-triggered cell VCU clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@10.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 1.604ns (28.526%)  route 4.019ns (71.474%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 15.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.905ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.109ns (routing 0.835ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.235     5.459    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXILITECLK_VCUPLWREADYAXILITEAPB)
                                                      0.817     6.276 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/VCUPLWREADYAXILITEAPB
                         net (fo=1, routed)           1.485     7.761    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_pl_wready_axi_lite_apb
    SLICE_X1Y146         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.189     7.950 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/lc_pl_wready_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.037     8.987    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X2Y208         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.223     9.210 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.225     9.435    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X2Y208         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.083     9.518 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.181     9.699    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__3
    SLICE_X2Y211         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     9.792 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.260    10.052    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X2Y211         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199    10.251 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1/O
                         net (fo=37, routed)          0.831    11.082    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X0Y189         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417    12.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    13.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311    13.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.109    15.831    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X0Y189         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[33]/C
                         clock pessimism             -0.428    15.403    
                         clock uncertainty           -0.068    15.335    
    SLICE_X0Y189         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.078    15.257    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                            (rising edge-triggered cell VCU clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@10.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.604ns (28.704%)  route 3.984ns (71.296%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 15.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.905ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.116ns (routing 0.835ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.235     5.459    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXILITECLK_VCUPLWREADYAXILITEAPB)
                                                      0.817     6.276 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/VCUPLWREADYAXILITEAPB
                         net (fo=1, routed)           1.485     7.761    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_pl_wready_axi_lite_apb
    SLICE_X1Y146         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.189     7.950 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/lc_pl_wready_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.037     8.987    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X2Y208         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.223     9.210 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.225     9.435    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X2Y208         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.083     9.518 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.181     9.699    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__3
    SLICE_X2Y211         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     9.792 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.260    10.052    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X2Y211         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199    10.251 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1/O
                         net (fo=37, routed)          0.796    11.047    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X1Y192         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417    12.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    13.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311    13.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.116    15.838    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X1Y192         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.428    15.410    
                         clock uncertainty           -0.068    15.342    
    SLICE_X1Y192         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080    15.262    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                            (rising edge-triggered cell VCU clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@10.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.604ns (28.699%)  route 3.985ns (71.301%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 15.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.905ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.116ns (routing 0.835ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.235     5.459    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXILITECLK_VCUPLWREADYAXILITEAPB)
                                                      0.817     6.276 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/VCUPLWREADYAXILITEAPB
                         net (fo=1, routed)           1.485     7.761    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_pl_wready_axi_lite_apb
    SLICE_X1Y146         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.189     7.950 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/lc_pl_wready_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.037     8.987    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X2Y208         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.223     9.210 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.225     9.435    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X2Y208         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.083     9.518 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.181     9.699    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__3
    SLICE_X2Y211         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     9.792 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.260    10.052    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X2Y211         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199    10.251 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1/O
                         net (fo=37, routed)          0.797    11.048    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X1Y192         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417    12.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    13.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311    13.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.116    15.838    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X1Y192         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.428    15.410    
                         clock uncertainty           -0.068    15.342    
    SLICE_X1Y192         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    15.263    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                            (rising edge-triggered cell VCU clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@10.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.604ns (28.896%)  route 3.947ns (71.104%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 15.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.905ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.108ns (routing 0.835ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.235     5.459    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXILITECLK_VCUPLWREADYAXILITEAPB)
                                                      0.817     6.276 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/VCUPLWREADYAXILITEAPB
                         net (fo=1, routed)           1.485     7.761    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_pl_wready_axi_lite_apb
    SLICE_X1Y146         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.189     7.950 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/lc_pl_wready_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.037     8.987    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X2Y208         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.223     9.210 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.225     9.435    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X2Y208         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.083     9.518 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.181     9.699    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__3
    SLICE_X2Y211         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     9.792 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.260    10.052    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X2Y211         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199    10.251 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1/O
                         net (fo=37, routed)          0.759    11.010    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X0Y191         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417    12.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    13.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311    13.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.108    15.830    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X0Y191         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[24]/C
                         clock pessimism             -0.428    15.402    
                         clock uncertainty           -0.068    15.334    
    SLICE_X0Y191         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    15.255    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
                            (rising edge-triggered cell VCU clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@10.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.604ns (28.896%)  route 3.947ns (71.104%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 15.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.905ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.108ns (routing 0.835ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.235     5.459    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/s_axi_lite_aclk
    VCU_X0Y0             VCU                                          r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
  -------------------------------------------------------------------    -------------------
    VCU_X0Y0             VCU (Prop_VCU_PLVCUAXILITECLK_VCUPLWREADYAXILITEAPB)
                                                      0.817     6.276 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/VCUPLWREADYAXILITEAPB
                         net (fo=1, routed)           1.485     7.761    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_pl_wready_axi_lite_apb
    SLICE_X1Y146         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.189     7.950 r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/lc_pl_wready_axi_lite_apb_INST_0/O
                         net (fo=1, routed)           1.037     8.987    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X2Y208         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.223     9.210 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.225     9.435    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X2Y208         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.083     9.518 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.181     9.699    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__3
    SLICE_X2Y211         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     9.792 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.260    10.052    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X2Y211         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199    10.251 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1/O
                         net (fo=37, routed)          0.759    11.010    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0
    SLICE_X0Y191         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417    12.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    13.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311    13.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    13.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.108    15.830    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X0Y191         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.428    15.402    
                         clock uncertainty           -0.068    15.334    
    SLICE_X0Y191         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078    15.256    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  4.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.114ns (47.699%)  route 0.125ns (52.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.559ns
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Net Delay (Source):      2.088ns (routing 0.835ns, distribution 1.253ns)
  Clock Net Delay (Destination): 2.335ns (routing 0.905ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.088     5.810    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X9Y211         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y211         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     5.924 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/Q
                         net (fo=2, routed)           0.125     6.049    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rid[11]
    SLICE_X9Y209         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.335     5.559    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X9Y209         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]/C
                         clock pessimism              0.379     5.938    
    SLICE_X9Y209         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     6.039    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]
  -------------------------------------------------------------------
                         required time                         -6.039    
                         arrival time                           6.049    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.528%)  route 0.134ns (54.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.582ns
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Net Delay (Source):      2.109ns (routing 0.835ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.358ns (routing 0.905ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.109     5.831    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X10Y193        FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y193        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.943 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/Q
                         net (fo=2, routed)           0.134     6.077    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[10]
    SLICE_X8Y193         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.358     5.582    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X8Y193         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[10]/C
                         clock pessimism              0.379     5.961    
    SLICE_X8Y193         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     6.062    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.062    
                         arrival time                           6.077    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.114ns (45.968%)  route 0.134ns (54.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.582ns
    Source Clock Delay      (SCD):    5.831ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Net Delay (Source):      2.109ns (routing 0.835ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.358ns (routing 0.905ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.109     5.831    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X10Y193        FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y193        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     5.945 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]/Q
                         net (fo=2, routed)           0.134     6.079    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[28]
    SLICE_X8Y193         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.358     5.582    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X8Y193         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/C
                         clock pessimism              0.379     5.961    
    SLICE_X8Y193         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     6.062    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -6.062    
                         arrival time                           6.079    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_vld_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info2_vc6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.111ns (45.868%)  route 0.131ns (54.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    5.805ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Net Delay (Source):      2.083ns (routing 0.835ns, distribution 1.248ns)
  Clock Net Delay (Destination): 2.326ns (routing 0.905ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.083     5.805    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/s_axi_aclk
    SLICE_X17Y199        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_vld_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y199        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.916 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_vld_out_reg[1]/Q
                         net (fo=16, routed)          0.131     6.047    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_vld_out_reg_n_0_[1]
    SLICE_X15Y199        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info2_vc6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.326     5.550    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/s_axi_aclk
    SLICE_X15Y199        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info2_vc6_reg[1]/C
                         clock pessimism              0.379     5.929    
    SLICE_X15Y199        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     6.030    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info2_vc6_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.030    
                         arrival time                           6.047    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.111ns (44.758%)  route 0.137ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Net Delay (Source):      2.113ns (routing 0.835ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.356ns (routing 0.905ns, distribution 1.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.113     5.835    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y196         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y196         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     5.946 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=3, routed)           0.137     6.083    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[22]
    SLICE_X3Y195         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.356     5.580    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y195         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/C
                         clock pessimism              0.380     5.960    
    SLICE_X3Y195         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     6.063    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.062    
                         arrival time                           6.083    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.112ns (45.344%)  route 0.135ns (54.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.556ns
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Net Delay (Source):      2.090ns (routing 0.835ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.332ns (routing 0.905ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.090     5.812    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X7Y213         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y213         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.924 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[4]/Q
                         net (fo=7, routed)           0.135     6.059    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arid[4]
    SLICE_X9Y213         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.332     5.556    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X9Y213         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]/C
                         clock pessimism              0.379     5.935    
    SLICE_X9Y213         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     6.038    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                         -6.038    
                         arrival time                           6.059    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.115ns (52.036%)  route 0.106ns (47.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.555ns
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Net Delay (Source):      2.119ns (routing 0.835ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.331ns (routing 0.905ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.119     5.841    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X6Y191         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y191         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.956 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/Q
                         net (fo=2, routed)           0.106     6.062    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rdata[14]
    SLICE_X7Y191         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.331     5.555    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X7Y191         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]/C
                         clock pessimism              0.379     5.934    
    SLICE_X7Y191         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     6.036    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.036    
                         arrival time                           6.062    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_vld_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.112ns (55.445%)  route 0.090ns (44.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.560ns
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Net Delay (Source):      2.090ns (routing 0.835ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.336ns (routing 0.905ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.090     5.812    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc/dest_clk
    SLICE_X14Y187        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y187        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.924 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc/dest_req_ext_ff_reg/Q
                         net (fo=1, routed)           0.090     6.014    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/hsc2r_vld_i_7
    SLICE_X14Y188        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_vld_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.336     5.560    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/s_axi_aclk
    SLICE_X14Y188        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_vld_out_reg[7]/C
                         clock pessimism              0.325     5.885    
    SLICE_X14Y188        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.988    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_vld_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.988    
                         arrival time                           6.014    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.115ns (52.036%)  route 0.106ns (47.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.537ns
    Source Clock Delay      (SCD):    5.825ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Net Delay (Source):      2.103ns (routing 0.835ns, distribution 1.268ns)
  Clock Net Delay (Destination): 2.313ns (routing 0.905ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.103     5.825    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X6Y208         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y208         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.940 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[0]/Q
                         net (fo=2, routed)           0.106     6.046    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[50]_0[0]
    SLICE_X7Y208         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.313     5.537    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X7Y208         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[35]/C
                         clock pessimism              0.379     5.916    
    SLICE_X7Y208         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     6.018    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[35]
  -------------------------------------------------------------------
                         required time                         -6.018    
                         arrival time                           6.046    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.115ns (56.098%)  route 0.090ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.555ns
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Net Delay (Source):      2.088ns (routing 0.835ns, distribution 1.253ns)
  Clock Net Delay (Destination): 2.331ns (routing 0.905ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.311     3.683    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.722 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.088     5.810    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X9Y211         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y211         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.925 r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/Q
                         net (fo=2, routed)           0.090     6.015    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rid[5]
    SLICE_X9Y212         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.354     3.180    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.224 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3846, routed)        2.331     5.555    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X9Y212         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]/C
                         clock pessimism              0.324     5.879    
    SLICE_X9Y212         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.982    kv260_phigent_heimdallr_i/axi_ic_ctrl_100/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[40]
  -------------------------------------------------------------------
                         required time                         -5.982    
                         arrival time                           6.015    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     VCU/PLVCUAXILITECLK  n/a            6.000         10.000      4.000      VCU_X0Y0       kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
Min Period        n/a     PS8/MAXIGP2ACLK      n/a            3.000         10.000      7.000      PS8_X0Y0       kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRLC32E/CLK          n/a            1.524         10.000      8.476      SLICE_X10Y194  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK          n/a            1.524         10.000      8.476      SLICE_X10Y197  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK          n/a            1.524         10.000      8.476      SLICE_X10Y194  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK          n/a            1.524         10.000      8.476      SLICE_X10Y194  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK          n/a            1.524         10.000      8.476      SLICE_X10Y194  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK          n/a            1.524         10.000      8.476      SLICE_X10Y197  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK          n/a            1.524         10.000      8.476      SLICE_X10Y190  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK          n/a            1.524         10.000      8.476      SLICE_X12Y190  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    VCU/PLVCUAXILITECLK  n/a            3.000         5.000       2.000      VCU_X0Y0       kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
Low Pulse Width   Fast    VCU/PLVCUAXILITECLK  n/a            3.000         5.000       2.000      VCU_X0Y0       kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK      n/a            1.500         5.000       3.500      PS8_X0Y0       kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK      n/a            1.500         5.000       3.500      PS8_X0Y0       kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK          n/a            0.762         5.000       4.238      SLICE_X10Y194  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK          n/a            0.762         5.000       4.238      SLICE_X10Y194  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK          n/a            0.762         5.000       4.238      SLICE_X10Y197  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK          n/a            0.762         5.000       4.238      SLICE_X10Y197  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK          n/a            0.762         5.000       4.238      SLICE_X10Y194  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK          n/a            0.762         5.000       4.238      SLICE_X10Y194  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    VCU/PLVCUAXILITECLK  n/a            3.000         5.000       2.000      VCU_X0Y0       kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
High Pulse Width  Fast    VCU/PLVCUAXILITECLK  n/a            3.000         5.000       2.000      VCU_X0Y0       kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUAXILITECLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK      n/a            1.500         5.000       3.500      PS8_X0Y0       kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK      n/a            1.500         5.000       3.500      PS8_X0Y0       kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK          n/a            0.762         5.000       4.238      SLICE_X10Y194  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK          n/a            0.762         5.000       4.238      SLICE_X10Y194  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK          n/a            0.762         5.000       4.238      SLICE_X10Y197  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK          n/a            0.762         5.000       4.238      SLICE_X10Y197  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK          n/a            0.762         5.000       4.238      SLICE_X10Y194  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK          n/a            0.762         5.000       4.238      SLICE_X10Y194  kv260_phigent_heimdallr_i/axi_ic_ctrl_100/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  To Clock:  clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.522ns (19.065%)  route 2.216ns (80.935%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 10.930 - 5.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    -0.307ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.468ns (routing 1.182ns, distribution 1.286ns)
  Clock Net Delay (Destination): 2.212ns (routing 1.086ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.468     5.686    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X25Y183        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.801 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/Q
                         net (fo=25, routed)          0.901     6.702    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg_1
    SLICE_X22Y183        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.887 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/dl_en_hs_rx_term_i_6/O
                         net (fo=28, routed)          0.918     7.805    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_lpn_reg_0
    SLICE_X26Y187        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083     7.888 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state[3]_i_11__0/O
                         net (fo=1, routed)           0.046     7.934    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state_reg[0]_0
    SLICE_X26Y187        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057     7.991 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state[3]_i_6__0/O
                         net (fo=1, routed)           0.102     8.093    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state_reg[0]_1
    SLICE_X26Y188        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082     8.175 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[3]_i_1__2/O
                         net (fo=4, routed)           0.249     8.424    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i_n_1
    SLICE_X25Y188        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.212    10.930    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X25Y188        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/C
                         clock pessimism             -0.307    10.623    
                         clock uncertainty           -0.062    10.561    
    SLICE_X25Y188        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080    10.481    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.481    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.522ns (19.058%)  route 2.217ns (80.942%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 10.930 - 5.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    -0.307ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.468ns (routing 1.182ns, distribution 1.286ns)
  Clock Net Delay (Destination): 2.212ns (routing 1.086ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.468     5.686    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X25Y183        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.801 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/Q
                         net (fo=25, routed)          0.901     6.702    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg_1
    SLICE_X22Y183        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.887 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/dl_en_hs_rx_term_i_6/O
                         net (fo=28, routed)          0.918     7.805    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_lpn_reg_0
    SLICE_X26Y187        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083     7.888 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state[3]_i_11__0/O
                         net (fo=1, routed)           0.046     7.934    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state_reg[0]_0
    SLICE_X26Y187        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057     7.991 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state[3]_i_6__0/O
                         net (fo=1, routed)           0.102     8.093    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state_reg[0]_1
    SLICE_X26Y188        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082     8.175 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[3]_i_1__2/O
                         net (fo=4, routed)           0.250     8.425    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i_n_1
    SLICE_X25Y188        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.212    10.930    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X25Y188        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/C
                         clock pessimism             -0.307    10.623    
                         clock uncertainty           -0.062    10.561    
    SLICE_X25Y188        FDCE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.079    10.482    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.522ns (19.100%)  route 2.211ns (80.900%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.926ns = ( 10.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    -0.307ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.468ns (routing 1.182ns, distribution 1.286ns)
  Clock Net Delay (Destination): 2.208ns (routing 1.086ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.468     5.686    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X25Y183        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.801 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/Q
                         net (fo=25, routed)          0.901     6.702    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg_1
    SLICE_X22Y183        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.887 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/dl_en_hs_rx_term_i_6/O
                         net (fo=28, routed)          0.918     7.805    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_lpn_reg_0
    SLICE_X26Y187        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083     7.888 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state[3]_i_11__0/O
                         net (fo=1, routed)           0.046     7.934    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state_reg[0]_0
    SLICE_X26Y187        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057     7.991 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state[3]_i_6__0/O
                         net (fo=1, routed)           0.102     8.093    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state_reg[0]_1
    SLICE_X26Y188        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082     8.175 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[3]_i_1__2/O
                         net (fo=4, routed)           0.244     8.419    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i_n_1
    SLICE_X26Y188        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.208    10.926    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X26Y188        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/C
                         clock pessimism             -0.307    10.619    
                         clock uncertainty           -0.062    10.557    
    SLICE_X26Y188        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    10.478    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.478    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.522ns (19.198%)  route 2.197ns (80.802%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 10.930 - 5.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    -0.307ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.468ns (routing 1.182ns, distribution 1.286ns)
  Clock Net Delay (Destination): 2.212ns (routing 1.086ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.468     5.686    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X25Y183        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.801 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/Q
                         net (fo=25, routed)          0.901     6.702    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg_1
    SLICE_X22Y183        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.887 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/dl_en_hs_rx_term_i_6/O
                         net (fo=28, routed)          0.918     7.805    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_lpn_reg_0
    SLICE_X26Y187        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.083     7.888 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state[3]_i_11__0/O
                         net (fo=1, routed)           0.046     7.934    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state_reg[0]_0
    SLICE_X26Y187        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057     7.991 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state[3]_i_6__0/O
                         net (fo=1, routed)           0.102     8.093    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state_reg[0]_1
    SLICE_X26Y188        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082     8.175 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[3]_i_1__2/O
                         net (fo=4, routed)           0.230     8.405    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i_n_1
    SLICE_X25Y188        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.212    10.930    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X25Y188        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/C
                         clock pessimism             -0.307    10.623    
                         clock uncertainty           -0.062    10.561    
    SLICE_X25Y188        FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081    10.480    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         10.480    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.714ns (28.132%)  route 1.824ns (71.868%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.807ns = ( 10.807 - 5.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.468ns (routing 1.182ns, distribution 1.286ns)
  Clock Net Delay (Destination): 2.089ns (routing 1.086ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.468     5.686    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X25Y183        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.801 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/Q
                         net (fo=25, routed)          0.901     6.702    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg_1
    SLICE_X22Y183        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.887 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/dl_en_hs_rx_term_i_6/O
                         net (fo=28, routed)          0.418     7.305    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg_0
    SLICE_X20Y188        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.189     7.494 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state[3]_i_5/O
                         net (fo=1, routed)           0.073     7.567    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state_reg[0]_0
    SLICE_X20Y188        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     7.792 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.432     8.224    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i_n_4
    SLICE_X22Y187        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.089    10.807    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X22Y187        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/C
                         clock pessimism             -0.365    10.442    
                         clock uncertainty           -0.062    10.380    
    SLICE_X22Y187        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.079    10.301    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.301    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.714ns (28.132%)  route 1.824ns (71.868%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.807ns = ( 10.807 - 5.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.468ns (routing 1.182ns, distribution 1.286ns)
  Clock Net Delay (Destination): 2.089ns (routing 1.086ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.468     5.686    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X25Y183        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.801 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/Q
                         net (fo=25, routed)          0.901     6.702    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg_1
    SLICE_X22Y183        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.887 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/dl_en_hs_rx_term_i_6/O
                         net (fo=28, routed)          0.418     7.305    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg_0
    SLICE_X20Y188        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.189     7.494 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state[3]_i_5/O
                         net (fo=1, routed)           0.073     7.567    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state_reg[0]_0
    SLICE_X20Y188        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     7.792 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.432     8.224    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i_n_4
    SLICE_X22Y187        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.089    10.807    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X22Y187        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/C
                         clock pessimism             -0.365    10.442    
                         clock uncertainty           -0.062    10.380    
    SLICE_X22Y187        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.079    10.301    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         10.301    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.566ns (20.404%)  route 2.208ns (79.596%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 10.913 - 5.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    -0.307ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.468ns (routing 1.182ns, distribution 1.286ns)
  Clock Net Delay (Destination): 2.195ns (routing 1.086ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.468     5.686    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X25Y183        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.801 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/Q
                         net (fo=25, routed)          0.901     6.702    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg_1
    SLICE_X22Y183        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.887 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/dl_en_hs_rx_term_i_6/O
                         net (fo=28, routed)          1.111     7.998    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state_reg[2]
    SLICE_X25Y187        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     8.184 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/dl_stopstate_i_4__2/O
                         net (fo=1, routed)           0.100     8.284    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/dl_stopstate_i_4__2_n_0
    SLICE_X25Y187        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.080     8.364 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/dl_stopstate_i_1__2/O
                         net (fo=1, routed)           0.096     8.460    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i_n_5
    SLICE_X25Y187        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.195    10.913    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X25Y187        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg/C
                         clock pessimism             -0.307    10.606    
                         clock uncertainty           -0.062    10.544    
    SLICE_X25Y187        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.043    10.587    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg
  -------------------------------------------------------------------
                         required time                         10.587    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.358ns (13.167%)  route 2.361ns (86.833%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 10.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.468ns (routing 1.182ns, distribution 1.286ns)
  Clock Net Delay (Destination): 2.202ns (routing 1.086ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.468     5.686    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X25Y183        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.801 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/Q
                         net (fo=25, routed)          0.901     6.702    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg_1
    SLICE_X22Y183        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.887 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/dl_en_hs_rx_term_i_6/O
                         net (fo=28, routed)          1.387     8.274    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/dl_en_hs_lpn_reg_2
    SLICE_X24Y183        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     8.332 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[3]_i_2__0/O
                         net (fo=1, routed)           0.073     8.405    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i_n_10
    SLICE_X24Y183        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.202    10.920    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X24Y183        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/C
                         clock pessimism             -0.362    10.558    
                         clock uncertainty           -0.062    10.495    
    SLICE_X24Y183        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.044    10.539    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.714ns (29.072%)  route 1.742ns (70.928%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 10.802 - 5.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.468ns (routing 1.182ns, distribution 1.286ns)
  Clock Net Delay (Destination): 2.084ns (routing 1.086ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.468     5.686    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X25Y183        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.801 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg/Q
                         net (fo=25, routed)          0.901     6.702    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk_reg_1
    SLICE_X22Y183        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.887 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/dl_en_hs_rx_term_i_6/O
                         net (fo=28, routed)          0.418     7.305    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg_0
    SLICE_X20Y188        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.189     7.494 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state[3]_i_5/O
                         net (fo=1, routed)           0.073     7.567    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state_reg[0]_0
    SLICE_X20Y188        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     7.792 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.350     8.142    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i_n_4
    SLICE_X20Y187        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.084    10.802    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X20Y187        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/C
                         clock pessimism             -0.365    10.437    
                         clock uncertainty           -0.062    10.375    
    SLICE_X20Y187        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    10.294    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         10.294    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_rx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.115ns (4.294%)  route 2.563ns (95.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 10.931 - 5.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.323ns (routing 1.182ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.086ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.323     5.541    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     5.656 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          2.563     8.219    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_rst
    SLICE_X26Y182        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_rx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.213    10.931    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X26Y182        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_rx_state_reg[1]/C
                         clock pessimism             -0.365    10.566    
                         clock uncertainty           -0.062    10.504    
    SLICE_X26Y182        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.119    10.385    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.385    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  2.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.165ns (62.500%)  route 0.099ns (37.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.652ns
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Net Delay (Source):      2.187ns (routing 1.086ns, distribution 1.101ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.182ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.187     5.905    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X27Y218        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y218        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     6.020 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[1]/Q
                         net (fo=7, routed)           0.088     6.108    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[1]
    SLICE_X28Y218        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.050     6.158 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.011     6.169    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/p_0_in[3]
    SLICE_X28Y218        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.434     5.652    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X28Y218        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[3]/C
                         clock pessimism              0.362     6.014    
    SLICE_X28Y218        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     6.117    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.117    
                         arrival time                           6.169    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/bs_rst_gen[6].bs_rst_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/bs_rst_int_r_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.112ns (55.721%)  route 0.089ns (44.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.549ns
    Source Clock Delay      (SCD):    5.808ns
    Clock Pessimism Removal (CPR):    -0.304ns
  Clock Net Delay (Source):      2.090ns (routing 1.086ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.331ns (routing 1.182ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.090     5.808    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/clk
    SLICE_X22Y183        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/bs_rst_gen[6].bs_rst_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y183        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     5.920 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/bs_rst_gen[6].bs_rst_r_reg[6]/Q
                         net (fo=1, routed)           0.089     6.009    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/bs_rst_r[6]
    SLICE_X22Y183        FDSE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/bs_rst_int_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.331     5.549    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/clk
    SLICE_X22Y183        FDSE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/bs_rst_int_r_reg[6]/C
                         clock pessimism              0.304     5.853    
    SLICE_X22Y183        FDSE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.956    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/bs_rst_int_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.956    
                         arrival time                           6.009    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/rxactivehs_sync_i/s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.114ns (30.645%)  route 0.258ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.564ns
    Source Clock Delay      (SCD):    5.749ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Net Delay (Source):      2.031ns (routing 1.086ns, distribution 0.945ns)
  Clock Net Delay (Destination): 2.346ns (routing 1.182ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.031     5.749    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/rxactivehs_sync_i/core_clk
    SLICE_X21Y173        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/rxactivehs_sync_i/s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y173        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     5.863 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/rxactivehs_sync_i/s_level_out_d2_reg/Q
                         net (fo=6, routed)           0.258     6.121    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/rxactivehs_sync
    SLICE_X21Y184        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.346     5.564    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/core_clk
    SLICE_X21Y184        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg/C
                         clock pessimism              0.404     5.968    
    SLICE_X21Y184        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.100     6.068    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg
  -------------------------------------------------------------------
                         required time                         -6.068    
                         arrival time                           6.121    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.163ns (60.595%)  route 0.106ns (39.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.625ns
    Source Clock Delay      (SCD):    5.884ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Net Delay (Source):      2.166ns (routing 1.086ns, distribution 1.080ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.182ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.166     5.884    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/clk
    SLICE_X23Y213        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y213        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     5.997 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_1_reg[0]/Q
                         net (fo=8, routed)           0.095     6.092    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_1
    SLICE_X24Y213        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.050     6.142 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/GEN_RIU_NOT_FROM_PLL.hssio_state[6]_i_1/O
                         net (fo=1, routed)           0.011     6.153    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in_0[6]
    SLICE_X24Y213        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.407     5.625    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/clk
    SLICE_X24Y213        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]/C
                         clock pessimism              0.362     5.987    
    SLICE_X24Y213        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     6.090    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.090    
                         arrival time                           6.153    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/PR_OUT_DFF[0].FDRE_PER/D
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.114ns (39.583%)  route 0.174ns (60.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.547ns
    Source Clock Delay      (SCD):    5.799ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Net Delay (Source):      2.081ns (routing 1.086ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.329ns (routing 1.182ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.081     5.799    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/slowest_sync_clk
    SLICE_X20Y193        FDSE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y193        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     5.913 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.174     6.087    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/Pr_out
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/PR_OUT_DFF[0].FDRE_PER/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.329     5.547    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/slowest_sync_clk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/PR_OUT_DFF[0].FDRE_PER/C
                         clock pessimism              0.368     5.915    
    SLICE_X22Y191        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     6.016    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/PR_OUT_DFF[0].FDRE_PER
  -------------------------------------------------------------------
                         required time                         -6.016    
                         arrival time                           6.087    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_11_r_nxt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_11_r_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.112ns (60.541%)  route 0.073ns (39.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.625ns
    Source Clock Delay      (SCD):    5.892ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      2.174ns (routing 1.086ns, distribution 1.088ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.182ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.174     5.892    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X23Y217        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_11_r_nxt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y217        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     6.004 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_11_r_nxt_reg/Q
                         net (fo=1, routed)           0.073     6.077    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_11_r_nxt_reg_n_0
    SLICE_X23Y217        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_11_r_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.407     5.625    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X23Y217        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_11_r_dly_reg/C
                         clock pessimism              0.280     5.905    
    SLICE_X23Y217        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     6.006    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_11_r_dly_reg
  -------------------------------------------------------------------
                         required time                         -6.006    
                         arrival time                           6.077    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.167ns (57.192%)  route 0.125ns (42.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.648ns
    Source Clock Delay      (SCD):    5.892ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Net Delay (Source):      2.174ns (routing 1.086ns, distribution 1.088ns)
  Clock Net Delay (Destination): 2.430ns (routing 1.182ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.174     5.892    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X23Y198        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y198        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     6.004 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]/Q
                         net (fo=8, routed)           0.108     6.112    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]
    SLICE_X24Y197        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.055     6.167 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.017     6.184    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/p_0_in[3]
    SLICE_X24Y197        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.430     5.648    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X24Y197        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[3]/C
                         clock pessimism              0.362     6.010    
    SLICE_X24Y197        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     6.112    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.112    
                         arrival time                           6.184    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.343%)  route 0.122ns (42.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.654ns
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Net Delay (Source):      2.187ns (routing 1.086ns, distribution 1.101ns)
  Clock Net Delay (Destination): 2.436ns (routing 1.182ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.187     5.905    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X27Y218        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y218        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     6.017 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]/Q
                         net (fo=8, routed)           0.084     6.101    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]
    SLICE_X28Y218        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     6.153 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.038     6.191    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[5]_i_1__0_n_0
    SLICE_X28Y218        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.436     5.654    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X28Y218        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[5]/C
                         clock pessimism              0.362     6.016    
    SLICE_X28Y218        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     6.117    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.117    
                         arrival time                           6.191    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.163ns (54.153%)  route 0.138ns (45.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.671ns
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Net Delay (Source):      2.195ns (routing 1.086ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.453ns (routing 1.182ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.195     5.913    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X24Y184        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     6.025 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[0]/Q
                         net (fo=6, routed)           0.090     6.115    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/lp_st_cnt_reg[1][0]
    SLICE_X25Y184        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     6.166 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/lp_st_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.048     6.214    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt[1]
    SLICE_X25Y184        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.453     5.671    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X25Y184        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[1]/C
                         clock pessimism              0.362     6.033    
    SLICE_X25Y184        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     6.133    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.133    
                         arrival time                           6.214    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/bs_rst_gen[30].bs_dly_rst_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.115ns (51.570%)  route 0.108ns (48.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.614ns
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    -0.307ns
  Clock Net Delay (Source):      2.164ns (routing 1.086ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.396ns (routing 1.182ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.164     5.882    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/clk
    SLICE_X23Y211        FDSE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y211        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.997 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg/Q
                         net (fo=8, routed)           0.108     6.105    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg_0
    SLICE_X23Y213        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/bs_rst_gen[30].bs_dly_rst_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.396     5.614    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/clk
    SLICE_X23Y213        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/bs_rst_gen[30].bs_dly_rst_r_reg[30]/C
                         clock pessimism              0.307     5.921    
    SLICE_X23Y213        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     6.022    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/bs_rst_gen[30].bs_dly_rst_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -6.022    
                         arrival time                           6.105    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         5.000       1.154      BITSLICE_CONTROL_X0Y24  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         5.000       1.154      BITSLICE_CONTROL_X0Y25  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            3.846         5.000       1.154      BITSLICE_CONTROL_X0Y28  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
Min Period        n/a     SRL16E/CLK                n/a            1.524         5.000       3.476      SLICE_X20Y192           kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK                n/a            1.524         5.000       3.476      SLICE_X28Y211           kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I                  n/a            1.379         5.000       3.621      BUFGCE_X0Y21            kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE4_ADV/CLKIN           n/a            1.071         5.000       3.929      PLL_X0Y7                kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Min Period        n/a     PLLE4_ADV/CLKIN           n/a            1.071         5.000       3.929      PLL_X0Y6                kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Min Period        n/a     MMCME4_ADV/CLKOUT0        n/a            1.071         5.000       3.929      MMCM_X0Y0               kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C                    n/a            0.550         5.000       4.450      SLICE_X25Y192           kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg/C
Max Period        n/a     PLLE4_ADV/CLKIN           n/a            14.286        5.000       9.286      PLL_X0Y7                kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN           n/a            14.286        5.000       9.286      PLL_X0Y6                kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN           n/a            1.750         2.500       0.750      PLL_X0Y7                kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN           n/a            1.750         2.500       0.750      PLL_X0Y7                kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN           n/a            1.750         2.500       0.750      PLL_X0Y6                kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN           n/a            1.750         2.500       0.750      PLL_X0Y6                kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y24  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y24  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y25  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y25  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y28  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y28  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    PLLE4_ADV/CLKIN           n/a            1.750         2.500       0.750      PLL_X0Y7                kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN           n/a            1.750         2.500       0.750      PLL_X0Y7                kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN           n/a            1.750         2.500       0.750      PLL_X0Y6                kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN           n/a            1.750         2.500       0.750      PLL_X0Y6                kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKIN
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y24  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y24  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y25  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y25  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y28  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            1.731         2.500       0.769      BITSLICE_CONTROL_X0Y28  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  GEN_PLL_IN_IP_USP.pll0_clkout0
  To Clock:  GEN_PLL_IN_IP_USP.pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.421ns (41.478%)  route 0.594ns (58.522%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.607ns = ( 12.940 - 5.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.001ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.378     5.945    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.989 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.998     6.987    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     7.102 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.206     7.308    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X25Y196        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     7.532 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     7.582    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y196        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.664 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.338     8.002    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.332    12.007    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.046 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.894    12.940    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.650    12.290    
                         clock uncertainty           -0.056    12.234    
    SLICE_X25Y196        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.119    12.115    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.115    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.421ns (41.478%)  route 0.594ns (58.522%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.607ns = ( 12.940 - 5.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.001ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.378     5.945    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.989 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.998     6.987    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     7.102 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.206     7.308    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X25Y196        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     7.532 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     7.582    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y196        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.664 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.338     8.002    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.332    12.007    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.046 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.894    12.940    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism             -0.650    12.290    
                         clock uncertainty           -0.056    12.234    
    SLICE_X25Y196        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.119    12.115    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.115    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.421ns (41.478%)  route 0.594ns (58.522%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.607ns = ( 12.940 - 5.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.001ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.378     5.945    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.989 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.998     6.987    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     7.102 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.206     7.308    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X25Y196        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     7.532 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     7.582    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y196        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.664 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.338     8.002    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.332    12.007    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.046 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.894    12.940    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.650    12.290    
                         clock uncertainty           -0.056    12.234    
    SLICE_X25Y196        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.119    12.115    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.115    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.421ns (42.100%)  route 0.579ns (57.900%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.598ns = ( 12.931 - 5.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.001ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.378     5.945    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.989 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.998     6.987    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     7.102 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.206     7.308    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X25Y196        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     7.532 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     7.582    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y196        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.664 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.323     7.987    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.332    12.007    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.046 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.885    12.931    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism             -0.623    12.308    
                         clock uncertainty           -0.056    12.252    
    SLICE_X26Y196        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.118    12.134    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.421ns (42.100%)  route 0.579ns (57.900%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.598ns = ( 12.931 - 5.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.001ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.378     5.945    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.989 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.998     6.987    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     7.102 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.206     7.308    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X25Y196        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     7.532 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     7.582    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y196        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.664 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.323     7.987    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.332    12.007    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.046 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.885    12.931    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism             -0.623    12.308    
                         clock uncertainty           -0.056    12.252    
    SLICE_X26Y196        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.118    12.134    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.421ns (42.100%)  route 0.579ns (57.900%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.598ns = ( 12.931 - 5.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.001ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.378     5.945    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.989 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.998     6.987    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     7.102 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.206     7.308    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X25Y196        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     7.532 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     7.582    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y196        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.664 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.323     7.987    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.332    12.007    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.046 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.885    12.931    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.623    12.308    
                         clock uncertainty           -0.056    12.252    
    SLICE_X26Y196        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.118    12.134    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.421ns (42.100%)  route 0.579ns (57.900%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.598ns = ( 12.931 - 5.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.001ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.378     5.945    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.989 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.998     6.987    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     7.102 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.206     7.308    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X25Y196        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     7.532 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     7.582    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y196        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.664 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.323     7.987    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.332    12.007    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.046 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.885    12.931    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism             -0.623    12.308    
                         clock uncertainty           -0.056    12.252    
    SLICE_X26Y196        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.118    12.134    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.385ns (40.146%)  route 0.574ns (59.854%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.607ns = ( 12.940 - 5.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.001ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.378     5.945    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.989 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.998     6.987    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     7.101 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.277     7.378    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X25Y196        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     7.513 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4/O
                         net (fo=1, routed)           0.263     7.776    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4_n_0
    SLICE_X25Y196        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.136     7.912 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.034     7.946    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.332    12.007    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.046 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.894    12.940    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.650    12.290    
                         clock uncertainty           -0.056    12.234    
    SLICE_X25Y196        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    12.280    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.248ns (27.648%)  route 0.649ns (72.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.607ns = ( 12.940 - 5.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    -0.650ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.001ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.378     5.945    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.989 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.998     6.987    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     7.101 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.277     7.378    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X25Y196        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     7.512 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.372     7.884    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.332    12.007    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.046 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.894    12.940    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.650    12.290    
                         clock uncertainty           -0.056    12.234    
    SLICE_X25Y196        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    12.278    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.302ns (45.482%)  route 0.362ns (54.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.598ns = ( 12.931 - 5.333 ) 
    Source Clock Delay      (SCD):    6.987ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.001ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.378     5.945    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.989 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.998     6.987    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     7.102 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.293     7.395    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X26Y196        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     7.582 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.069     7.651    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[2]
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.332    12.007    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.046 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.885    12.931    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.623    12.308    
                         clock uncertainty           -0.056    12.252    
    SLICE_X26Y196        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    12.296    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  4.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.121ns (77.070%)  route 0.036ns (22.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.182ns
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Net Delay (Source):      0.530ns (routing 0.001ns, distribution 0.529ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.001ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.530     4.655    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     4.739 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.029     4.768    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X26Y196        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.037     4.805 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[1]_i_1/O
                         net (fo=1, routed)           0.007     4.812    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[1]
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.577     4.182    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism              0.478     4.660    
    SLICE_X26Y196        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.045     4.705    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.705    
                         arrival time                           4.812    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.104ns (65.409%)  route 0.055ns (34.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      0.534ns (routing 0.001ns, distribution 0.533ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.001ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.534     4.659    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y196        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     4.742 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.032     4.774    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X25Y196        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.021     4.795 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.023     4.818    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[5]
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.585     4.190    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism              0.476     4.666    
    SLICE_X25Y196        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.044     4.710    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.710    
                         arrival time                           4.818    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.086ns (49.143%)  route 0.089ns (50.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.191ns
    Source Clock Delay      (SCD):    4.660ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      0.535ns (routing 0.001ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.001ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.535     4.660    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/CLK
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y196        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     4.746 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/Q
                         net (fo=1, routed)           0.089     4.835    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.586     4.191    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/CLK
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                         clock pessimism              0.476     4.667    
    SLICE_X25Y196        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.045     4.712    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.712    
                         arrival time                           4.835    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.121ns (67.222%)  route 0.059ns (32.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.182ns
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Net Delay (Source):      0.530ns (routing 0.001ns, distribution 0.529ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.001ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.530     4.655    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     4.739 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.052     4.791    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X26Y196        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.037     4.828 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[3]_i_1/O
                         net (fo=1, routed)           0.007     4.835    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[3]
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.577     4.182    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism              0.478     4.660    
    SLICE_X26Y196        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.045     4.705    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.705    
                         arrival time                           4.835    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.151ns (76.263%)  route 0.047ns (23.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.182ns
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Net Delay (Source):      0.530ns (routing 0.001ns, distribution 0.529ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.001ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.530     4.655    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     4.739 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.029     4.768    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X26Y196        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.067     4.835 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[0]_i_1/O
                         net (fo=1, routed)           0.018     4.853    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[0]
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.577     4.182    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism              0.478     4.660    
    SLICE_X26Y196        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044     4.704    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.704    
                         arrival time                           4.853    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.084ns (38.889%)  route 0.132ns (61.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.191ns
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Net Delay (Source):      0.534ns (routing 0.001ns, distribution 0.533ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.001ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.534     4.659    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y196        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     4.743 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.132     4.875    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.586     4.191    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                         clock pessimism              0.484     4.675    
    SLICE_X25Y196        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.044     4.719    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg
  -------------------------------------------------------------------
                         required time                         -4.719    
                         arrival time                           4.875    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.129ns (58.904%)  route 0.090ns (41.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      0.534ns (routing 0.001ns, distribution 0.533ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.001ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.534     4.659    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y196        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     4.743 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.081     4.824    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
    SLICE_X25Y196        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.045     4.869 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.009     4.878    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.585     4.190    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism              0.476     4.666    
    SLICE_X25Y196        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.045     4.711    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.711    
                         arrival time                           4.878    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.151ns (68.018%)  route 0.071ns (31.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.182ns
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Net Delay (Source):      0.530ns (routing 0.001ns, distribution 0.529ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.001ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.530     4.655    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     4.739 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.052     4.791    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X26Y196        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.067     4.858 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.019     4.877    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[2]
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.577     4.182    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism              0.478     4.660    
    SLICE_X26Y196        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.044     4.704    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.704    
                         arrival time                           4.877    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.121ns (45.833%)  route 0.143ns (54.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Net Delay (Source):      0.530ns (routing 0.001ns, distribution 0.529ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.001ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.530     4.655    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     4.739 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.046     4.785    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X25Y196        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     4.822 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.097     4.919    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.585     4.190    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism              0.484     4.674    
    SLICE_X25Y196        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     4.718    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.718    
                         arrival time                           4.919    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.144ns (45.000%)  route 0.176ns (55.000%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Net Delay (Source):      0.530ns (routing 0.001ns, distribution 0.529ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.001ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.530     4.655    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     4.741 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.046     4.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X25Y196        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.021     4.808 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.023     4.831    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y196        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     4.868 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.107     4.975    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.585     4.190    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y196        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism              0.484     4.674    
    SLICE_X25Y196        FDRE (Hold_EFF_SLICEM_C_R)
                                                     -0.008     4.666    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.666    
                         arrival time                           4.975    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GEN_PLL_IN_IP_USP.pll0_clkout0
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         5.333       3.954      BUFGCE_X0Y75   kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/I
Min Period        n/a     PLLE4_ADV/CLKOUT0  n/a            1.379         5.333       3.954      PLL_X0Y7       kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X25Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X25Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X25Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X25Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X26Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y196  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  GEN_PLL_IN_IP_USP.pll0_clkout0_1
  To Clock:  GEN_PLL_IN_IP_USP.pll0_clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.422ns (43.017%)  route 0.559ns (56.983%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.592ns = ( 12.925 - 5.333 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.001ns, distribution 0.974ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.001ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.379     5.946    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.990 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.975     6.965    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     7.081 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.133     7.214    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X25Y206        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     7.438 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     7.488    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y206        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.570 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.376     7.946    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.333    12.008    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.047 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.878    12.925    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism             -0.640    12.285    
                         clock uncertainty           -0.056    12.229    
    SLICE_X25Y205        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.118    12.111    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.422ns (43.017%)  route 0.559ns (56.983%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.592ns = ( 12.925 - 5.333 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.001ns, distribution 0.974ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.001ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.379     5.946    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.990 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.975     6.965    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     7.081 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.133     7.214    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X25Y206        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     7.438 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     7.488    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y206        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.570 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.376     7.946    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.333    12.008    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.047 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.878    12.925    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism             -0.640    12.285    
                         clock uncertainty           -0.056    12.229    
    SLICE_X25Y205        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.118    12.111    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.422ns (43.017%)  route 0.559ns (56.983%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.592ns = ( 12.925 - 5.333 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.001ns, distribution 0.974ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.001ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.379     5.946    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.990 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.975     6.965    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     7.081 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.133     7.214    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X25Y206        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     7.438 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     7.488    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y206        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.570 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.376     7.946    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.333    12.008    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.047 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.878    12.925    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.640    12.285    
                         clock uncertainty           -0.056    12.229    
    SLICE_X25Y205        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.118    12.111    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.422ns (43.017%)  route 0.559ns (56.983%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.592ns = ( 12.925 - 5.333 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.001ns, distribution 0.974ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.001ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.379     5.946    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.990 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.975     6.965    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     7.081 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.133     7.214    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X25Y206        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     7.438 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     7.488    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y206        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.570 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.376     7.946    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.333    12.008    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.047 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.878    12.925    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism             -0.640    12.285    
                         clock uncertainty           -0.056    12.229    
    SLICE_X25Y205        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.118    12.111    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.422ns (46.070%)  route 0.494ns (53.930%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.596ns = ( 12.929 - 5.333 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.001ns, distribution 0.974ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.001ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.379     5.946    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.990 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.975     6.965    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     7.081 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.133     7.214    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X25Y206        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     7.438 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     7.488    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y206        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.570 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.311     7.881    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.333    12.008    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.047 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.882    12.929    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.658    12.271    
                         clock uncertainty           -0.056    12.215    
    SLICE_X25Y206        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.119    12.096    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.422ns (46.070%)  route 0.494ns (53.930%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.596ns = ( 12.929 - 5.333 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.001ns, distribution 0.974ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.001ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.379     5.946    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.990 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.975     6.965    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     7.081 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.133     7.214    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X25Y206        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     7.438 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     7.488    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y206        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.570 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.311     7.881    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.333    12.008    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.047 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.882    12.929    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism             -0.658    12.271    
                         clock uncertainty           -0.056    12.215    
    SLICE_X25Y206        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.119    12.096    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.422ns (46.070%)  route 0.494ns (53.930%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.596ns = ( 12.929 - 5.333 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.001ns, distribution 0.974ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.001ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.379     5.946    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.990 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.975     6.965    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     7.081 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.133     7.214    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X25Y206        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.224     7.438 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.050     7.488    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y206        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     7.570 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.311     7.881    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.333    12.008    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.047 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.882    12.929    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.658    12.271    
                         clock uncertainty           -0.056    12.215    
    SLICE_X25Y206        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.119    12.096    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.494ns (47.683%)  route 0.542ns (52.317%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.596ns = ( 12.929 - 5.333 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.001ns, distribution 0.974ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.001ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.379     5.946    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.990 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.975     6.965    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     7.079 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.282     7.361    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X25Y206        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.154     7.515 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4/O
                         net (fo=1, routed)           0.226     7.741    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4_n_0
    SLICE_X25Y206        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.226     7.967 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.034     8.001    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.333    12.008    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.047 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.882    12.929    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.658    12.271    
                         clock uncertainty           -0.056    12.215    
    SLICE_X25Y206        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    12.261    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.265ns (32.555%)  route 0.549ns (67.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.596ns = ( 12.929 - 5.333 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.001ns, distribution 0.974ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.001ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.379     5.946    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.990 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.975     6.965    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     7.079 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.282     7.361    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X25Y206        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.151     7.512 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.267     7.779    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.333    12.008    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.047 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.882    12.929    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.658    12.271    
                         clock uncertainty           -0.056    12.215    
    SLICE_X25Y206        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    12.259    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@5.333ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.118ns (19.281%)  route 0.494ns (80.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.576ns = ( 12.909 - 5.333 ) 
    Source Clock Delay      (SCD):    6.978ns
    Clock Pessimism Removal (CPR):    -0.713ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.988ns (routing 0.001ns, distribution 0.987ns)
  Clock Net Delay (Destination): 0.862ns (routing 0.001ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.202     5.420    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     5.567 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.379     5.946    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.990 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.988     6.978    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y206        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     7.096 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.494     7.590    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
    SLICE_X26Y210        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     9.012    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     9.051 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         2.009    11.060    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615    11.675 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.333    12.008    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    12.047 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.862    12.909    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y210        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                         clock pessimism             -0.713    12.196    
                         clock uncertainty           -0.056    12.140    
    SLICE_X26Y210        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    12.184    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg
  -------------------------------------------------------------------
                         required time                         12.184    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  4.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.124ns (74.252%)  route 0.043ns (25.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.175ns
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Net Delay (Source):      0.523ns (routing 0.001ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.570ns (routing 0.001ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.523     4.648    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     4.731 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.033     4.764    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X25Y205        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.041     4.805 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[1]_i_1/O
                         net (fo=1, routed)           0.010     4.815    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[1]
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.570     4.175    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism              0.480     4.655    
    SLICE_X25Y205        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.045     4.700    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.700    
                         arrival time                           4.815    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.109ns (63.372%)  route 0.063ns (36.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.175ns
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Net Delay (Source):      0.523ns (routing 0.001ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.570ns (routing 0.001ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.523     4.648    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     4.731 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.054     4.785    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X25Y205        LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.026     4.811 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[3]_i_1/O
                         net (fo=1, routed)           0.009     4.820    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[3]
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.570     4.175    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism              0.480     4.655    
    SLICE_X25Y205        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.045     4.700    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.700    
                         arrival time                           4.820    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.086ns (49.143%)  route 0.089ns (50.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.179ns
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      0.528ns (routing 0.001ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.574ns (routing 0.001ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.528     4.653    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/CLK
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y206        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     4.739 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/Q
                         net (fo=1, routed)           0.089     4.828    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.574     4.179    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/CLK
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                         clock pessimism              0.481     4.660    
    SLICE_X25Y206        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.045     4.705    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.705    
                         arrival time                           4.828    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.121ns (69.143%)  route 0.054ns (30.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.178ns
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      0.527ns (routing 0.001ns, distribution 0.526ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.001ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.527     4.652    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y206        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     4.735 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.031     4.766    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X25Y206        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.038     4.804 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.023     4.827    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[5]
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.573     4.178    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism              0.481     4.659    
    SLICE_X25Y206        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.044     4.703    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.703    
                         arrival time                           4.827    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.122ns (66.305%)  route 0.062ns (33.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.178ns
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      0.527ns (routing 0.001ns, distribution 0.526ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.001ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.527     4.652    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y206        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     4.735 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.053     4.788    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X25Y206        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.039     4.827 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.009     4.836    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.573     4.178    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism              0.481     4.659    
    SLICE_X25Y206        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.045     4.704    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.704    
                         arrival time                           4.836    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.120ns (59.701%)  route 0.081ns (40.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.175ns
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Net Delay (Source):      0.523ns (routing 0.001ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.570ns (routing 0.001ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.523     4.648    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     4.731 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.054     4.785    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X25Y205        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     4.822 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.027     4.849    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[2]
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.570     4.175    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism              0.480     4.655    
    SLICE_X25Y205        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.044     4.699    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.699    
                         arrival time                           4.849    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.150ns (70.755%)  route 0.062ns (29.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.175ns
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Net Delay (Source):      0.523ns (routing 0.001ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.570ns (routing 0.001ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.523     4.648    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     4.731 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.033     4.764    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X25Y205        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.067     4.831 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[0]_i_1/O
                         net (fo=1, routed)           0.029     4.860    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[0]
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.570     4.175    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism              0.480     4.655    
    SLICE_X25Y205        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.044     4.699    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.699    
                         arrival time                           4.860    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.084ns (31.818%)  route 0.180ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.165ns
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Net Delay (Source):      0.527ns (routing 0.001ns, distribution 0.526ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.001ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.527     4.652    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y206        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     4.736 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.180     4.916    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
    SLICE_X26Y210        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.560     4.165    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X26Y210        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                         clock pessimism              0.517     4.682    
    SLICE_X26Y210        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.044     4.726    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg
  -------------------------------------------------------------------
                         required time                         -4.726    
                         arrival time                           4.916    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.123ns (44.404%)  route 0.154ns (55.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.178ns
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Net Delay (Source):      0.523ns (routing 0.001ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.001ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.523     4.648    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     4.734 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.078     4.812    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X25Y206        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     4.849 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.076     4.925    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.573     4.178    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism              0.492     4.670    
    SLICE_X25Y206        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     4.714    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.714    
                         arrival time                           4.925    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_USP.pll0_clkout0_1  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GEN_PLL_IN_IP_USP.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.144ns (43.769%)  route 0.185ns (56.231%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.178ns
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Net Delay (Source):      0.523ns (routing 0.001ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.001ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.203     3.581    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     3.909 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.193     4.102    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     4.125 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.523     4.648    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y205        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y205        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     4.734 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.055     4.789    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X25Y206        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.021     4.810 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.023     4.833    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X25Y206        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     4.870 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.107     4.977    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_USP.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=826, routed)         1.311     3.251    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.219     3.579    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     3.605 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=10, routed)          0.573     4.178    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/CLK
    SLICE_X25Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism              0.492     4.670    
    SLICE_X25Y206        FDRE (Hold_EFF_SLICEM_C_R)
                                                     -0.008     4.662    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.662    
                         arrival time                           4.977    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GEN_PLL_IN_IP_USP.pll0_clkout0_1
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         5.333       3.954      BUFGCE_X0Y95   kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0_buf/I
Min Period        n/a     PLLE4_ADV/CLKOUT0  n/a            1.379         5.333       3.954      PLL_X0Y6       kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X25Y206  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X25Y206  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X25Y206  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.333       4.783      SLICE_X26Y210  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y206  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y206  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y205  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y206  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.667       2.392      SLICE_X25Y206  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkoutphy_out
  To Clock:  clkoutphy_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkoutphy_out
Waveform(ns):       { 0.000 0.333 }
Period(ns):         0.667
Sources:            { kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.667       0.292      BITSLICE_CONTROL_X0Y24  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.667       0.292      BITSLICE_CONTROL_X0Y25  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.667       0.334      PLL_X0Y7                kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y24  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y24  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y25  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y25  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y24  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y24  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y25  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y25  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkoutphy_out_1
  To Clock:  clkoutphy_out_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkoutphy_out_1
Waveform(ns):       { 0.000 0.333 }
Period(ns):         0.667
Sources:            { kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.375         0.667       0.292      BITSLICE_CONTROL_X0Y28  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.667       0.334      PLL_X0Y6                kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y28  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y28  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y28  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.169         0.333       0.164      BITSLICE_CONTROL_X0Y28  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  To Clock:  clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][114]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.115ns (4.368%)  route 2.518ns (95.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 9.026 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.774ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/enc_buffer_clk
    SLICE_X1Y53          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     5.744 f  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/Q
                         net (fo=1318, routed)        2.518     8.262    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/rsta
    SLICE_X26Y21         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][114]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.972     9.026    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    SLICE_X26Y21         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][114]/C
                         clock pessimism             -0.385     8.641    
                         clock uncertainty           -0.059     8.582    
    SLICE_X26Y21         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.118     8.464    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][114]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][115]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.115ns (4.368%)  route 2.518ns (95.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 9.026 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.774ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/enc_buffer_clk
    SLICE_X1Y53          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     5.744 f  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/Q
                         net (fo=1318, routed)        2.518     8.262    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/rsta
    SLICE_X26Y21         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][115]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.972     9.026    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    SLICE_X26Y21         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][115]/C
                         clock pessimism             -0.385     8.641    
                         clock uncertainty           -0.059     8.582    
    SLICE_X26Y21         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.118     8.464    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][115]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][116]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.115ns (4.368%)  route 2.518ns (95.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 9.026 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.774ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/enc_buffer_clk
    SLICE_X1Y53          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     5.744 f  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/Q
                         net (fo=1318, routed)        2.518     8.262    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/rsta
    SLICE_X26Y21         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][116]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.972     9.026    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    SLICE_X26Y21         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][116]/C
                         clock pessimism             -0.385     8.641    
                         clock uncertainty           -0.059     8.582    
    SLICE_X26Y21         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.118     8.464    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][116]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][88]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.115ns (4.368%)  route 2.518ns (95.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 9.026 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.774ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/enc_buffer_clk
    SLICE_X1Y53          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     5.744 f  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/Q
                         net (fo=1318, routed)        2.518     8.262    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/rsta
    SLICE_X26Y21         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][88]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.972     9.026    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    SLICE_X26Y21         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][88]/C
                         clock pessimism             -0.385     8.641    
                         clock uncertainty           -0.059     8.582    
    SLICE_X26Y21         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.118     8.464    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][88]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][89]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.115ns (4.368%)  route 2.518ns (95.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 9.026 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.774ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/enc_buffer_clk
    SLICE_X1Y53          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     5.744 f  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/Q
                         net (fo=1318, routed)        2.518     8.262    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/rsta
    SLICE_X26Y21         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][89]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.972     9.026    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    SLICE_X26Y21         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][89]/C
                         clock pessimism             -0.385     8.641    
                         clock uncertainty           -0.059     8.582    
    SLICE_X26Y21         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.118     8.464    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][89]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][106]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.115ns (4.369%)  route 2.517ns (95.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 9.025 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.774ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/enc_buffer_clk
    SLICE_X1Y53          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     5.744 f  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/Q
                         net (fo=1318, routed)        2.517     8.261    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/rsta
    SLICE_X26Y22         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][106]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.971     9.025    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    SLICE_X26Y22         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][106]/C
                         clock pessimism             -0.385     8.640    
                         clock uncertainty           -0.059     8.581    
    SLICE_X26Y22         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.118     8.463    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][106]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][107]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.115ns (4.369%)  route 2.517ns (95.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 9.025 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.774ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/enc_buffer_clk
    SLICE_X1Y53          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     5.744 f  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/Q
                         net (fo=1318, routed)        2.517     8.261    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/rsta
    SLICE_X26Y22         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][107]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.971     9.025    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    SLICE_X26Y22         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][107]/C
                         clock pessimism             -0.385     8.640    
                         clock uncertainty           -0.059     8.581    
    SLICE_X26Y22         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.118     8.463    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][107]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][108]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.115ns (4.369%)  route 2.517ns (95.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 9.025 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.774ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/enc_buffer_clk
    SLICE_X1Y53          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     5.744 f  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/Q
                         net (fo=1318, routed)        2.517     8.261    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/rsta
    SLICE_X26Y22         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][108]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.971     9.025    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    SLICE_X26Y22         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][108]/C
                         clock pessimism             -0.385     8.640    
                         clock uncertainty           -0.059     8.581    
    SLICE_X26Y22         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.118     8.463    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][108]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][109]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.115ns (4.369%)  route 2.517ns (95.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 9.025 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.774ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/enc_buffer_clk
    SLICE_X1Y53          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     5.744 f  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/Q
                         net (fo=1318, routed)        2.517     8.261    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/rsta
    SLICE_X26Y22         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][109]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.971     9.025    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    SLICE_X26Y22         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][109]/C
                         clock pessimism             -0.385     8.640    
                         clock uncertainty           -0.059     8.581    
    SLICE_X26Y22         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.118     8.463    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][109]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][110]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.115ns (4.369%)  route 2.517ns (95.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 9.025 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.774ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/enc_buffer_clk
    SLICE_X1Y53          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     5.744 f  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/softip_regs/vcu_reset_encClk_f3_reg/Q
                         net (fo=1318, routed)        2.517     8.261    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/rsta
    SLICE_X26Y22         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][110]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.971     9.025    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/clka
    SLICE_X26Y22         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][110]/C
                         clock pessimism             -0.385     8.640    
                         clock uncertainty           -0.059     8.581    
    SLICE_X26Y22         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.118     8.463    kv260_phigent_heimdallr_i/vcu/vcu_0/inst/mem_uram_8bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][110]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  0.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.115ns (39.931%)  route 0.173ns (60.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.653ns
    Source Clock Delay      (SCD):    5.908ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Net Delay (Source):      2.187ns (routing 0.774ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.431ns (routing 0.840ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.682    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.721 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.187     5.908    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X9Y58          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     6.023 r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[58]/Q
                         net (fo=1, routed)           0.173     6.196    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst/ar.ar_pipe/D[53]
    SLICE_X9Y65          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.431     5.653    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X9Y65          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[53]/C
                         clock pessimism              0.430     6.083    
    SLICE_X9Y65          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     6.186    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[53]
  -------------------------------------------------------------------
                         required time                         -6.186    
                         arrival time                           6.196    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/mm_video_m_axi_U/wreq_throttle/req_fifo/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/mm_video_m_axi_U/wreq_throttle/rs_req/data_p2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.114ns (52.778%)  route 0.102ns (47.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.584ns
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Net Delay (Source):      2.135ns (routing 0.774ns, distribution 1.361ns)
  Clock Net Delay (Destination): 2.362ns (routing 0.840ns, distribution 1.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.682    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.721 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.135     5.856    kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/mm_video_m_axi_U/wreq_throttle/req_fifo/ap_clk
    SLICE_X12Y92         FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/mm_video_m_axi_U/wreq_throttle/req_fifo/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     5.970 r  kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/mm_video_m_axi_U/wreq_throttle/req_fifo/q_reg[28]/Q
                         net (fo=2, routed)           0.102     6.072    kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/mm_video_m_axi_U/wreq_throttle/rs_req/D[24]
    SLICE_X11Y92         FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/mm_video_m_axi_U/wreq_throttle/rs_req/data_p2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.362     5.584    kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/mm_video_m_axi_U/wreq_throttle/rs_req/ap_clk
    SLICE_X11Y92         FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/mm_video_m_axi_U/wreq_throttle/rs_req/data_p2_reg[28]/C
                         clock pessimism              0.376     5.960    
    SLICE_X11Y92         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     6.062    kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/mm_video_m_axi_U/wreq_throttle/rs_req/data_p2_reg[28]
  -------------------------------------------------------------------
                         required time                         -6.062    
                         arrival time                           6.072    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.113ns (45.382%)  route 0.136ns (54.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.700ns
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Net Delay (Source):      2.216ns (routing 0.774ns, distribution 1.442ns)
  Clock Net Delay (Destination): 2.478ns (routing 0.840ns, distribution 1.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.682    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.721 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.216     5.937    kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[130]_0
    SLICE_X7Y178         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y178         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     6.050 r  kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[50]/Q
                         net (fo=2, routed)           0.136     6.186    kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/Q[50]
    SLICE_X6Y178         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.478     5.700    kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X6Y178         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[50]/C
                         clock pessimism              0.372     6.072    
    SLICE_X6Y178         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     6.175    kv260_phigent_heimdallr_i/axi_ic_audio_mcu/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[50]
  -------------------------------------------------------------------
                         required time                         -6.175    
                         arrival time                           6.186    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.111ns (52.358%)  route 0.101ns (47.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    5.852ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Net Delay (Source):      2.131ns (routing 0.774ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.353ns (routing 0.840ns, distribution 1.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.682    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.721 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.131     5.852    kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_clk
    SLICE_X20Y114        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y114        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     5.963 r  kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[29]/Q
                         net (fo=2, routed)           0.101     6.064    kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg_n_3_[29]
    SLICE_X19Y114        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.353     5.575    kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_clk
    SLICE_X19Y114        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[30]/C
                         clock pessimism              0.376     5.951    
    SLICE_X19Y114        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     6.053    kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[30]
  -------------------------------------------------------------------
                         required time                         -6.053    
                         arrival time                           6.064    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.112ns (48.696%)  route 0.118ns (51.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.578ns
    Source Clock Delay      (SCD):    5.837ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Net Delay (Source):      2.116ns (routing 0.774ns, distribution 1.342ns)
  Clock Net Delay (Destination): 2.356ns (routing 0.840ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.682    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.721 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.116     5.837    kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_clk
    SLICE_X21Y113        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y113        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     5.949 r  kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[36]/Q
                         net (fo=2, routed)           0.118     6.067    kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg_n_3_[36]
    SLICE_X20Y113        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.356     5.578    kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_clk
    SLICE_X20Y113        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[37]/C
                         clock pessimism              0.376     5.954    
    SLICE_X20Y113        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     6.056    kv260_phigent_heimdallr_i/capture_pipeline_0/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_154/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[37]
  -------------------------------------------------------------------
                         required time                         -6.056    
                         arrival time                           6.067    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/axi_ic_audio_mcu/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/axi_ic_audio_mcu/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.111ns (44.939%)  route 0.136ns (55.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.690ns
    Source Clock Delay      (SCD):    5.929ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Net Delay (Source):      2.208ns (routing 0.774ns, distribution 1.434ns)
  Clock Net Delay (Destination): 2.468ns (routing 0.840ns, distribution 1.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.682    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.721 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.208     5.929    kv260_phigent_heimdallr_i/axi_ic_audio_mcu/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X1Y158         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_audio_mcu/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     6.040 r  kv260_phigent_heimdallr_i/axi_ic_audio_mcu/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[16]/Q
                         net (fo=1, routed)           0.136     6.176    kv260_phigent_heimdallr_i/axi_ic_audio_mcu/m00_couplers/m00_regslice/inst/ar.ar_pipe/D[14]
    SLICE_X2Y158         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_audio_mcu/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.468     5.690    kv260_phigent_heimdallr_i/axi_ic_audio_mcu/m00_couplers/m00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X2Y158         FDRE                                         r  kv260_phigent_heimdallr_i/axi_ic_audio_mcu/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[14]/C
                         clock pessimism              0.372     6.062    
    SLICE_X2Y158         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     6.163    kv260_phigent_heimdallr_i/axi_ic_audio_mcu/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.163    
                         arrival time                           6.176    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[134]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.113ns (45.382%)  route 0.136ns (54.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    5.874ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Net Delay (Source):      2.153ns (routing 0.774ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.409ns (routing 0.840ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.682    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.721 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.153     5.874    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X15Y61         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     5.987 r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[3]/Q
                         net (fo=2, routed)           0.136     6.123    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[135]_0[3]
    SLICE_X14Y61         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.409     5.631    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X14Y61         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[134]/C
                         clock pessimism              0.376     6.007    
    SLICE_X14Y61         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     6.110    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[134]
  -------------------------------------------------------------------
                         required time                         -6.110    
                         arrival time                           6.123    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.112ns (44.444%)  route 0.140ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.652ns
    Source Clock Delay      (SCD):    5.891ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Net Delay (Source):      2.170ns (routing 0.774ns, distribution 1.396ns)
  Clock Net Delay (Destination): 2.430ns (routing 0.840ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.682    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.721 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.170     5.891    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst/r.r_pipe/aclk
    SLICE_X10Y70         FDRE                                         r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     6.003 r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[114]/Q
                         net (fo=2, routed)           0.140     6.143    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[114]
    SLICE_X9Y69          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.430     5.652    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X9Y69          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[114]/C
                         clock pessimism              0.376     6.028    
    SLICE_X9Y69          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     6.129    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[114]
  -------------------------------------------------------------------
                         required time                         -6.129    
                         arrival time                           6.143    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.115ns (46.185%)  route 0.134ns (53.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.657ns
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Net Delay (Source):      2.181ns (routing 0.774ns, distribution 1.407ns)
  Clock Net Delay (Destination): 2.435ns (routing 0.840ns, distribution 1.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.682    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.721 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.181     5.902    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst/r.r_pipe/aclk
    SLICE_X7Y63          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     6.017 r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[91]/Q
                         net (fo=2, routed)           0.134     6.151    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[91]
    SLICE_X6Y61          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.435     5.657    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X6Y61          FDRE                                         r  kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[91]/C
                         clock pessimism              0.376     6.033    
    SLICE_X6Y61          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     6.136    kv260_phigent_heimdallr_i/vcu/axi_ic_vcu_enc/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[91]
  -------------------------------------------------------------------
                         required time                         -6.136    
                         arrival time                           6.151    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_YUV420.YUV420/fifo_yuv_lines/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][159]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_YUV420_FXD_VC.axis_ycomp_dconverter/ydconverter/data_user_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.113ns (45.020%)  route 0.138ns (54.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.479ns
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Net Delay (Source):      2.001ns (routing 0.774ns, distribution 1.227ns)
  Clock Net Delay (Destination): 2.257ns (routing 0.840ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     2.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     3.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     3.682    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.721 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.001     5.722    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_YUV420.YUV420/fifo_yuv_lines/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X27Y142        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_YUV420.YUV420/fifo_yuv_lines/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y142        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.835 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_YUV420.YUV420/fifo_yuv_lines/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][159]/Q
                         net (fo=2, routed)           0.138     5.973    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_YUV420_FXD_VC.axis_ycomp_dconverter/ydconverter/m_axis_tuser[74]
    SLICE_X26Y142        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_YUV420_FXD_VC.axis_ycomp_dconverter/ydconverter/data_user_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.257     5.479    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_YUV420_FXD_VC.axis_ycomp_dconverter/ydconverter/s_axis_aclk
    SLICE_X26Y142        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_YUV420_FXD_VC.axis_ycomp_dconverter/ydconverter/data_user_reg[74]/C
                         clock pessimism              0.378     5.857    
    SLICE_X26Y142        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     5.958    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_YUV420_FXD_VC.axis_ycomp_dconverter/ydconverter/data_user_reg[74]
  -------------------------------------------------------------------
                         required time                         -5.958    
                         arrival time                           5.973    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         3.333       0.333      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         3.333       0.333      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK  n/a            3.000         3.333       0.333      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK  n/a            3.000         3.333       0.333      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP1RCLK  n/a            3.000         3.333       0.333      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP1RCLK
Min Period        n/a     PS8/SAXIGP1WCLK  n/a            3.000         3.333       0.333      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP1WCLK
Min Period        n/a     PS8/SAXIGP2RCLK  n/a            3.000         3.333       0.333      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK  n/a            3.000         3.333       0.333      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK  n/a            3.000         3.333       0.333      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK  n/a            3.000         3.333       0.333      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/SAXIGP1RCLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Fast    PS8/SAXIGP1RCLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP1RCLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Fast    PS8/SAXIGP1RCLK  n/a            1.500         1.667       0.167      PS8_X0Y0  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/SAXIGP1RCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M_kv260_phigent_heimdallr_clk_wiz_0_0
  To Clock:  clk_50M_kv260_phigent_heimdallr_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M_kv260_phigent_heimdallr_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     VCU/PLVCUPLLREFCLKPL  n/a            15.000        20.000      5.000      VCU_X0Y0      kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUPLLREFCLKPL
Min Period        n/a     BUFGCE/I              n/a            1.379         20.000      18.621     BUFGCE_X0Y18  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3    n/a            1.071         20.000      18.929     MMCM_X0Y0     kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
Low Pulse Width   Slow    VCU/PLVCUPLLREFCLKPL  n/a            7.500         10.000      2.500      VCU_X0Y0      kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUPLLREFCLKPL
Low Pulse Width   Fast    VCU/PLVCUPLLREFCLKPL  n/a            7.500         10.000      2.500      VCU_X0Y0      kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUPLLREFCLKPL
High Pulse Width  Slow    VCU/PLVCUPLLREFCLKPL  n/a            7.500         10.000      2.500      VCU_X0Y0      kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUPLLREFCLKPL
High Pulse Width  Fast    VCU/PLVCUPLLREFCLKPL  n/a            7.500         10.000      2.500      VCU_X0Y0      kv260_phigent_heimdallr_i/vcu/vcu_0/inst/VCU_i/PLVCUPLLREFCLKPL



---------------------------------------------------------------------------------------------------
From Clock:  mipi_phy_if_0_clk_p
  To Clock:  mipi_phy_if_0_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.827ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_phy_if_0_clk_p
Waveform(ns):       { 0.000 1.116 }
Period(ns):         2.232
Sources:            { mipi_phy_if_0_clk_p }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.643         2.232       1.589      BITSLICE_RX_TX_X0Y156  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y156  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y156  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y156  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y156  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y156  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y156  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y156  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y156  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  To Clock:  mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        5.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.861ns (29.906%)  route 2.018ns (70.094%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 12.163 - 8.928 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    1.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.234ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.220ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.737     4.568    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X19Y179        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y179        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.682 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[6]/Q
                         net (fo=25, routed)          0.331     5.013    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg_n_0_[6]
    SLICE_X21Y177        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.154     5.167 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_17__0/O
                         net (fo=1, routed)           0.847     6.014    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_17__0_n_0
    SLICE_X21Y177        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.149     6.163 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_9__0/O
                         net (fo=4, routed)           0.410     6.573    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_9__0_n_0
    SLICE_X20Y179        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.224     6.797 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_2__0/O
                         net (fo=1, routed)           0.334     7.131    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_2__0_n_0
    SLICE_X20Y179        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     7.351 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1__0/O
                         net (fo=1, routed)           0.096     7.447    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1__0_n_0
    SLICE_X20Y179        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    G1                                                0.000     8.928 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.298 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.301    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.555 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.561    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.943 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653    10.596    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.635 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.528    12.163    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X20Y179        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/C
                         clock pessimism              1.197    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X20Y179        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    13.368    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.873ns (30.408%)  route 1.998ns (69.592%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 12.159 - 8.928 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.697ns (routing 0.234ns, distribution 1.463ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.220ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.697     4.528    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X21Y181        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y181        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.646 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/Q
                         net (fo=33, routed)          0.823     5.469    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[3]
    SLICE_X21Y181        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     5.658 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11__0/O
                         net (fo=3, routed)           0.598     6.256    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11__0_n_0
    SLICE_X18Y181        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     6.484 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_9__1/O
                         net (fo=4, routed)           0.322     6.806    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_9__1_n_0
    SLICE_X20Y182        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     6.993 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_6__0/O
                         net (fo=3, routed)           0.159     7.152    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_6__0_n_0
    SLICE_X20Y181        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     7.303 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_1__1/O
                         net (fo=1, routed)           0.096     7.399    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths3_out
    SLICE_X20Y181        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    G1                                                0.000     8.928 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.298 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.301    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.555 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.561    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.943 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653    10.596    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.635 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.524    12.159    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X20Y181        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/C
                         clock pessimism              1.202    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X20Y181        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    13.369    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg
  -------------------------------------------------------------------
                         required time                         13.369    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.876ns (30.533%)  route 1.993ns (69.467%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 12.159 - 8.928 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.697ns (routing 0.234ns, distribution 1.463ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.220ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.697     4.528    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X21Y181        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y181        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.646 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/Q
                         net (fo=33, routed)          0.823     5.469    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[3]
    SLICE_X21Y181        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     5.658 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11__0/O
                         net (fo=3, routed)           0.598     6.256    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11__0_n_0
    SLICE_X18Y181        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     6.484 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_9__1/O
                         net (fo=4, routed)           0.322     6.806    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_9__1_n_0
    SLICE_X20Y182        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     6.993 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_6__0/O
                         net (fo=3, routed)           0.170     7.163    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_6__0_n_0
    SLICE_X20Y181        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     7.317 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_1__1/O
                         net (fo=1, routed)           0.080     7.397    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs1_out
    SLICE_X20Y181        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    G1                                                0.000     8.928 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.298 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.301    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.555 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.561    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.943 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653    10.596    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.635 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.524    12.159    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X20Y181        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/C
                         clock pessimism              1.202    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X20Y181        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    13.370    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.874ns (30.517%)  route 1.990ns (69.483%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.231ns = ( 12.159 - 8.928 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.697ns (routing 0.234ns, distribution 1.463ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.220ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.697     4.528    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X21Y181        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y181        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.646 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/Q
                         net (fo=33, routed)          0.823     5.469    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[3]
    SLICE_X21Y181        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     5.658 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11__0/O
                         net (fo=3, routed)           0.598     6.256    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11__0_n_0
    SLICE_X18Y181        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     6.484 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_9__1/O
                         net (fo=4, routed)           0.322     6.806    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_9__1_n_0
    SLICE_X20Y182        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     6.993 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_6__0/O
                         net (fo=3, routed)           0.167     7.160    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_6__0_n_0
    SLICE_X20Y181        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     7.312 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_2__1/O
                         net (fo=1, routed)           0.080     7.392    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs5_out
    SLICE_X20Y181        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    G1                                                0.000     8.928 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.298 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.301    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.555 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.561    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.943 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653    10.596    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.635 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.524    12.159    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X20Y181        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/C
                         clock pessimism              1.202    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X20Y181        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    13.369    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg
  -------------------------------------------------------------------
                         required time                         13.369    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.797ns (28.172%)  route 2.032ns (71.827%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 12.163 - 8.928 ) 
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    1.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.234ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.220ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.711     4.542    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X21Y179        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y179        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.660 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/Q
                         net (fo=33, routed)          0.346     5.006    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[3]
    SLICE_X21Y176        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     5.195 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11/O
                         net (fo=3, routed)           0.898     6.093    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11_n_0
    SLICE_X22Y177        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     6.317 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_3__0/O
                         net (fo=7, routed)           0.387     6.704    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_3__0_n_0
    SLICE_X20Y179        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.080     6.784 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2__0/O
                         net (fo=1, routed)           0.321     7.105    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2__0_n_0
    SLICE_X20Y179        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     7.291 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1__0/O
                         net (fo=1, routed)           0.080     7.371    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1__0_n_0
    SLICE_X20Y179        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    G1                                                0.000     8.928 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.298 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.301    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.555 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.561    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.943 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653    10.596    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.635 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.528    12.163    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X20Y179        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/C
                         clock pessimism              1.197    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X20Y179        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    13.368    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.982ns (34.651%)  route 1.852ns (65.349%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 12.163 - 8.928 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.697ns (routing 0.234ns, distribution 1.463ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.220ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.697     4.528    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X21Y181        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y181        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.646 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/Q
                         net (fo=33, routed)          0.823     5.469    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[3]
    SLICE_X21Y181        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     5.658 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11__0/O
                         net (fo=3, routed)           0.598     6.256    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11__0_n_0
    SLICE_X18Y181        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     6.484 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_9__1/O
                         net (fo=4, routed)           0.278     6.762    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_9__1_n_0
    SLICE_X19Y182        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.221     6.983 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_2__1/O
                         net (fo=1, routed)           0.087     7.070    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_2__1_n_0
    SLICE_X19Y182        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     7.296 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1__1/O
                         net (fo=1, routed)           0.066     7.362    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1__1_n_0
    SLICE_X19Y182        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    G1                                                0.000     8.928 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.298 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.301    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.555 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.561    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.943 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653    10.596    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.635 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.528    12.163    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X19Y182        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/C
                         clock pessimism              1.202    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X19Y182        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    13.374    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.889ns (31.716%)  route 1.914ns (68.284%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 12.163 - 8.928 ) 
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    1.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.234ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.220ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.711     4.542    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X21Y179        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y179        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.660 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/Q
                         net (fo=33, routed)          0.346     5.006    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[3]
    SLICE_X21Y176        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     5.195 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11/O
                         net (fo=3, routed)           0.898     6.093    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11_n_0
    SLICE_X22Y177        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     6.317 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_3__0/O
                         net (fo=7, routed)           0.289     6.606    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_3__0_n_0
    SLICE_X21Y179        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.138     6.744 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_4/O
                         net (fo=1, routed)           0.286     7.030    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_4_n_0
    SLICE_X20Y177        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.220     7.250 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_1__0/O
                         net (fo=1, routed)           0.095     7.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs1_out
    SLICE_X20Y177        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    G1                                                0.000     8.928 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.298 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.301    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.555 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.561    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.943 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653    10.596    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.635 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.528    12.163    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X20Y177        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/C
                         clock pessimism              1.197    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X20Y177        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    13.368    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.561ns (19.533%)  route 2.311ns (80.467%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 12.166 - 8.928 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    1.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.693ns (routing 0.234ns, distribution 1.459ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.220ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.693     4.524    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X21Y174        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y174        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.637 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[10]/Q
                         net (fo=33, routed)          0.738     5.375    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[2]
    SLICE_X22Y173        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.083     5.458 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_9/O
                         net (fo=1, routed)           1.054     6.512    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_9_n_0
    SLICE_X22Y173        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     6.593 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_5/O
                         net (fo=1, routed)           0.211     6.804    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_5_n_0
    SLICE_X21Y173        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     7.030 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_3/O
                         net (fo=1, routed)           0.238     7.268    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_3_n_0
    SLICE_X22Y172        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     7.326 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1/O
                         net (fo=1, routed)           0.070     7.396    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1_n_0
    SLICE_X22Y172        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    G1                                                0.000     8.928 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.298 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.301    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.555 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.561    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.943 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653    10.596    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.635 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.531    12.166    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X22Y172        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/C
                         clock pessimism              1.255    13.421    
                         clock uncertainty           -0.035    13.385    
    SLICE_X22Y172        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    13.429    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         13.429    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.839ns (29.954%)  route 1.962ns (70.046%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 12.154 - 8.928 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    1.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.697ns (routing 0.234ns, distribution 1.463ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.220ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.697     4.528    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X21Y181        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y181        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.646 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[11]/Q
                         net (fo=33, routed)          0.823     5.469    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[3]
    SLICE_X21Y181        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     5.658 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11__0/O
                         net (fo=3, routed)           0.598     6.256    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11__0_n_0
    SLICE_X18Y181        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.228     6.484 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_9__1/O
                         net (fo=4, routed)           0.373     6.857    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_9__1_n_0
    SLICE_X19Y182        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.152     7.009 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2__1/O
                         net (fo=1, routed)           0.101     7.110    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2__1_n_0
    SLICE_X19Y183        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     7.262 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1__1/O
                         net (fo=1, routed)           0.067     7.329    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1__1_n_0
    SLICE_X19Y183        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    G1                                                0.000     8.928 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.298 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.301    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.555 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.561    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.943 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653    10.596    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.635 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.519    12.154    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X19Y183        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/C
                         clock pessimism              1.202    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X19Y183        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    13.365    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         13.365    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.418ns (15.228%)  route 2.327ns (84.772%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 12.162 - 8.928 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    1.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.693ns (routing 0.234ns, distribution 1.459ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.220ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.693     4.524    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X21Y174        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y174        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     4.642 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[15]/Q
                         net (fo=7, routed)           1.008     5.650    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[7]
    SLICE_X21Y174        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.083     5.733 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_7/O
                         net (fo=2, routed)           0.918     6.651    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_7_n_0
    SLICE_X22Y174        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.083     6.734 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_3/O
                         net (fo=1, routed)           0.305     7.039    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_3_n_0
    SLICE_X20Y173        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.134     7.173 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_1/O
                         net (fo=1, routed)           0.096     7.269    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths3_out
    SLICE_X20Y173        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    G1                                                0.000     8.928 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.298 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.301    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.555 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.561    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.943 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653    10.596    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.635 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.527    12.162    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X20Y173        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/C
                         clock pessimism              1.198    13.360    
                         clock uncertainty           -0.035    13.324    
    SLICE_X20Y173        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    13.367    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  6.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.544%)  route 0.121ns (42.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Net Delay (Source):      1.542ns (routing 0.220ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.234ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.370 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.373    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.627 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.633    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.015 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653     1.668    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.707 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.542     3.249    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X13Y180        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y180        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.361 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/Q
                         net (fo=9, routed)           0.083     3.444    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg_n_0_[2]
    SLICE_X13Y179        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     3.496 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data[0]_i_1__2/O
                         net (fo=1, routed)           0.038     3.534    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data[0]
    SLICE_X13Y179        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.723     4.554    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X13Y179        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[0]/C
                         clock pessimism             -1.138     3.416    
    SLICE_X13Y179        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     3.517    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.517    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_inf3/rxdatahs_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.112ns (48.908%)  route 0.117ns (51.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    1.197ns
  Clock Net Delay (Source):      1.546ns (routing 0.220ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.234ns, distribution 1.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.370 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.373    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.627 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.633    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.015 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653     1.668    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.707 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.546     3.253    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X13Y178        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y178        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.365 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[3]/Q
                         net (fo=1, routed)           0.117     3.482    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_inf3/dl3_rxdatahs[3]
    SLICE_X12Y178        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_inf3/rxdatahs_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.728     4.559    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_inf3/dl3_rxbyteclkhs
    SLICE_X12Y178        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_inf3/rxdatahs_d1_reg[3]/C
                         clock pessimism             -1.197     3.362    
    SLICE_X12Y178        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     3.464    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_inf3/rxdatahs_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.112ns (46.473%)  route 0.129ns (53.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.563ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    1.197ns
  Clock Net Delay (Source):      1.539ns (routing 0.220ns, distribution 1.319ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.234ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.370 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.373    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.627 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.633    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.015 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653     1.668    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.707 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.539     3.246    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X17Y176        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y176        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     3.358 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/Q
                         net (fo=1, routed)           0.129     3.487    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg[9]
    SLICE_X16Y175        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.732     4.563    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X16Y175        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C
                         clock pessimism             -1.197     3.366    
    SLICE_X16Y175        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     3.469    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.111ns (44.400%)  route 0.139ns (55.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.577ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    1.197ns
  Clock Net Delay (Source):      1.544ns (routing 0.220ns, distribution 1.324ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.234ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.370 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.373    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.627 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.633    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.015 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653     1.668    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.707 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.544     3.251    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X18Y171        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     3.362 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/Q
                         net (fo=1, routed)           0.139     3.501    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg[11]
    SLICE_X16Y171        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.746     4.577    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X16Y171        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]/C
                         clock pessimism             -1.197     3.380    
    SLICE_X16Y171        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.482    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -3.482    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.114ns (44.186%)  route 0.144ns (55.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.578ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    1.197ns
  Clock Net Delay (Source):      1.539ns (routing 0.220ns, distribution 1.319ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.234ns, distribution 1.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.370 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.373    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.627 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.633    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.015 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653     1.668    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.707 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.539     3.246    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X17Y176        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y176        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     3.360 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/Q
                         net (fo=1, routed)           0.144     3.504    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg[8]
    SLICE_X16Y176        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.747     4.578    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X16Y176        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/C
                         clock pessimism             -1.197     3.381    
    SLICE_X16Y176        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.483    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -3.483    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.144ns (49.485%)  route 0.147ns (50.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Net Delay (Source):      1.542ns (routing 0.220ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.234ns, distribution 1.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.370 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.373    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.627 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.633    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.015 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653     1.668    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.707 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.542     3.249    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X13Y180        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y180        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.361 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/Q
                         net (fo=9, routed)           0.102     3.463    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg_n_0_[2]
    SLICE_X13Y178        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.032     3.495 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data[4]_i_1__2/O
                         net (fo=1, routed)           0.045     3.540    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data[4]
    SLICE_X13Y178        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.723     4.554    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X13Y178        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[4]/C
                         clock pessimism             -1.138     3.416    
    SLICE_X13Y178        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     3.516    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.114ns (43.846%)  route 0.146ns (56.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.572ns
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    1.197ns
  Clock Net Delay (Source):      1.538ns (routing 0.220ns, distribution 1.318ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.234ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.370 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.373    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.627 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.633    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.015 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653     1.668    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.707 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.538     3.245    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X17Y173        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y173        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     3.359 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/Q
                         net (fo=1, routed)           0.146     3.505    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg[0]
    SLICE_X15Y173        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.741     4.572    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X15Y173        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/C
                         clock pessimism             -1.197     3.375    
    SLICE_X15Y173        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     3.477    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.111ns (41.729%)  route 0.155ns (58.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.571ns
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    1.197ns
  Clock Net Delay (Source):      1.538ns (routing 0.220ns, distribution 1.318ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.234ns, distribution 1.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.370 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.373    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.627 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.633    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.015 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653     1.668    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.707 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.538     3.245    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X17Y173        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y173        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.356 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/Q
                         net (fo=1, routed)           0.155     3.511    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg[3]
    SLICE_X16Y172        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.740     4.571    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X16Y172        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/C
                         clock pessimism             -1.197     3.374    
    SLICE_X16Y172        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     3.477    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.082ns (52.229%)  route 0.075ns (47.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Net Delay (Source):      0.913ns (routing 0.126ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.133ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.251 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.254    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.233     0.487 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.493    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.200     0.693 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.359     1.052    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.075 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.913     1.988    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X17Y172        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.070 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata_reg[12]/Q
                         net (fo=1, routed)           0.075     2.145    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIG0
    SLICE_X17Y170        RAMD32                                       r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.041     0.378 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.383    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.540     0.923 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.934    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.362     1.296 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.438     1.734    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.760 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.027     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X17Y170        RAMD32                                       r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/CLK
                         clock pessimism             -0.742     2.045    
    SLICE_X17Y170        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.061     2.106    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_inf3/rxdatahs_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.112ns (35.669%)  route 0.202ns (64.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Net Delay (Source):      1.542ns (routing 0.220ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.234ns, distribution 1.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     0.305 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.345    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.370 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.373    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     0.627 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.633    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     1.015 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653     1.668    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.707 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.542     3.249    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X13Y180        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y180        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     3.361 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[5]/Q
                         net (fo=1, routed)           0.202     3.563    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_inf3/dl3_rxdatahs[5]
    SLICE_X12Y178        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_inf3/rxdatahs_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.728     4.559    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_inf3/dl3_rxbyteclkhs
    SLICE_X12Y178        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_inf3/rxdatahs_d1_reg[5]/C
                         clock pessimism             -1.138     3.421    
    SLICE_X12Y178        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     3.522    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_inf3/rxdatahs_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.522    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
Waveform(ns):       { 0.000 4.464 }
Period(ns):         8.928
Sources:            { kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         8.928       7.234      BITSLICE_RX_TX_X0Y156  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         8.928       7.234      BITSLICE_RX_TX_X0Y158  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         8.928       7.234      BITSLICE_RX_TX_X0Y160  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[4].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         8.928       7.234      BITSLICE_RX_TX_X0Y162  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[6].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         8.928       7.234      BITSLICE_RX_TX_X0Y164  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[8].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     SRL16E/CLK               n/a            1.524         8.928       7.404      SLICE_X12Y178          kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/frst_d2_reg_srl2/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.524         8.928       7.404      SLICE_X18Y171          kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.524         8.928       7.404      SLICE_X18Y171          kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.524         8.928       7.404      SLICE_X18Y171          kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a            1.524         8.928       7.404      SLICE_X18Y171          kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_11/RAMB_D1/CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y156  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y156  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y158  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y158  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y160  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[4].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y160  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[4].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y162  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[6].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y162  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[6].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y164  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[8].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y164  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[8].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y156  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y156  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y158  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y158  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y160  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[4].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y160  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[4].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y162  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[6].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y162  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[6].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y164  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[8].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y164  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[8].rx_bitslice_if_bs/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mipi_phy_if_1_clk_p
  To Clock:  mipi_phy_if_1_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.827ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_phy_if_1_clk_p
Waveform(ns):       { 0.000 1.116 }
Period(ns):         2.232
Sources:            { mipi_phy_if_1_clk_p }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.643         2.232       1.589      BITSLICE_RX_TX_X0Y182  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y182  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y182  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y182  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y182  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y182  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y182  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y182  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.289         1.116       0.827      BITSLICE_RX_TX_X0Y182  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  To Clock:  mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        6.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_RD_EN
                            (rising edge-triggered cell RX_BITSLICE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.726ns (39.694%)  route 1.103ns (60.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 11.590 - 8.928 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    1.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.154ns (routing 0.001ns, distribution 1.153ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.001ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.154     3.985    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_rd_clk_26
    BITSLICE_RX_TX_X0Y184
                         RX_BITSLICE                                  r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y184
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_EMPTY)
                                                      0.500     4.485 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_EMPTY
                         net (fo=1, routed)           0.488     4.973    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/rx_dl0_fifo_empty_w
    SLICE_X23Y213        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     5.199 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i_i_1/O
                         net (fo=1, routed)           0.615     5.814    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_rd_en_28
    BITSLICE_RX_TX_X0Y184
                         RX_BITSLICE                                  r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    D7                                                0.000     8.928 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     9.275    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.300 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.303    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.557 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.563    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.945 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.654    10.599    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.638 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.952    11.590    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_rd_clk_26
    BITSLICE_RX_TX_X0Y184
                         RX_BITSLICE                                  r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_RD_CLK
                         clock pessimism              1.323    12.913    
                         clock uncertainty           -0.035    12.878    
    BITSLICE_RX_TX_X0Y184
                         RX_BITSLICE (Setup_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_RD_EN)
                                                     -0.151    12.727    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                  6.913    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_EN
                            (rising edge-triggered cell RX_BITSLICE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.719ns (46.719%)  route 0.820ns (53.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 11.577 - 8.928 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    1.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.137ns (routing 0.001ns, distribution 1.136ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.001ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.137     3.968    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_rd_clk_26
    BITSLICE_RX_TX_X0Y186
                         RX_BITSLICE                                  r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_EMPTY)
                                                      0.496     4.464 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_EMPTY
                         net (fo=1, routed)           0.419     4.883    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/rx_dl1_fifo_empty_w
    SLICE_X23Y215        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.223     5.106 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i_i_2/O
                         net (fo=1, routed)           0.401     5.507    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_rd_en_30
    BITSLICE_RX_TX_X0Y186
                         RX_BITSLICE                                  r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    D7                                                0.000     8.928 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     9.275    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.300 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.303    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.557 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.563    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.945 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.654    10.599    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.638 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.939    11.577    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_rd_clk_26
    BITSLICE_RX_TX_X0Y186
                         RX_BITSLICE                                  r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
                         clock pessimism              1.319    12.896    
                         clock uncertainty           -0.035    12.861    
    BITSLICE_RX_TX_X0Y186
                         RX_BITSLICE (Setup_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_RD_EN)
                                                     -0.111    12.750    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t2_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.115ns (8.413%)  route 1.252ns (91.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 11.639 - 8.928 ) 
    Source Clock Delay      (SCD):    3.942ns
    Clock Pessimism Removal (CPR):    1.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.111ns (routing 0.001ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.001ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.111     3.942    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     4.057 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/Q
                         net (fo=4, routed)           1.252     5.309    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/sys_rst_byteclk_out
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    D7                                                0.000     8.928 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     9.275    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.300 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.303    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.557 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.563    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.945 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.654    10.599    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.638 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.001    11.639    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t2_reg/C
                         clock pessimism              1.204    12.843    
                         clock uncertainty           -0.035    12.808    
    SLICE_X22Y206        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    12.854    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t2_reg
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.115ns (8.673%)  route 1.211ns (91.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 11.639 - 8.928 ) 
    Source Clock Delay      (SCD):    3.942ns
    Clock Pessimism Removal (CPR):    1.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.111ns (routing 0.001ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.001ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.111     3.942    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     4.057 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/Q
                         net (fo=4, routed)           1.211     5.268    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/sys_rst_byteclk_out
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    D7                                                0.000     8.928 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     9.275    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.300 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.303    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.557 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.563    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.945 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.654    10.599    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.638 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.001    11.639    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
                         clock pessimism              1.204    12.843    
                         clock uncertainty           -0.035    12.808    
    SLICE_X22Y206        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    12.852    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_reg
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.655ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.115ns (9.149%)  route 1.142ns (90.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 11.639 - 8.928 ) 
    Source Clock Delay      (SCD):    3.942ns
    Clock Pessimism Removal (CPR):    1.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.111ns (routing 0.001ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.001ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.111     3.942    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     4.057 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/Q
                         net (fo=4, routed)           1.142     5.199    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/sys_rst_byteclk_out
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    D7                                                0.000     8.928 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     9.275    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.300 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.303    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.557 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.563    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.945 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.654    10.599    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.638 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.001    11.639    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
                         clock pessimism              1.204    12.843    
                         clock uncertainty           -0.035    12.808    
    SLICE_X22Y206        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.046    12.854    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                  7.655    

Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t2_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.115ns (9.380%)  route 1.111ns (90.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 11.639 - 8.928 ) 
    Source Clock Delay      (SCD):    3.942ns
    Clock Pessimism Removal (CPR):    1.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.111ns (routing 0.001ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.001ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.111     3.942    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     4.057 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/Q
                         net (fo=4, routed)           1.111     5.168    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/sys_rst_byteclk_out
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    D7                                                0.000     8.928 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     9.275    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.300 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.303    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.557 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.563    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.945 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.654    10.599    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.638 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.001    11.639    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t2_reg/C
                         clock pessimism              1.204    12.843    
                         clock uncertainty           -0.035    12.808    
    SLICE_X22Y206        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    12.852    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t2_reg
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.116ns (24.839%)  route 0.351ns (75.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 11.639 - 8.928 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    1.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.117ns (routing 0.001ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.001ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.117     3.948    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.064 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/Q
                         net (fo=1, routed)           0.351     4.415    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    D7                                                0.000     8.928 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     9.275    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.300 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.303    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.557 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.563    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.945 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.654    10.599    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.638 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.001    11.639    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/C
                         clock pessimism              1.224    12.863    
                         clock uncertainty           -0.035    12.828    
    SLICE_X22Y206        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    12.872    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.483ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.114ns (25.734%)  route 0.329ns (74.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 11.639 - 8.928 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    1.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.117ns (routing 0.001ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.001ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.117     3.948    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.062 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_reg/Q
                         net (fo=1, routed)           0.329     4.391    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    D7                                                0.000     8.928 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     9.275    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.300 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.303    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.557 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.563    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.945 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.654    10.599    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.638 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.001    11.639    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/C
                         clock pessimism              1.224    12.863    
                         clock uncertainty           -0.035    12.828    
    SLICE_X22Y206        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046    12.874    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  8.483    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg1_mipi_dphy_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.115ns (29.948%)  route 0.269ns (70.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 11.636 - 8.928 ) 
    Source Clock Delay      (SCD):    3.942ns
    Clock Pessimism Removal (CPR):    1.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.111ns (routing 0.001ns, distribution 1.110ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.001ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.111     3.942    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg1_mipi_dphy_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.057 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg1_mipi_dphy_cdc_to_reg/Q
                         net (fo=1, routed)           0.269     4.326    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg1_mipi_dphy_cdc_to
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    D7                                                0.000     8.928 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     9.275    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.300 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.303    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.557 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.563    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.945 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.654    10.599    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.638 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.998    11.636    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2_reg/C
                         clock pessimism              1.222    12.858    
                         clock uncertainty           -0.035    12.823    
    SLICE_X22Y206        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.046    12.869    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2_reg
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.116ns (30.208%)  route 0.268ns (69.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 11.636 - 8.928 ) 
    Source Clock Delay      (SCD):    3.942ns
    Clock Pessimism Removal (CPR):    1.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.111ns (routing 0.001ns, distribution 1.110ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.001ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.111     3.942    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     4.058 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2_reg/Q
                         net (fo=1, routed)           0.268     4.326    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    D7                                                0.000     8.928 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     9.275    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.300 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.303    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.557 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.563    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.945 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.654    10.599    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.638 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.998    11.636    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
                         clock pessimism              1.222    12.858    
                         clock uncertainty           -0.035    12.823    
    SLICE_X22Y206        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.046    12.869    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  8.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg1_mipi_dphy_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.086ns (50.888%)  route 0.083ns (49.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Net Delay (Source):      0.594ns (routing 0.001ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.640ns (routing 0.001ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.228    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.253 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.256    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.233     0.489 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.200     0.695 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.360     1.055    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.078 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.594     1.672    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg1_mipi_dphy_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     1.758 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg1_mipi_dphy_cdc_to_reg/Q
                         net (fo=1, routed)           0.083     1.841    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg1_mipi_dphy_cdc_to
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.041     0.378 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.383    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.540     0.923 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.934    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.362     1.296 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.438     1.734    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.760 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.640     2.400    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2_reg/C
                         clock pessimism             -0.723     1.677    
    SLICE_X22Y206        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.045     1.722    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Net Delay (Source):      0.594ns (routing 0.001ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.640ns (routing 0.001ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.228    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.253 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.256    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.233     0.489 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.200     0.695 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.360     1.055    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.078 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.594     1.672    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.757 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2_reg/Q
                         net (fo=1, routed)           0.084     1.841    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg2
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.041     0.378 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.383    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.540     0.923 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.934    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.362     1.296 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.438     1.734    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.760 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.640     2.400    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
                         clock pessimism             -0.723     1.677    
    SLICE_X22Y206        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     1.722    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.085ns (48.023%)  route 0.092ns (51.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Net Delay (Source):      0.596ns (routing 0.001ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.228    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.253 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.256    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.233     0.489 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.200     0.695 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.360     1.055    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.078 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.596     1.674    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.759 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/Q
                         net (fo=1, routed)           0.092     1.851    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.041     0.378 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.383    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.540     0.923 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.934    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.362     1.296 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.438     1.734    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.760 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.644     2.404    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/C
                         clock pessimism             -0.724     1.680    
    SLICE_X22Y206        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.044     1.724    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.084ns (43.299%)  route 0.110ns (56.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Net Delay (Source):      0.596ns (routing 0.001ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.228    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.253 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.256    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.233     0.489 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.200     0.695 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.360     1.055    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.078 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.596     1.674    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     1.758 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_reg/Q
                         net (fo=1, routed)           0.110     1.868    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.041     0.378 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.383    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.540     0.923 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.934    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.362     1.296 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.438     1.734    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.760 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.644     2.404    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/C
                         clock pessimism             -0.724     1.680    
    SLICE_X22Y206        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.045     1.725    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_EN
                            (rising edge-triggered cell RX_BITSLICE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.221ns (44.200%)  route 0.279ns (55.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Net Delay (Source):      0.590ns (routing 0.001ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.001ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.228    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.253 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.256    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.233     0.489 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.200     0.695 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.360     1.055    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.078 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.590     1.668    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_rd_clk_26
    BITSLICE_RX_TX_X0Y186
                         RX_BITSLICE                                  r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y186
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_EMPTY)
                                                      0.118     1.786 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_EMPTY
                         net (fo=1, routed)           0.152     1.938    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/rx_dl1_fifo_empty_w
    SLICE_X23Y215        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.103     2.041 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i_i_2/O
                         net (fo=1, routed)           0.127     2.168    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_rd_en_30
    BITSLICE_RX_TX_X0Y186
                         RX_BITSLICE                                  r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.041     0.378 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.383    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.540     0.923 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.934    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.362     1.296 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.438     1.734    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.760 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.684     2.444    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_rd_clk_26
    BITSLICE_RX_TX_X0Y186
                         RX_BITSLICE                                  r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
                         clock pessimism             -0.776     1.668    
    BITSLICE_RX_TX_X0Y186
                         RX_BITSLICE (Hold_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_RD_EN)
                                                     -0.022     1.646    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t2_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.085ns (14.358%)  route 0.507ns (85.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Net Delay (Source):      0.594ns (routing 0.001ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.228    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.253 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.256    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.233     0.489 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.200     0.695 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.360     1.055    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.078 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.594     1.672    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     1.757 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/Q
                         net (fo=4, routed)           0.507     2.264    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/sys_rst_byteclk_out
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.041     0.378 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.383    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.540     0.923 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.934    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.362     1.296 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.438     1.734    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.760 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.644     2.404    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t2_reg/C
                         clock pessimism             -0.718     1.686    
    SLICE_X22Y206        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.044     1.730    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t2_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.085ns (14.003%)  route 0.522ns (85.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Net Delay (Source):      0.594ns (routing 0.001ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.228    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.253 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.256    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.233     0.489 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.200     0.695 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.360     1.055    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.078 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.594     1.672    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     1.757 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/Q
                         net (fo=4, routed)           0.522     2.279    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/sys_rst_byteclk_out
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.041     0.378 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.383    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.540     0.923 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.934    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.362     1.296 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.438     1.734    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.760 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.644     2.404    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
                         clock pessimism             -0.718     1.686    
    SLICE_X22Y206        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.045     1.731    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.085ns (13.344%)  route 0.552ns (86.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Net Delay (Source):      0.594ns (routing 0.001ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.228    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.253 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.256    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.233     0.489 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.200     0.695 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.360     1.055    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.078 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.594     1.672    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     1.757 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/Q
                         net (fo=4, routed)           0.552     2.309    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/sys_rst_byteclk_out
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.041     0.378 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.383    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.540     0.923 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.934    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.362     1.296 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.438     1.734    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.760 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.644     2.404    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
                         clock pessimism             -0.718     1.686    
    SLICE_X22Y206        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.044     1.730    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t2_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.085ns (12.977%)  route 0.570ns (87.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Net Delay (Source):      0.594ns (routing 0.001ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.228    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.253 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.256    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.233     0.489 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.200     0.695 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.360     1.055    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.078 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.594     1.672    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     1.757 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_sys_rst_byteclk_sync_i/stg3_reg/Q
                         net (fo=4, routed)           0.570     2.327    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/sys_rst_byteclk_out
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.041     0.378 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.383    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.540     0.923 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.934    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.362     1.296 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.438     1.734    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.760 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.644     2.404    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/rx_div4_clk
    SLICE_X22Y206        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t2_reg/C
                         clock pessimism             -0.718     1.686    
    SLICE_X22Y206        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.045     1.731    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t2_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_RD_EN
                            (rising edge-triggered cell RX_BITSLICE clocked by mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.229ns (39.145%)  route 0.356ns (60.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Net Delay (Source):      0.606ns (routing 0.001ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.702ns (routing 0.001ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.228    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.253 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.256    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.233     0.489 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.200     0.695 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.360     1.055    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.078 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.606     1.684    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_rd_clk_26
    BITSLICE_RX_TX_X0Y184
                         RX_BITSLICE                                  r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y184
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_EMPTY)
                                                      0.125     1.809 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_EMPTY
                         net (fo=1, routed)           0.173     1.982    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/rx_dl0_fifo_empty_w
    SLICE_X23Y213        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.104     2.086 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i_i_1/O
                         net (fo=1, routed)           0.183     2.269    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_rd_en_28
    BITSLICE_RX_TX_X0Y184
                         RX_BITSLICE                                  r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    D7                                                0.000     0.000 r  mipi_phy_if_1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y84 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[26].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.041     0.378 f  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.383    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs26_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.540     0.923 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.934    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs26_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y182
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.362     1.296 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.438     1.734    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.760 r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.702     2.462    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_rd_clk_26
    BITSLICE_RX_TX_X0Y184
                         RX_BITSLICE                                  r  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_RD_CLK
                         clock pessimism             -0.778     1.684    
    BITSLICE_RX_TX_X0Y184
                         RX_BITSLICE (Hold_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_RD_EN)
                                                     -0.042     1.642    kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.627    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT
Waveform(ns):       { 0.000 4.464 }
Period(ns):         8.928
Sources:            { kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         8.928       7.234      BITSLICE_RX_TX_X0Y182  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         8.928       7.234      BITSLICE_RX_TX_X0Y184  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.694         8.928       7.234      BITSLICE_RX_TX_X0Y186  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
Min Period        n/a     BUFGCE/I                 n/a            1.379         8.928       7.549      BUFGCE_X0Y74           kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/I
Min Period        n/a     FDRE/C                   n/a            0.550         8.928       8.378      SLICE_X22Y206          kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/C
Min Period        n/a     FDRE/C                   n/a            0.550         8.928       8.378      SLICE_X22Y206          kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
Min Period        n/a     FDRE/C                   n/a            0.550         8.928       8.378      SLICE_X22Y206          kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.550         8.928       8.378      SLICE_X22Y206          kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/C
Min Period        n/a     FDRE/C                   n/a            0.550         8.928       8.378      SLICE_X22Y206          kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
Min Period        n/a     FDRE/C                   n/a            0.550         8.928       8.378      SLICE_X22Y206          kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t2_reg/C
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y182  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y182  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y184  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y184  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y186  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y186  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
Low Pulse Width   Slow    FDRE/C                   n/a            0.275         4.464       4.189      SLICE_X22Y206          kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.275         4.464       4.189      SLICE_X22Y206          kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.275         4.464       4.189      SLICE_X22Y206          kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.275         4.464       4.189      SLICE_X22Y206          kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y182  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y182  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[26].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y184  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y184  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[28].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y186  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.762         4.464       3.702      BITSLICE_RX_TX_X0Y186  kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.bd_8a97_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[30].rx_bitslice_if_bs/FIFO_RD_CLK
High Pulse Width  Slow    FDRE/C                   n/a            0.275         4.464       4.189      SLICE_X22Y206          kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.275         4.464       4.189      SLICE_X22Y206          kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.275         4.464       4.189      SLICE_X22Y206          kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.275         4.464       4.189      SLICE_X22Y206          kv260_phigent_heimdallr_i/capture_pipeline_1/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_8a97_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  To Clock:  clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.810ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.569ns  (logic 0.114ns (20.035%)  route 0.455ns (79.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y195                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y195        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.455     0.569    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X15Y195        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X15Y195        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     3.379    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.462ns  (logic 0.115ns (24.892%)  route 0.347ns (75.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y197        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.347     0.462    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X15Y198        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X15Y198        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     3.379    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.441ns  (logic 0.116ns (26.304%)  route 0.325ns (73.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y197        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.325     0.441    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X15Y197        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X15Y197        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     3.379    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.391ns  (logic 0.113ns (28.900%)  route 0.278ns (71.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y197        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.278     0.391    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X15Y198        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X15Y198        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     3.379    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.388ns  (logic 0.114ns (29.381%)  route 0.274ns (70.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y197        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.274     0.388    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X15Y197        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X15Y197        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     3.379    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             29.323ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.721ns  (logic 0.114ns (15.811%)  route 0.607ns (84.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y189                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff_reg[24]/C
    SLICE_X19Y189        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.607     0.721    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff[24]
    SLICE_X18Y189        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X18Y189        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    30.044    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 29.323    

Slack (MET) :             29.344ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.701ns  (logic 0.115ns (16.405%)  route 0.586ns (83.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y188                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff_reg[9]/C
    SLICE_X16Y188        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.586     0.701    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff[9]
    SLICE_X17Y188        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X17Y188        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    30.045    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         30.045    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                 29.344    

Slack (MET) :             29.376ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.668ns  (logic 0.116ns (17.365%)  route 0.552ns (82.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y187                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff_reg[13]/C
    SLICE_X17Y187        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff_reg[13]/Q
                         net (fo=1, routed)           0.552     0.668    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff[13]
    SLICE_X17Y187        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X17Y187        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    30.044    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                 29.376    

Slack (MET) :             29.403ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.641ns  (logic 0.113ns (17.629%)  route 0.528ns (82.371%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y186                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff_reg[15]/C
    SLICE_X15Y186        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           0.528     0.641    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff[15]
    SLICE_X14Y186        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X14Y186        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    30.044    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                 29.403    

Slack (MET) :             29.423ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.620ns  (logic 0.114ns (18.387%)  route 0.506ns (81.613%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y188                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff_reg[16]/C
    SLICE_X16Y188        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           0.506     0.620    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/src_hsdata_ff[16]
    SLICE_X17Y188        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X17Y188        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    30.043    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         30.043    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                 29.423    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0
  To Clock:  clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.238ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.238ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.808ns  (logic 0.114ns (14.109%)  route 0.694ns (85.891%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y197        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.694     0.808    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X15Y197        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y197        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    10.046    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.808    
  -------------------------------------------------------------------
                         slack                                  9.238    

Slack (MET) :             9.462ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.584ns  (logic 0.116ns (19.863%)  route 0.468ns (80.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y194                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y194        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.468     0.584    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X16Y194        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y194        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    10.046    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  9.462    

Slack (MET) :             9.598ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.448ns  (logic 0.115ns (25.670%)  route 0.333ns (74.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y195                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y195        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.333     0.448    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X16Y195        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y195        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    10.046    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  9.598    

Slack (MET) :             9.601ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.445ns  (logic 0.114ns (25.618%)  route 0.331ns (74.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y194                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y194        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.331     0.445    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X16Y194        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y194        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    10.046    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  9.601    

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.335ns  (logic 0.114ns (34.030%)  route 0.221ns (65.970%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y195                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y195        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.221     0.335    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X15Y195        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y195        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    10.046    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  9.711    





---------------------------------------------------------------------------------------------------
From Clock:  mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  To Clock:  clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.416ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (MaxDelay Path 8.928ns)
  Data Path Delay:        0.558ns  (logic 0.116ns (20.789%)  route 0.442ns (79.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.928ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y169                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y169        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.442     0.558    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X13Y169        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.928     8.928    
    SLICE_X13Y169        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     8.974    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (MaxDelay Path 8.928ns)
  Data Path Delay:        0.538ns  (logic 0.114ns (21.190%)  route 0.424ns (78.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.928ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y169                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y169        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.424     0.538    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X12Y169        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.928     8.928    
    SLICE_X12Y169        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     8.974    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.448ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (MaxDelay Path 8.928ns)
  Data Path Delay:        0.526ns  (logic 0.115ns (21.863%)  route 0.411ns (78.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.928ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y169                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y169        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.411     0.526    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X13Y169        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.928     8.928    
    SLICE_X13Y169        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     8.974    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  8.448    

Slack (MET) :             8.556ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (MaxDelay Path 8.928ns)
  Data Path Delay:        0.418ns  (logic 0.116ns (27.751%)  route 0.302ns (72.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.928ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y169                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y169        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.302     0.418    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X12Y169        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.928     8.928    
    SLICE_X12Y169        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     8.974    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  8.556    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.928ns  (MaxDelay Path 8.928ns)
  Data Path Delay:        0.390ns  (logic 0.114ns (29.231%)  route 0.276ns (70.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.928ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X14Y170        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.276     0.390    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X14Y170        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.928     8.928    
    SLICE_X14Y170        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.046     8.974    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  8.584    





---------------------------------------------------------------------------------------------------
From Clock:  clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  To Clock:  mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        2.829ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.550ns  (logic 0.115ns (20.909%)  route 0.435ns (79.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y170        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.435     0.550    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y170        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X14Y170        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     3.379    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.487ns  (logic 0.115ns (23.614%)  route 0.372ns (76.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y170        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.372     0.487    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X15Y170        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X15Y170        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     3.379    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.472ns  (logic 0.114ns (24.153%)  route 0.358ns (75.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X14Y170        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.358     0.472    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X14Y170        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X14Y170        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     3.379    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.396ns  (logic 0.113ns (28.535%)  route 0.283ns (71.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y172                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X13Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.283     0.396    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X13Y172        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X13Y172        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     3.379    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.388ns  (logic 0.114ns (29.381%)  route 0.274ns (70.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170                                     0.000     0.000 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y170        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.274     0.388    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X15Y170        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X15Y170        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     3.379    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  2.991    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
  To Clock:  clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.115ns (4.286%)  route 2.568ns (95.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 10.930 - 5.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.323ns (routing 1.182ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.212ns (routing 1.086ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.323     5.541    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     5.656 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          2.568     8.224    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X25Y188        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.212    10.930    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X25Y188        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/C
                         clock pessimism             -0.365    10.565    
                         clock uncertainty           -0.062    10.503    
    SLICE_X25Y188        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    10.410    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.410    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.115ns (4.286%)  route 2.568ns (95.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 10.930 - 5.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.323ns (routing 1.182ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.212ns (routing 1.086ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.323     5.541    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     5.656 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          2.568     8.224    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X25Y188        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.212    10.930    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X25Y188        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/C
                         clock pessimism             -0.365    10.565    
                         clock uncertainty           -0.062    10.503    
    SLICE_X25Y188        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.093    10.410    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         10.410    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.115ns (4.291%)  route 2.565ns (95.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 10.930 - 5.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.323ns (routing 1.182ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.212ns (routing 1.086ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.323     5.541    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     5.656 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          2.565     8.221    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X25Y188        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.212    10.930    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X25Y188        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/C
                         clock pessimism             -0.365    10.565    
                         clock uncertainty           -0.062    10.503    
    SLICE_X25Y188        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    10.410    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         10.410    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg/CLR
                            (recovery check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.115ns (4.426%)  route 2.483ns (95.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.799ns = ( 10.799 - 5.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.323ns (routing 1.182ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.081ns (routing 1.086ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.323     5.541    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     5.656 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          2.483     8.139    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_rst
    SLICE_X22Y181        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.081    10.799    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X22Y181        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg/C
                         clock pessimism             -0.312    10.487    
                         clock uncertainty           -0.062    10.425    
    SLICE_X22Y181        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    10.332    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rxactivehs_coreclk_sync_r_reg
  -------------------------------------------------------------------
                         required time                         10.332    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.115ns (4.315%)  route 2.550ns (95.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.926ns = ( 10.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.323ns (routing 1.182ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.208ns (routing 1.086ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.323     5.541    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     5.656 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          2.550     8.206    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X26Y188        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.208    10.926    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X26Y188        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/C
                         clock pessimism             -0.365    10.561    
                         clock uncertainty           -0.062    10.499    
    SLICE_X26Y188        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    10.406    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.406    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_rxclkactivehs_reg/CLR
                            (recovery check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.115ns (4.346%)  route 2.531ns (95.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 10.932 - 5.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.323ns (routing 1.182ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.214ns (routing 1.086ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.323     5.541    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     5.656 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          2.531     8.187    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_rst
    SLICE_X25Y183        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_rxclkactivehs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.214    10.932    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X25Y183        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_rxclkactivehs_reg/C
                         clock pessimism             -0.365    10.567    
                         clock uncertainty           -0.062    10.505    
    SLICE_X25Y183        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    10.412    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_rxclkactivehs_reg
  -------------------------------------------------------------------
                         required time                         10.412    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg/CLR
                            (recovery check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.115ns (4.631%)  route 2.368ns (95.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 10.906 - 5.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.323ns (routing 1.182ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.188ns (routing 1.086ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.323     5.541    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     5.656 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          2.368     8.024    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X23Y182        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.188    10.906    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X23Y182        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg/C
                         clock pessimism             -0.365    10.541    
                         clock uncertainty           -0.062    10.479    
    SLICE_X23Y182        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    10.386    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg
  -------------------------------------------------------------------
                         required time                         10.386    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg/CLR
                            (recovery check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.115ns (4.709%)  route 2.327ns (95.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 10.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.323ns (routing 1.182ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.202ns (routing 1.086ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.323     5.541    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     5.656 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          2.327     7.983    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_rst
    SLICE_X24Y182        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.202    10.920    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X24Y182        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg/C
                         clock pessimism             -0.365    10.555    
                         clock uncertainty           -0.062    10.493    
    SLICE_X24Y182        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    10.400    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_falling_edge_r_reg
  -------------------------------------------------------------------
                         required time                         10.400    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.115ns (4.709%)  route 2.327ns (95.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 10.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.323ns (routing 1.182ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.202ns (routing 1.086ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.323     5.541    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     5.656 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          2.327     7.983    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_rst
    SLICE_X24Y182        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.202    10.920    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X24Y182        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]/C
                         clock pessimism             -0.365    10.555    
                         clock uncertainty           -0.062    10.493    
    SLICE_X24Y182        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    10.400    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         10.400    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@5.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.115ns (4.709%)  route 2.327ns (95.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 10.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.323ns (routing 1.182ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.202ns (routing 1.086ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     3.174    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.218 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.323     5.541    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     5.656 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          2.327     7.983    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_rst
    SLICE_X24Y182        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     5.181    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     5.216 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     7.633    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     8.372 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     8.679    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     8.718 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         2.202    10.920    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/core_clk
    SLICE_X24Y182        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]/C
                         clock pessimism             -0.365    10.555    
                         clock uncertainty           -0.062    10.493    
    SLICE_X24Y182        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.093    10.400    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/reset_pulse_extsn_cntr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         10.400    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  2.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/PRE
                            (removal check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Net Delay (Source):      1.342ns (routing 0.657ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.473ns (routing 0.717ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.342     3.720    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/core_clk
    SLICE_X26Y193        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y193        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     3.805 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.084     3.889    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X26Y194        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.473     3.413    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X26Y194        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/C
                         clock pessimism              0.334     3.747    
    SLICE_X26Y194        FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.018     3.729    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg
  -------------------------------------------------------------------
                         required time                         -3.729    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/PRE
                            (removal check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Net Delay (Source):      1.342ns (routing 0.657ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.473ns (routing 0.717ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.342     3.720    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/core_clk
    SLICE_X26Y193        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y193        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     3.805 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.084     3.889    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X26Y194        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.473     3.413    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X26Y194        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
                         clock pessimism              0.334     3.747    
    SLICE_X26Y194        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.018     3.729    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg
  -------------------------------------------------------------------
                         required time                         -3.729    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Net Delay (Source):      1.342ns (routing 0.657ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.717ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.342     3.720    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/core_clk
    SLICE_X26Y193        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y193        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     3.805 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.084     3.889    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X26Y194        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.469     3.409    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X26Y194        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/C
                         clock pessimism              0.334     3.743    
    SLICE_X26Y194        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.018     3.725    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.725    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Net Delay (Source):      1.342ns (routing 0.657ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.717ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.342     3.720    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/core_clk
    SLICE_X26Y193        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y193        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     3.805 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.084     3.889    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X26Y194        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.469     3.409    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X26Y194        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/C
                         clock pessimism              0.334     3.743    
    SLICE_X26Y194        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     3.725    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.725    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Net Delay (Source):      1.342ns (routing 0.657ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.717ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.342     3.720    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/core_clk
    SLICE_X26Y193        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y193        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     3.805 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.084     3.889    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X26Y194        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.469     3.409    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X26Y194        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/C
                         clock pessimism              0.334     3.743    
    SLICE_X26Y194        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     3.725    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.725    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.085ns (46.703%)  route 0.097ns (53.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      1.274ns (routing 0.657ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.717ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.274     3.652    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     3.737 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          0.097     3.834    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X22Y189        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.394     3.334    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X22Y189        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/C
                         clock pessimism              0.336     3.670    
    SLICE_X22Y189        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     3.652    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           3.834    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.085ns (46.703%)  route 0.097ns (53.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      1.274ns (routing 0.657ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.717ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.274     3.652    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     3.737 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          0.097     3.834    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X22Y189        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.394     3.334    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X22Y189        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/C
                         clock pessimism              0.336     3.670    
    SLICE_X22Y189        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.018     3.652    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           3.834    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.085ns (46.703%)  route 0.097ns (53.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      1.274ns (routing 0.657ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.717ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.274     3.652    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     3.737 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          0.097     3.834    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X22Y189        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.394     3.334    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X22Y189        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/C
                         clock pessimism              0.336     3.670    
    SLICE_X22Y189        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.018     3.652    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           3.834    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_rx_term_reg/PRE
                            (removal check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.085ns (44.974%)  route 0.104ns (55.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      1.274ns (routing 0.657ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.717ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.274     3.652    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     3.737 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          0.104     3.841    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X21Y189        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_rx_term_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.400     3.340    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X21Y189        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_rx_term_reg/C
                         clock pessimism              0.336     3.676    
    SLICE_X21Y189        FDPE (Remov_CFF_SLICEM_C_PRE)
                                                     -0.018     3.658    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_rx_term_reg
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg/CLR
                            (removal check against rising-edge clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.085ns (44.974%)  route 0.104ns (55.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    3.652ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      1.274ns (routing 0.657ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.717ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.355    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.378 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.274     3.652    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X22Y191        FDRE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     3.737 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=67, routed)          0.104     3.841    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X21Y189        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.914    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_200M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.940 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=826, routed)         1.400     3.340    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X21Y189        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg/C
                         clock pessimism              0.336     3.676    
    SLICE_X21Y189        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     3.658    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[2].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
  To Clock:  clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[11]/PRE
                            (recovery check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.114ns (9.653%)  route 1.067ns (90.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 9.223 - 3.333 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.406ns (routing 0.840ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.169ns (routing 0.774ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.406     5.628    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y160        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.742 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=98, routed)          1.067     6.809    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_3_alias
    SLICE_X17Y152        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[11]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.169     9.223    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X17Y152        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[11]/C
                         clock pessimism             -0.312     8.912    
                         clock uncertainty           -0.059     8.853    
    SLICE_X17Y152        FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.093     8.760    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[15]/PRE
                            (recovery check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.114ns (9.653%)  route 1.067ns (90.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 9.223 - 3.333 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.406ns (routing 0.840ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.169ns (routing 0.774ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.406     5.628    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y160        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.742 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=98, routed)          1.067     6.809    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_3_alias
    SLICE_X17Y152        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[15]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.169     9.223    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X17Y152        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[15]/C
                         clock pessimism             -0.312     8.912    
                         clock uncertainty           -0.059     8.853    
    SLICE_X17Y152        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.093     8.760    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[15]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[10]/PRE
                            (recovery check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.114ns (10.160%)  route 1.008ns (89.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 9.233 - 3.333 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.406ns (routing 0.840ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.179ns (routing 0.774ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.406     5.628    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y160        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.742 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=98, routed)          1.008     6.750    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_3_alias
    SLICE_X14Y156        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[10]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.179     9.233    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X14Y156        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[10]/C
                         clock pessimism             -0.372     8.862    
                         clock uncertainty           -0.059     8.803    
    SLICE_X14Y156        FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.093     8.710    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.710    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[8]/PRE
                            (recovery check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.114ns (10.160%)  route 1.008ns (89.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 9.233 - 3.333 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.406ns (routing 0.840ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.179ns (routing 0.774ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.406     5.628    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y160        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.742 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=98, routed)          1.008     6.750    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_3_alias
    SLICE_X14Y156        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[8]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.179     9.233    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X14Y156        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[8]/C
                         clock pessimism             -0.372     8.862    
                         clock uncertainty           -0.059     8.803    
    SLICE_X14Y156        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.093     8.710    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[8]
  -------------------------------------------------------------------
                         required time                          8.710    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[5]/PRE
                            (recovery check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.112ns (10.145%)  route 0.992ns (89.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 9.244 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.190ns (routing 0.774ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     5.741 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.992     6.733    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X13Y154        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[5]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.190     9.244    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X13Y154        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[5]/C
                         clock pessimism             -0.372     8.873    
                         clock uncertainty           -0.059     8.814    
    SLICE_X13Y154        FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.093     8.721    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[5]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[6]/PRE
                            (recovery check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.112ns (10.145%)  route 0.992ns (89.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 9.244 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.190ns (routing 0.774ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     5.741 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.992     6.733    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X13Y154        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[6]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.190     9.244    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X13Y154        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[6]/C
                         clock pessimism             -0.372     8.873    
                         clock uncertainty           -0.059     8.814    
    SLICE_X13Y154        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.093     8.721    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[6]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[6]/PRE
                            (recovery check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.112ns (10.173%)  route 0.989ns (89.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 9.244 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.190ns (routing 0.774ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     5.741 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.989     6.730    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X13Y154        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[6]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.190     9.244    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X13Y154        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[6]/C
                         clock pessimism             -0.372     8.873    
                         clock uncertainty           -0.059     8.814    
    SLICE_X13Y154        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.093     8.721    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[13]/PRE
                            (recovery check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.112ns (10.458%)  route 0.959ns (89.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 9.218 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.164ns (routing 0.774ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     5.741 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.959     6.700    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X14Y151        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[13]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.164     9.218    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X14Y151        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[13]/C
                         clock pessimism             -0.372     8.847    
                         clock uncertainty           -0.059     8.788    
    SLICE_X14Y151        FDPE (Recov_CFF_SLICEL_C_PRE)
                                                     -0.093     8.695    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[14]/PRE
                            (recovery check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.112ns (10.458%)  route 0.959ns (89.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 9.218 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.164ns (routing 0.774ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     5.741 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.959     6.700    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X14Y151        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[14]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.164     9.218    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X14Y151        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[14]/C
                         clock pessimism             -0.372     8.847    
                         clock uncertainty           -0.059     8.788    
    SLICE_X14Y151        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.093     8.695    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[14]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[2]/PRE
                            (recovery check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@3.333ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.112ns (10.313%)  route 0.974ns (89.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 9.240 - 3.333 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.407ns (routing 0.840ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.186ns (routing 0.774ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.662     2.929    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.103     2.826 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.352     3.178    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.222 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.407     5.629    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     5.741 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.974     6.715    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X14Y154        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.417     5.966    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.739     6.705 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.310     7.015    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.054 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       2.186     9.240    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X14Y154        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[2]/C
                         clock pessimism             -0.372     8.869    
                         clock uncertainty           -0.059     8.810    
    SLICE_X14Y154        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.093     8.717    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[2]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  2.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[12]/PRE
                            (removal check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.082ns (33.198%)  route 0.165ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Net Delay (Source):      1.315ns (routing 0.463ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.504ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.357    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.380 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.315     3.695    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.777 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.165     3.942    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X18Y156        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[12]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.915    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.941 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.423     3.364    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X18Y156        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[12]/C
                         clock pessimism              0.367     3.731    
    SLICE_X18Y156        FDPE (Remov_DFF_SLICEM_C_PRE)
                                                     -0.018     3.713    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.713    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[10]/PRE
                            (removal check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.082ns (31.298%)  route 0.180ns (68.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Net Delay (Source):      1.315ns (routing 0.463ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.504ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.357    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.380 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.315     3.695    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.777 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.180     3.957    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X18Y154        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[10]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.915    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.941 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.421     3.362    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X18Y154        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[10]/C
                         clock pessimism              0.367     3.729    
    SLICE_X18Y154        FDPE (Remov_DFF_SLICEM_C_PRE)
                                                     -0.018     3.711    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.711    
                         arrival time                           3.957    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[3]/PRE
                            (removal check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.082ns (31.298%)  route 0.180ns (68.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Net Delay (Source):      1.315ns (routing 0.463ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.504ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.357    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.380 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.315     3.695    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.777 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.180     3.957    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X18Y154        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.915    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.941 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.421     3.362    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X18Y154        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[3]/C
                         clock pessimism              0.367     3.729    
    SLICE_X18Y154        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.018     3.711    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.711    
                         arrival time                           3.957    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[3]/PRE
                            (removal check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.082ns (28.374%)  route 0.207ns (71.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Net Delay (Source):      1.315ns (routing 0.463ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.504ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.357    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.380 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.315     3.695    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.777 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.207     3.984    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X16Y153        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.915    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.941 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.435     3.376    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X16Y153        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[3]/C
                         clock pessimism              0.367     3.743    
    SLICE_X16Y153        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     3.725    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.725    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[11]/PRE
                            (removal check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.082ns (30.037%)  route 0.191ns (69.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Net Delay (Source):      1.315ns (routing 0.463ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.504ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.357    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.380 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.315     3.695    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.777 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.191     3.968    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X17Y153        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[11]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.915    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.941 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.429     3.370    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X17Y153        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[11]/C
                         clock pessimism              0.339     3.709    
    SLICE_X17Y153        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.018     3.691    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.968    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[7]/PRE
                            (removal check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.082ns (30.037%)  route 0.191ns (69.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Net Delay (Source):      1.315ns (routing 0.463ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.504ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.357    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.380 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.315     3.695    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.777 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.191     3.968    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X17Y153        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[7]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.915    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.941 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.429     3.370    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X17Y153        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[7]/C
                         clock pessimism              0.339     3.709    
    SLICE_X17Y153        FDPE (Remov_BFF_SLICEM_C_PRE)
                                                     -0.018     3.691    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.968    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[9]/PRE
                            (removal check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.082ns (30.037%)  route 0.191ns (69.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Net Delay (Source):      1.315ns (routing 0.463ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.504ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.357    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.380 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.315     3.695    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.777 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.191     3.968    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X17Y153        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[9]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.915    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.941 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.429     3.370    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X17Y153        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[9]/C
                         clock pessimism              0.339     3.709    
    SLICE_X17Y153        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.018     3.691    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.968    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[8]/PRE
                            (removal check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.082ns (25.309%)  route 0.242ns (74.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Net Delay (Source):      1.315ns (routing 0.463ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.504ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.357    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.380 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.315     3.695    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.777 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.242     4.019    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X14Y153        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[8]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.915    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.941 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.437     3.378    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X14Y153        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[8]/C
                         clock pessimism              0.367     3.745    
    SLICE_X14Y153        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     3.727    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.727    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[13]/PRE
                            (removal check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.082ns (25.309%)  route 0.242ns (74.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Net Delay (Source):      1.315ns (routing 0.463ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.504ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.357    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.380 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.315     3.695    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.777 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.242     4.019    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X14Y153        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[13]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.915    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.941 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.433     3.374    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X14Y153        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[13]/C
                         clock pessimism              0.367     3.741    
    SLICE_X14Y153        FDPE (Remov_CFF_SLICEL_C_PRE)
                                                     -0.018     3.723    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.723    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[1]/PRE
                            (removal check against rising-edge clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns - clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.082ns (25.309%)  route 0.242ns (74.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    3.695ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Net Delay (Source):      1.315ns (routing 0.463ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.504ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.459     1.610    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.566     2.176 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.181     2.357    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.380 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.315     3.695    kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/slowest_sync_clk
    SLICE_X17Y159        FDRE                                         r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.777 r  kv260_phigent_heimdallr_i/proc_sys_reset_300MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=198, routed)         0.242     4.019    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/peripheral_aresetn[0]_repN_4_alias
    SLICE_X14Y153        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_phigent_heimdallr_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_phigent_heimdallr_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_phigent_heimdallr_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.602     1.789    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.079     1.710 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.205     1.915    kv260_phigent_heimdallr_i/clk_wiz_0/inst/clk_300M_kv260_phigent_heimdallr_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.941 r  kv260_phigent_heimdallr_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=24735, routed)       1.433     3.374    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/m_axis_aclk
    SLICE_X14Y153        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[1]/C
                         clock pessimism              0.367     3.741    
    SLICE_X14Y153        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.018     3.723    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.723    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT
  To Clock:  mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT

Setup :            0  Failing Endpoints,  Worst Slack        7.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]/PRE
                            (recovery check against rising-edge clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.117ns (16.387%)  route 0.597ns (83.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 12.155 - 8.928 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.234ns, distribution 1.484ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.220ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.718     4.549    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y178        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.666 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=3, routed)           0.597     5.263    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/dest_arst
    SLICE_X18Y199        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    G1                                                0.000     8.928 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.298 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.301    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.555 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.561    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.943 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653    10.596    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.635 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.520    12.155    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/dl0_rxbyteclkhs
    SLICE_X18Y199        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]/C
                         clock pessimism              1.138    13.293    
                         clock uncertainty           -0.035    13.258    
    SLICE_X18Y199        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.093    13.165    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                  7.902    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]/PRE
                            (recovery check against rising-edge clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.117ns (17.620%)  route 0.547ns (82.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 12.163 - 8.928 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.234ns, distribution 1.484ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.220ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.718     4.549    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y178        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.666 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=3, routed)           0.547     5.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/dest_arst
    SLICE_X17Y197        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    G1                                                0.000     8.928 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.298 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.301    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.555 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.561    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.943 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653    10.596    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.635 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.528    12.163    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/dl0_rxbyteclkhs
    SLICE_X17Y197        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]/C
                         clock pessimism              1.138    13.301    
                         clock uncertainty           -0.035    13.266    
    SLICE_X17Y197        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.093    13.173    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]
  -------------------------------------------------------------------
                         required time                         13.173    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/mst_rd_en_d1_reg/CLR
                            (recovery check against rising-edge clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.928ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@8.928ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.117ns (20.000%)  route 0.468ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 12.185 - 8.928 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    1.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.234ns, distribution 1.484ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.220ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.436    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.439    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.489 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.495    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.705     1.200 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.213    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.745     1.958 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.829     2.787    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.831 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.718     4.549    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y178        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     4.666 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=3, routed)           0.468     5.134    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/mst_rd_en_d1_reg_0
    SLICE_X15Y172        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/mst_rd_en_d1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      8.928     8.928 r  
    G1                                                0.000     8.928 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     8.928    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     9.233 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     9.273 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     9.273    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     9.298 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     9.301    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     9.555 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     9.561    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.382     9.943 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.653    10.596    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.635 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.550    12.185    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X15Y172        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/mst_rd_en_d1_reg/C
                         clock pessimism              1.257    13.442    
                         clock uncertainty           -0.035    13.406    
    SLICE_X15Y172        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    13.313    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/mst_rd_en_d1_reg
  -------------------------------------------------------------------
                         required time                         13.313    
                         arrival time                          -5.134    
  -------------------------------------------------------------------
                         slack                                  8.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]/PRE
                            (removal check against rising-edge clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.085ns (31.022%)  route 0.189ns (68.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Net Delay (Source):      0.917ns (routing 0.126ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.133ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.251 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.254    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.233     0.487 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.493    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.200     0.693 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.359     1.052    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.075 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.917     1.992    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y178        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     2.077 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=3, routed)           0.189     2.266    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/dest_arst
    SLICE_X17Y197        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.041     0.378 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.383    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.540     0.923 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.934    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.362     1.296 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.438     1.734    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.760 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.003     2.763    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/dl0_rxbyteclkhs
    SLICE_X17Y197        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]/C
                         clock pessimism             -0.692     2.071    
    SLICE_X17Y197        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     2.053    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]/PRE
                            (removal check against rising-edge clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.085ns (29.210%)  route 0.206ns (70.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Net Delay (Source):      0.917ns (routing 0.126ns, distribution 0.791ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.133ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.251 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.254    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.233     0.487 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.493    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.200     0.693 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.359     1.052    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.075 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.917     1.992    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y178        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     2.077 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=3, routed)           0.206     2.283    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/dest_arst
    SLICE_X18Y199        FDPE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.041     0.378 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.383    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.540     0.923 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.934    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.362     1.296 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.438     1.734    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.760 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.998     2.758    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/dl0_rxbyteclkhs
    SLICE_X18Y199        FDPE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]/C
                         clock pessimism             -0.692     2.066    
    SLICE_X18Y199        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     2.048    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Destination:            kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/mst_rd_en_d1_reg/CLR
                            (removal check against rising-edge clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT  {rise@0.000ns fall@4.464ns period=8.928ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns - mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.085ns (33.730%)  route 0.167ns (66.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Net Delay (Source):      0.917ns (routing 0.126ns, distribution 0.791ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.133ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     0.186 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.040     0.226    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.226 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.226    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     0.251 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     0.254    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.233     0.487 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     0.493    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.200     0.693 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.359     1.052    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.075 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.917     1.992    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/dest_clk
    SLICE_X15Y178        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     2.077 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=3, routed)           0.167     2.244    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/mst_rd_en_d1_reg_0
    SLICE_X15Y172        FDCE                                         f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/mst_rd_en_d1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT rise edge)
                                                      0.000     0.000 r  
    G1                                                0.000     0.000 r  mipi_phy_if_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/I
    HPIOBDIFFINBUF_X0Y72 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/DIFFINBUF_INST/HSRX_O
                         net (fo=1, routed)           0.050     0.335    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/OUT
    G1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/iobuf_top_inst/io_gen[0].ibufds_dphy/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.337    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/data_to_bs_out[0]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.041     0.378 f  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.005     0.383    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_rx_bit_ctrl_out[9]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.540     0.923 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.011     0.934    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_bs0_rx_bit_ctrl_in[20]
    BITSLICE_RX_TX_X0Y156
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.362     1.296 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.bd_4a56_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[0].rx_bitslice_if_bs/FIFO_WRCLK_OUT
                         net (fo=1, routed)           0.438     1.734    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/div4_clk_t
    BUFGCE_X0Y73         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.760 r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_4a56_phy_0_rx_support_i/slave_rx.rxbyteclkhs_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.999     2.759    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X15Y172        FDCE                                         r  kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/mst_rd_en_d1_reg/C
                         clock pessimism             -0.742     2.017    
    SLICE_X15Y172        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.018     1.999    kv260_phigent_heimdallr_i/capture_pipeline_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/mst_rd_en_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.245    





