Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5568e20b9a4c90a0976c640f22f6d3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RSACoreTestBench_behav xil_defaultlib.RSACoreTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.rsaparameters
Compiling package xil_defaultlib.compdecl
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.RSA_controller [rsa_controller_default]
Compiling architecture rtl of entity xil_defaultlib.ABmodn [abmodn_default]
Compiling architecture rtl of entity xil_defaultlib.RSA_datapath [rsa_datapath_default]
Compiling architecture rtl of entity xil_defaultlib.RSACore [rsacore_default]
Compiling architecture struct of entity xil_defaultlib.rsacoretestbench
Built simulation snapshot RSACoreTestBench_behav
