[
  {
    "year": "2024",
    "title": "Modeling of DSP-Based Receiver and Analysis Data Phase With Stochastic Method",
    "link": "https://ieeexplore.ieee.org/abstract/document/10049920",
    "journal": "KCS 2024",
    "authors": ["J.-H. Kwon", "T.-H. Kim", "M.-S. Choo"]
  },
  {
    "year": "2024",
    "title": "Technology of Channel Equalization at the Receiver in 28nm CMOS",
    "link": "https://ieeexplore.ieee.org/abstract/document/10049920",
    "journal": "KCS 2024",
    "authors": ["D.-E. Lee", "T.-H. Kim", "M.-S. Choo"]
  },
  {
    "year": "2024",
    "title": "Design of PAM4 Transmitter in 28-nm CMOS Technology",
    "link": "https://example.com",
    "journal": "KCS 2024",
    "authors": ["Y.-J. Byeon", "M.-S. Choo"]
  },
  {
    "year": "2024",
    "title": "An Analysis of 32-Gb/s and Full-Rate Phase Interpolator based Clock and Data Recovery",
    "link": "https://example.com",
    "journal": "ICEIC 2024",
    "authors": ["D.-H. Heo", "T.-H. Kim", "K.-H. Lee", "M.-S. Choo"]
  }
]
