INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_jtag_axi_0_1/sim/lab20_2_bd_jtag_axi_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab20_2_bd_jtag_axi_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/sim/bd_fbbb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb
INFO: [VRFC 10-311] analyzing module clk_map_imp_12IZ4JE
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_VRARFL
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_1UYVWIQ
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_1RIDCAG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_0/sim/bd_fbbb_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_2/sim/bd_fbbb_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_3/sim/bd_fbbb_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_4/sim/bd_fbbb_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_5/sim/bd_fbbb_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_6/sim/bd_fbbb_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_7/sim/bd_fbbb_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_8/sim/bd_fbbb_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_9/sim/bd_fbbb_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_10/sim/bd_fbbb_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_11/sim/bd_fbbb_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_12/sim/bd_fbbb_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_fbbb_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/sim/lab20_2_bd_axi_smc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab20_2_bd_axi_smc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab20_2_bd_clk_wiz_2_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab20_2_bd_clk_wiz_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_reset_inv_0_0/sim/lab20_2_bd_reset_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab20_2_bd_reset_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20_axi_2/lab20_axi_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
