

================================================================
== Vitis HLS Report for 'decision_function_114'
================================================================
* Date:           Thu Jan 23 13:40:56 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.358 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.12>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_48_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_48_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_47_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_47_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_44_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_44_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_32_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_32_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_28_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_28_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_21_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_21_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_19_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_19_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_16_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_16_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_1_val_read, i18 140266" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln86_1644 = icmp_slt  i18 %x_14_val_read, i18 88" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1644' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_1645 = icmp_slt  i18 %x_47_val_read, i18 87183" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1645' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_1646 = icmp_slt  i18 %x_3_val_read, i18 89585" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1646' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_1647 = icmp_slt  i18 %x_2_val_read, i18 1231" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1647' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_1648 = icmp_slt  i18 %x_48_val_read, i18 79100" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1648' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1649 = icmp_slt  i18 %x_14_val_read, i18 73" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1649' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1650 = icmp_slt  i18 %x_3_val_read, i18 83492" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1650' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1651 = icmp_slt  i18 %x_32_val_read, i18 912" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1651' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1652 = icmp_slt  i18 %x_1_val_read, i18 96830" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1652' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1653 = icmp_slt  i18 %x_15_val_read, i18 31" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1653' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1654 = icmp_slt  i18 %x_3_val_read, i18 86280" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1654' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1655 = icmp_slt  i18 %x_6_val_read, i18 16894" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1655' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1656 = icmp_slt  i18 %x_44_val_read, i18 5" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1656' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1657 = icmp_slt  i18 %x_47_val_read, i18 169646" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1657' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1658 = icmp_slt  i18 %x_9_val_read, i18 1545" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1658' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1659 = icmp_slt  i18 %x_19_val_read, i18 3778" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1659' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1660 = icmp_slt  i18 %x_7_val_read, i18 7402" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1660' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1661 = icmp_slt  i18 %x_48_val_read, i18 34869" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1661' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1662 = icmp_slt  i18 %x_32_val_read, i18 836" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1662' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1663 = icmp_slt  i18 %x_28_val_read, i18 40428" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1663' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1664 = icmp_slt  i18 %x_50_val_read, i18 68111" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1664' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1665 = icmp_slt  i18 %x_16_val_read, i18 41" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1665' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1666 = icmp_slt  i18 %x_47_val_read, i18 81858" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1666' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_1667 = icmp_slt  i18 %x_2_val_read, i18 349" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1667' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %x_44_val_read, i32 2, i32 17" [firmware/BDT.h:86]   --->   Operation 46 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%icmp_ln86_1668 = icmp_slt  i16 %tmp, i16 1" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1668' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_1669 = icmp_slt  i18 %x_10_val_read, i18 610" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1669' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_1670 = icmp_slt  i18 %x_21_val_read, i18 269" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1670' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln86_1671 = icmp_slt  i18 %x_32_val_read, i18 604" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1671' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1644, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_786 = xor i1 %icmp_ln86_1644, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_786" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns)   --->   "%and_ln102_1827 = and i1 %icmp_ln86_1646, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_1827' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_311)   --->   "%xor_ln104_788 = xor i1 %icmp_ln86_1646, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_311 = and i1 %and_ln102, i1 %xor_ln104_788" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104_311' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns)   --->   "%and_ln102_1828 = and i1 %icmp_ln86_1647, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_1828' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_312)   --->   "%xor_ln104_789 = xor i1 %icmp_ln86_1647, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_312 = and i1 %and_ln104, i1 %xor_ln104_789" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_312' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns)   --->   "%and_ln102_1831 = and i1 %icmp_ln86_1650, i1 %and_ln102_1827" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1831' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1596)   --->   "%xor_ln104_792 = xor i1 %icmp_ln86_1650, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns)   --->   "%and_ln102_1832 = and i1 %icmp_ln86_1651, i1 %and_ln104_311" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1832' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1601)   --->   "%xor_ln104_793 = xor i1 %icmp_ln86_1651, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns)   --->   "%and_ln102_1833 = and i1 %icmp_ln86_1652, i1 %and_ln102_1828" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1833' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1605)   --->   "%xor_ln104_794 = xor i1 %icmp_ln86_1652, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1594)   --->   "%and_ln102_1834 = and i1 %icmp_ln86_1653, i1 %and_ln104_312" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1594)   --->   "%and_ln102_1839 = and i1 %icmp_ln86_1658, i1 %and_ln102_1831" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1596)   --->   "%and_ln102_1840 = and i1 %icmp_ln86_1659, i1 %xor_ln104_792" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1596)   --->   "%and_ln102_1841 = and i1 %and_ln102_1840, i1 %and_ln102_1827" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1599)   --->   "%and_ln102_1842 = and i1 %icmp_ln86_1660, i1 %and_ln102_1832" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1601)   --->   "%and_ln102_1843 = and i1 %icmp_ln86_1661, i1 %xor_ln104_793" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1601)   --->   "%and_ln102_1844 = and i1 %and_ln102_1843, i1 %and_ln104_311" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1603)   --->   "%and_ln102_1845 = and i1 %icmp_ln86_1662, i1 %and_ln102_1833" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1605)   --->   "%and_ln102_1846 = and i1 %icmp_ln86_1663, i1 %xor_ln104_794" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1605)   --->   "%and_ln102_1847 = and i1 %and_ln102_1846, i1 %and_ln102_1828" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1594)   --->   "%xor_ln117 = xor i1 %and_ln102_1834, i1 1" [firmware/BDT.h:117]   --->   Operation 76 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1594)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 77 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1594)   --->   "%or_ln117 = or i1 %and_ln104_312, i1 %and_ln102_1839" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1594)   --->   "%select_ln117 = select i1 %and_ln104_312, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.12ns)   --->   "%or_ln117_1483 = or i1 %and_ln104_312, i1 %and_ln102_1831" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_1483' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1594 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117_1594' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1596)   --->   "%zext_ln117_177 = zext i2 %select_ln117_1594" [firmware/BDT.h:117]   --->   Operation 82 'zext' 'zext_ln117_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1596)   --->   "%or_ln117_1484 = or i1 %or_ln117_1483, i1 %and_ln102_1841" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_1484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1596)   --->   "%select_ln117_1595 = select i1 %or_ln117_1483, i3 %zext_ln117_177, i3 4" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_1595' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.12ns)   --->   "%or_ln117_1485 = or i1 %and_ln104_312, i1 %and_ln102_1827" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_1485' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1596 = select i1 %or_ln117_1484, i3 %select_ln117_1595, i3 5" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_1596' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1599)   --->   "%or_ln117_1486 = or i1 %or_ln117_1485, i1 %and_ln102_1842" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_1486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1599)   --->   "%select_ln117_1597 = select i1 %or_ln117_1485, i3 %select_ln117_1596, i3 6" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_1597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.12ns)   --->   "%or_ln117_1487 = or i1 %or_ln117_1485, i1 %and_ln102_1832" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_1487' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1599)   --->   "%select_ln117_1598 = select i1 %or_ln117_1486, i3 %select_ln117_1597, i3 7" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1598' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1599)   --->   "%zext_ln117_178 = zext i3 %select_ln117_1598" [firmware/BDT.h:117]   --->   Operation 91 'zext' 'zext_ln117_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1601)   --->   "%or_ln117_1488 = or i1 %or_ln117_1487, i1 %and_ln102_1844" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1599 = select i1 %or_ln117_1487, i4 %zext_ln117_178, i4 8" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_1599' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.12ns)   --->   "%or_ln117_1489 = or i1 %and_ln104_312, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1489' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1601)   --->   "%select_ln117_1600 = select i1 %or_ln117_1488, i4 %select_ln117_1599, i4 9" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1600' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1603)   --->   "%or_ln117_1490 = or i1 %or_ln117_1489, i1 %and_ln102_1845" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1601 = select i1 %or_ln117_1489, i4 %select_ln117_1600, i4 10" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1601' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.12ns)   --->   "%or_ln117_1491 = or i1 %or_ln117_1489, i1 %and_ln102_1833" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_1491' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1603)   --->   "%select_ln117_1602 = select i1 %or_ln117_1490, i4 %select_ln117_1601, i4 11" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1602' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1605)   --->   "%or_ln117_1492 = or i1 %or_ln117_1491, i1 %and_ln102_1847" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_1492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1603 = select i1 %or_ln117_1491, i4 %select_ln117_1602, i4 12" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1603' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1605)   --->   "%select_ln117_1604 = select i1 %or_ln117_1492, i4 %select_ln117_1603, i4 13" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1605 = select i1 %icmp_ln86, i4 %select_ln117_1604, i4 14" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_1605' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 104 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 105 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.12ns)   --->   "%and_ln102_1826 = and i1 %icmp_ln86_1645, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_1826' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_310)   --->   "%xor_ln104_787 = xor i1 %icmp_ln86_1645, i1 1" [firmware/BDT.h:104]   --->   Operation 107 'xor' 'xor_ln104_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_310 = and i1 %xor_ln104_787, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 108 'and' 'and_ln104_310' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.12ns)   --->   "%and_ln102_1829 = and i1 %icmp_ln86_1648, i1 %and_ln102_1826" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_1829' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_313)   --->   "%xor_ln104_790 = xor i1 %icmp_ln86_1648, i1 1" [firmware/BDT.h:104]   --->   Operation 110 'xor' 'xor_ln104_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_313 = and i1 %and_ln102_1826, i1 %xor_ln104_790" [firmware/BDT.h:104]   --->   Operation 111 'and' 'and_ln104_313' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.12ns)   --->   "%and_ln102_1830 = and i1 %icmp_ln86_1649, i1 %and_ln104_310" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_1830' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_314)   --->   "%xor_ln104_791 = xor i1 %icmp_ln86_1649, i1 1" [firmware/BDT.h:104]   --->   Operation 113 'xor' 'xor_ln104_791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_314 = and i1 %and_ln104_310, i1 %xor_ln104_791" [firmware/BDT.h:104]   --->   Operation 114 'and' 'and_ln104_314' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.12ns)   --->   "%and_ln102_1835 = and i1 %icmp_ln86_1654, i1 %and_ln102_1829" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_1835' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1609)   --->   "%xor_ln104_795 = xor i1 %icmp_ln86_1654, i1 1" [firmware/BDT.h:104]   --->   Operation 116 'xor' 'xor_ln104_795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.12ns)   --->   "%and_ln102_1836 = and i1 %icmp_ln86_1655, i1 %and_ln104_313" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_1836' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1613)   --->   "%xor_ln104_796 = xor i1 %icmp_ln86_1655, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.12ns)   --->   "%and_ln102_1837 = and i1 %icmp_ln86_1656, i1 %and_ln102_1830" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_1837' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1617)   --->   "%xor_ln104_797 = xor i1 %icmp_ln86_1656, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.12ns)   --->   "%and_ln102_1838 = and i1 %icmp_ln86_1657, i1 %and_ln104_314" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_1838' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_798 = xor i1 %icmp_ln86_1657, i1 1" [firmware/BDT.h:104]   --->   Operation 122 'xor' 'xor_ln104_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1607)   --->   "%and_ln102_1848 = and i1 %icmp_ln86_1664, i1 %and_ln102_1835" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1609)   --->   "%and_ln102_1849 = and i1 %icmp_ln86_1665, i1 %xor_ln104_795" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1609)   --->   "%and_ln102_1850 = and i1 %and_ln102_1849, i1 %and_ln102_1829" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1611)   --->   "%and_ln102_1851 = and i1 %icmp_ln86_1666, i1 %and_ln102_1836" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1613)   --->   "%and_ln102_1852 = and i1 %icmp_ln86_1667, i1 %xor_ln104_796" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_1852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1613)   --->   "%and_ln102_1853 = and i1 %and_ln102_1852, i1 %and_ln104_313" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_1853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1615)   --->   "%and_ln102_1854 = and i1 %icmp_ln86_1668, i1 %and_ln102_1837" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1617)   --->   "%and_ln102_1855 = and i1 %icmp_ln86_1669, i1 %xor_ln104_797" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1617)   --->   "%and_ln102_1856 = and i1 %and_ln102_1855, i1 %and_ln102_1830" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1619)   --->   "%and_ln102_1857 = and i1 %icmp_ln86_1670, i1 %and_ln102_1838" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1858 = and i1 %icmp_ln86_1671, i1 %xor_ln104_798" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1859 = and i1 %and_ln102_1858, i1 %and_ln104_314" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1607)   --->   "%or_ln117_1493 = or i1 %icmp_ln86, i1 %and_ln102_1848" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_1493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.12ns)   --->   "%or_ln117_1494 = or i1 %icmp_ln86, i1 %and_ln102_1835" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_1494' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1607)   --->   "%select_ln117_1606 = select i1 %or_ln117_1493, i4 %select_ln117_1605, i4 15" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_1606' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1607)   --->   "%zext_ln117_179 = zext i4 %select_ln117_1606" [firmware/BDT.h:117]   --->   Operation 138 'zext' 'zext_ln117_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1609)   --->   "%or_ln117_1495 = or i1 %or_ln117_1494, i1 %and_ln102_1850" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_1495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1607 = select i1 %or_ln117_1494, i5 %zext_ln117_179, i5 16" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_1607' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.12ns)   --->   "%or_ln117_1496 = or i1 %icmp_ln86, i1 %and_ln102_1829" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1496' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1609)   --->   "%select_ln117_1608 = select i1 %or_ln117_1495, i5 %select_ln117_1607, i5 17" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1608' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1611)   --->   "%or_ln117_1497 = or i1 %or_ln117_1496, i1 %and_ln102_1851" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1609 = select i1 %or_ln117_1496, i5 %select_ln117_1608, i5 18" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1609' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.12ns)   --->   "%or_ln117_1498 = or i1 %or_ln117_1496, i1 %and_ln102_1836" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1498' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1611)   --->   "%select_ln117_1610 = select i1 %or_ln117_1497, i5 %select_ln117_1609, i5 19" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1610' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1613)   --->   "%or_ln117_1499 = or i1 %or_ln117_1498, i1 %and_ln102_1853" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1611 = select i1 %or_ln117_1498, i5 %select_ln117_1610, i5 20" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1611' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.12ns)   --->   "%or_ln117_1500 = or i1 %icmp_ln86, i1 %and_ln102_1826" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1500' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1613)   --->   "%select_ln117_1612 = select i1 %or_ln117_1499, i5 %select_ln117_1611, i5 21" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1612' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1615)   --->   "%or_ln117_1501 = or i1 %or_ln117_1500, i1 %and_ln102_1854" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1613 = select i1 %or_ln117_1500, i5 %select_ln117_1612, i5 22" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1613' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.12ns)   --->   "%or_ln117_1502 = or i1 %or_ln117_1500, i1 %and_ln102_1837" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_1502' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1615)   --->   "%select_ln117_1614 = select i1 %or_ln117_1501, i5 %select_ln117_1613, i5 23" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1614' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1617)   --->   "%or_ln117_1503 = or i1 %or_ln117_1502, i1 %and_ln102_1856" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_1503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1615 = select i1 %or_ln117_1502, i5 %select_ln117_1614, i5 24" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_1615' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.12ns)   --->   "%or_ln117_1504 = or i1 %or_ln117_1500, i1 %and_ln102_1830" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1504' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1617)   --->   "%select_ln117_1616 = select i1 %or_ln117_1503, i5 %select_ln117_1615, i5 25" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1616' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1619)   --->   "%or_ln117_1505 = or i1 %or_ln117_1504, i1 %and_ln102_1857" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_1505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1617 = select i1 %or_ln117_1504, i5 %select_ln117_1616, i5 26" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1617' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.12ns)   --->   "%or_ln117_1506 = or i1 %or_ln117_1504, i1 %and_ln102_1838" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_1506' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1619)   --->   "%select_ln117_1618 = select i1 %or_ln117_1505, i5 %select_ln117_1617, i5 27" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_1618' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1507 = or i1 %or_ln117_1506, i1 %and_ln102_1859" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_1507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1619 = select i1 %or_ln117_1506, i5 %select_ln117_1618, i5 28" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_1619' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1620 = select i1 %or_ln117_1507, i5 %select_ln117_1619, i5 29" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1620' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.72ns) (out node of the LUT)   --->   "%agg_result = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.30i13.i13.i5, i5 0, i13 1276, i5 1, i13 7929, i5 2, i13 3, i5 3, i13 152, i5 4, i13 8179, i5 5, i13 8040, i5 6, i13 147, i5 7, i13 10, i5 8, i13 626, i5 9, i13 7932, i5 10, i13 7685, i5 11, i13 255, i5 12, i13 7979, i5 13, i13 1062, i5 14, i13 8034, i5 15, i13 115, i5 16, i13 707, i5 17, i13 7811, i5 18, i13 451, i5 19, i13 75, i5 20, i13 762, i5 21, i13 8169, i5 22, i13 8107, i5 23, i13 897, i5 24, i13 7738, i5 25, i13 7976, i5 26, i13 8171, i5 27, i13 2625, i5 28, i13 8074, i5 29, i13 402, i13 0, i5 %select_ln117_1620" [firmware/BDT.h:118]   --->   Operation 166 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.72> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result" [firmware/BDT.h:122]   --->   Operation 167 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.123ns
The critical path consists of the following:
	wire read operation ('x_14_val_read', firmware/BDT.h:86) on port 'x_14_val' (firmware/BDT.h:86) [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1644', firmware/BDT.h:86) [39]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [69]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1827', firmware/BDT.h:102) [75]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1831', firmware/BDT.h:102) [87]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1839', firmware/BDT.h:102) [102]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [125]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1594', firmware/BDT.h:117) [128]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1595', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1596', firmware/BDT.h:117) [133]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1597', firmware/BDT.h:117) [135]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1598', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1599', firmware/BDT.h:117) [140]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1600', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1601', firmware/BDT.h:117) [144]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1602', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1603', firmware/BDT.h:117) [148]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1604', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1605', firmware/BDT.h:117) [151]  (0.351 ns)

 <State 2>: 3.358ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [68]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1826', firmware/BDT.h:102) [72]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1829', firmware/BDT.h:102) [81]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1835', firmware/BDT.h:102) [94]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1494', firmware/BDT.h:117) [152]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1607', firmware/BDT.h:117) [156]  (0.351 ns)
	'select' operation 5 bit ('select_ln117_1608', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1609', firmware/BDT.h:117) [160]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1610', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1611', firmware/BDT.h:117) [164]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1612', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1613', firmware/BDT.h:117) [168]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1614', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1615', firmware/BDT.h:117) [172]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1616', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1617', firmware/BDT.h:117) [176]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1618', firmware/BDT.h:117) [178]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1619', firmware/BDT.h:117) [180]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1620', firmware/BDT.h:117) [181]  (0.000 ns)
	'sparsemux' operation 13 bit ('agg_result', firmware/BDT.h:118) [182]  (0.729 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
