
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
^
-Analyzing %s Unisim elements for replacement
17*netlist2
4992default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2014.12default:defaultZ1-479
õ
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
∑
$Parsing XDC File [%s] for cell '%s'
848*designutils2¬
≠c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc2default:default2.
design_1_i/microblaze_0/U02default:defaultZ20-848
¿
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¬
≠c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc2default:default2.
design_1_i/microblaze_0/U02default:defaultZ20-847
≈
$Parsing XDC File [%s] for cell '%s'
848*designutils2∫
•c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-848
Œ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2∫
•c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-847
≈
$Parsing XDC File [%s] for cell '%s'
848*designutils2∫
•c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-848
Œ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2∫
•c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-847
¢
$Parsing XDC File [%s] for cell '%s'
848*designutils2¥
üc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc2default:default2'
design_1_i/mdm_1/U02default:defaultZ20-848
ì
%Done setting XDC timing constraints.
35*timing2∂
üc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc2default:default2
502default:default8@Z38-35
˚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:00:252default:default2
00:00:262default:default2
1089.7502default:default2
470.3982default:defaultZ17-268
´
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¥
üc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc2default:default2'
design_1_i/mdm_1/U02default:defaultZ20-847
∞
$Parsing XDC File [%s] for cell '%s'
848*designutils2º
ßc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-848
é
Deriving generated clocks
2*timing2æ
ßc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default2
562default:default8@Z38-2
π
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2º
ßc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-847
∂
$Parsing XDC File [%s] for cell '%s'
848*designutils2¬
≠c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-848
ø
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¬
≠c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-847
∆
$Parsing XDC File [%s] for cell '%s'
848*designutils2Œ
πc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-848
œ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Œ
πc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-847
Ã
$Parsing XDC File [%s] for cell '%s'
848*designutils2‘
øc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-848
’
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‘
øc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-847
Ω
$Parsing XDC File [%s] for cell '%s'
848*designutils2∆
±c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-848
∆
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2∆
±c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-847
√
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ã
∑c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-848
Ã
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ã
∑c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-847
Ë
$Parsing XDC File [%s] for cell '%s'
848*designutils2ı
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-848
ﬁ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2^
Hdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
ﬂ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2_
Idesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
ﬂ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2_
Idesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
ﬁ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2^
Hdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
ﬁ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2^
Hdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
ﬁ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2^
Hdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
ﬁ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2^
Hdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
ﬁ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2^
Hdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
ﬁ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2^
Hdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
ﬁ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2^
Hdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
ﬁ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2^
Hdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
ﬁ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2^
Hdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
Ë
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2h
Rdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
Ë
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2h
Rdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
Ë
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2h
Rdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
Ë
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2h
Rdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
Ï
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2l
Vdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
¯
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2x
bdesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
˜
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2w
adesign_1_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1	2default:default2˜
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2
3372default:default8@Z18-402
Ò
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ı
‡c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-847
Ω
$Parsing XDC File [%s] for cell '%s'
848*designutils2 
µc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-848
∆
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2 
µc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-847
œ
$Parsing XDC File [%s] for cell '%s'
848*designutils2‘
øc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-848
ÿ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‘
øc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-847
’
$Parsing XDC File [%s] for cell '%s'
848*designutils2⁄
≈c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_board.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-848
ﬁ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2⁄
≈c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_board.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-847
Æ
$Parsing XDC File [%s] for cell '%s'
848*designutils2º
ßc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0.xdc2default:default2+
design_1_i/axi_tft_0/U02default:defaultZ20-848
∑
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2º
ßc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0.xdc2default:default2+
design_1_i/axi_tft_0/U02default:defaultZ20-847
±
$Parsing XDC File [%s] for cell '%s'
848*designutils2æ
©c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_1/design_1_axi_intc_0_1.xdc2default:default2,
design_1_i/axi_intc_0/U02default:defaultZ20-848
∫
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2æ
©c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_1/design_1_axi_intc_0_1.xdc2default:default2,
design_1_i/axi_intc_0/U02default:defaultZ20-847
¿
$Parsing XDC File [%s] for cell '%s'
848*designutils2 
µc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc2default:default2/
design_1_i/proc_sys_reset_02default:defaultZ20-848
…
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2 
µc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc2default:default2/
design_1_i/proc_sys_reset_02default:defaultZ20-847
∆
$Parsing XDC File [%s] for cell '%s'
848*designutils2–
ªc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc2default:default2/
design_1_i/proc_sys_reset_02default:defaultZ20-848
œ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2–
ªc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc2default:default2/
design_1_i/proc_sys_reset_02default:defaultZ20-847
±
$Parsing XDC File [%s] for cell '%s'
848*designutils2æ
©c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc2default:default2,
design_1_i/axi_vdma_0/U02default:defaultZ20-848
∫
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2æ
©c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc2default:default2,
design_1_i/axi_vdma_0/U02default:defaultZ20-847
Ø
$Parsing XDC File [%s] for cell '%s'
848*designutils2æ
©c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc2default:default2*
design_1_i/Switches/U02default:defaultZ20-848
∏
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2æ
©c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc2default:default2*
design_1_i/Switches/U02default:defaultZ20-847
µ
$Parsing XDC File [%s] for cell '%s'
848*designutils2ƒ
Øc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc2default:default2*
design_1_i/Switches/U02default:defaultZ20-848
æ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ƒ
Øc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc2default:default2*
design_1_i/Switches/U02default:defaultZ20-847
∆
Parsing XDC File [%s]
179*designutils2è
{C:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/constrs_1/new/design_1.xdc2default:defaultZ20-179
œ
Finished Parsing XDC File [%s]
178*designutils2è
{C:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/constrs_1/new/design_1.xdc2default:defaultZ20-178
µ
$Parsing XDC File [%s] for cell '%s'
848*designutils2√
Æc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0_clocks.xdc2default:default2+
design_1_i/axi_tft_0/U02default:defaultZ20-848
ï
Deriving generated clocks
2*timing2≈
Æc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0_clocks.xdc2default:default2
482default:default8@Z38-2
˘
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:00:112default:default2
00:00:072default:default2
1113.8552default:default2
6.0312default:defaultZ17-268
æ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2√
Æc:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0_clocks.xdc2default:default2+
design_1_i/axi_tft_0/U02default:defaultZ20-847
∏
$Parsing XDC File [%s] for cell '%s'
848*designutils2≈
∞c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_1/design_1_axi_intc_0_1_clocks.xdc2default:default2,
design_1_i/axi_intc_0/U02default:defaultZ20-848
¡
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2≈
∞c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_1/design_1_axi_intc_0_1_clocks.xdc2default:default2,
design_1_i/axi_intc_0/U02default:defaultZ20-847
∏
$Parsing XDC File [%s] for cell '%s'
848*designutils2≈
∞c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc2default:default2,
design_1_i/axi_vdma_0/U02default:defaultZ20-848
¡
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2≈
∞c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc2default:default2,
design_1_i/axi_vdma_0/U02default:defaultZ20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst2default:defaultZ20-848
ﬂ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst2default:defaultZ20-847
ÿ
$Parsing XDC File [%s] for cell '%s'
848*designutils2¡
¨c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0_0/design_1_auto_cc_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst2default:defaultZ20-848
·
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¡
¨c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0_0/design_1_auto_cc_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst2default:defaultZ20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst2default:defaultZ20-848
ﬂ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst2default:defaultZ20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst2default:defaultZ20-848
ﬂ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst2default:defaultZ20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst2default:defaultZ20-848
ﬂ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst2default:defaultZ20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst2default:defaultZ20-848
ﬂ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst2default:defaultZ20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst2default:defaultZ20-848
ﬂ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst2default:defaultZ20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst2default:defaultZ20-848
ﬂ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst2default:defaultZ20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst2default:defaultZ20-848
ﬂ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst2default:defaultZ20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst2default:defaultZ20-848
ﬂ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst2default:defaultZ20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst2default:defaultZ20-848
ﬂ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst2default:defaultZ20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/s04_couplers/auto_us/inst2default:defaultZ20-848
ﬂ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ø
™c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/s04_couplers/auto_us/inst2default:defaultZ20-847
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
t
6Generating merged BMM file for the design top '%s'...
58*memdata2$
design_1_wrapper2default:defaultZ28-58
Æ
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2≈
∞c:/Users/Daniel/Documents/Uoft_hw/ECE532/LATEST/PaintWithVisionDaniel_Beta/PaintWithVision2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 2default:defaultZ28-144
‹
!Unisim Transformation Summary:
%s111*project2ü
ä  A total of 381 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 88 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 273 instances
2default:defaultZ1-111
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:01:192default:default2
00:01:342default:default2
1125.5272default:default2
938.6252default:defaultZ17-268


End Record