-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- PROGRAM		"Quartus II 64-Bit"
-- VERSION		"Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"
-- CREATED		"Thu Sep 17 08:46:34 2020"

LIBRARY ieee;
USE ieee.std_logic_1164.all; 
use ieee.numeric_std.all;

LIBRARY work;

ENTITY DistanceMeasure IS 
	PORT
	(
		RST : IN STD_LOGIC;
		EN :  IN  STD_LOGIC;
		CLK :  IN  STD_LOGIC;
		OUTPUT :  OUT  STD_LOGIC_VECTOR(7 downto 0) := "00000000"
	);
END DistanceMeasure;

ARCHITECTURE Behavioral OF DistanceMeasure IS 

--variable Count : unsigned integer:=0;
signal Count : STD_LOGIC_VECTOR(7 downto 0):= "00000000";

BEGIN 
	Pro_Clock : process(CLK, RST)
	begin
		if(RST = '1') then
			Count <= (others =>'0'); --"11111100";
		else
			if(EN = '1') then
				if(falling_edge(CLK)) then
					Count <= std_logic_vector(unsigned(Count)+1);
				end if;
			end if;
		end if;
		OUTPUT <= Count;
	end process Pro_Clock;
		


END Behavioral;