impl,cycles,end,end_fpss,fpss_avg_fpu_latency,fpss_avg_load_latency,fpss_fpu_issues,fpss_fpu_latency,fpss_fpu_occupancy,fpss_fpu_rel_occupancy,fpss_issues,fpss_load_latency,fpss_loads,fpss_occupancy,fpss_section_latency,fseq_fpu_yield,fseq_yield,snitch_avg_load_latency,snitch_fseq_offloads,snitch_fseq_rel_offloads,snitch_issues,snitch_load_latency,snitch_loads,snitch_occupancy,start,tend,total_ipc,tstart,fpss_fpu_fmadd_issues,fpss_stores
linalg_xdsl,429,1145,1142,0.9974093264248703,0,386,385,0.8997668997668997,0.9948453608247424,388,0,0,0.9044289044289044,0,64.66666666666666,64.66666666666667,0,6,0.3,14,0,0,0.0326340326340326,717,0.0,0.9370629370629372,0.0,0,
baseline,510,1234,1231,0.0,0,1,0,0.0019607843137254,0.0025974025974025,385,0,0,0.7549019607843137,0,1.0,1.0,0,385,0.787321063394683,104,0,0,0.2039215686274509,725,0.0,0.9588235294117646,0.0,0,384.0
