Analysis & Synthesis report for sarbazi
Tue Aug 04 21:37:30 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Parameter Settings for User Entity Instance: reg:inst1|lpm_ff:lpm_ff_component
  9. Parameter Settings for User Entity Instance: reg:inst|lpm_ff:lpm_ff_component
 10. Parameter Settings for User Entity Instance: reg14:inst3|lpm_ff:lpm_ff_component
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                            ;
+-------------------------------+-----------------------------------------+
; Analysis & Synthesis Status   ; Successful - Tue Aug 04 21:37:30 2020   ;
; Quartus II Version            ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                 ; sarbazi                                 ;
; Top-level Entity Name         ; IFID                                    ;
; Family                        ; Stratix II                              ;
; Logic utilization             ; N/A                                     ;
;     Combinational ALUTs       ; 0                                       ;
;     Dedicated logic registers ; 78                                      ;
; Total registers               ; 78                                      ;
; Total pins                    ; 157                                     ;
; Total virtual pins            ; 0                                       ;
; Total block memory bits       ; 0                                       ;
; DSP block 9-bit elements      ; 0                                       ;
; Total PLLs                    ; 0                                       ;
; Total DLLs                    ; 0                                       ;
+-------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                          ; IFID               ; sarbazi            ;
; Family name                                                    ; Stratix II         ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                  ; Full               ;                    ;
; Resynthesis Optimization Effort                                ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                       ; Normal             ;                    ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+
; MegaWizardSymbols/reg.vhd        ; yes             ; User Wizard-Generated File         ; C:/Users/Asus/Desktop/Semi-Mips/MegaWizardSymbols/reg.vhd             ;
; IFID.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Asus/Desktop/Semi-Mips/IFID.bdf                              ;
; MegaWizardSymbols/reg14.v        ; yes             ; User Wizard-Generated File         ; C:/Users/Asus/Desktop/Semi-Mips/MegaWizardSymbols/reg14.v             ;
; lpm_ff.tdf                       ; yes             ; Megafunction                       ; d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_ff.tdf       ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; d:/exe_files/quartus/quartus/libraries/megafunctions/lpm_constant.inc ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; d:/exe_files/quartus/quartus/libraries/megafunctions/aglobal90.inc    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 0     ;
; Dedicated logic registers                     ; 78    ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 0     ;
;                                               ;       ;
; Total combinational functions                 ; 0     ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 0     ;
;     -- 6 input functions                      ; 0     ;
;     -- 5 input functions                      ; 0     ;
;     -- 4 input functions                      ; 0     ;
;     -- <=3 input functions                    ; 0     ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 0     ;
;     -- extended LUT mode                      ; 0     ;
;     -- arithmetic mode                        ; 0     ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 78    ;
;                                               ;       ;
; Total registers                               ; 78    ;
;     -- Dedicated logic registers              ; 78    ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 39    ;
;                                               ;       ;
; I/O pins                                      ; 157   ;
; Maximum fan-out node                          ; clock ;
; Maximum fan-out                               ; 78    ;
; Total fan-out                                 ; 234   ;
; Average fan-out                               ; 1.00  ;
+-----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                      ;
+---------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                       ; Library Name ;
+---------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------+--------------+
; |IFID                           ; 0 (0)             ; 78 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 157  ; 0            ; |IFID                                     ; work         ;
;    |reg14:inst3|                ; 0 (0)             ; 14 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IFID|reg14:inst3                         ; work         ;
;       |lpm_ff:lpm_ff_component| ; 0 (0)             ; 14 (14)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IFID|reg14:inst3|lpm_ff:lpm_ff_component ; work         ;
;    |reg:inst1|                  ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IFID|reg:inst1                           ; work         ;
;       |lpm_ff:lpm_ff_component| ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IFID|reg:inst1|lpm_ff:lpm_ff_component   ; work         ;
;    |reg:inst|                   ; 0 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IFID|reg:inst                            ; work         ;
;       |lpm_ff:lpm_ff_component| ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IFID|reg:inst|lpm_ff:lpm_ff_component    ; work         ;
+---------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 78    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:inst1|lpm_ff:lpm_ff_component ;
+------------------------+------------+------------------------------------------+
; Parameter Name         ; Value      ; Type                                     ;
+------------------------+------------+------------------------------------------+
; LPM_WIDTH              ; 32         ; Signed Integer                           ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                  ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                  ;
; LPM_FFTYPE             ; DFF        ; Untyped                                  ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                  ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                           ;
+------------------------+------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:inst|lpm_ff:lpm_ff_component ;
+------------------------+------------+-----------------------------------------+
; Parameter Name         ; Value      ; Type                                    ;
+------------------------+------------+-----------------------------------------+
; LPM_WIDTH              ; 32         ; Signed Integer                          ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                 ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                 ;
; LPM_FFTYPE             ; DFF        ; Untyped                                 ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                 ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                          ;
+------------------------+------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg14:inst3|lpm_ff:lpm_ff_component ;
+------------------------+------------+--------------------------------------------+
; Parameter Name         ; Value      ; Type                                       ;
+------------------------+------------+--------------------------------------------+
; LPM_WIDTH              ; 14         ; Signed Integer                             ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                    ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                    ;
; LPM_FFTYPE             ; DFF        ; Untyped                                    ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                    ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                             ;
+------------------------+------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue Aug 04 21:37:27 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sarbazi -c sarbazi
Info: Found 1 design units, including 1 entities, in source file reg5.tdf
    Info: Found entity 1: reg5
Info: Found 1 design units, including 1 entities, in source file control_branch.v
    Info: Found entity 1: control_branch
Info: Found 1 design units, including 1 entities, in source file pcMux.tdf
    Info: Found entity 1: pcMux
Info: Found 1 design units, including 1 entities, in source file RAM.v
    Info: Found entity 1: RAM
Info: Found 1 design units, including 1 entities, in source file EXMEM.bdf
    Info: Found entity 1: EXMEM
Info: Found 1 design units, including 1 entities, in source file memwb.bdf
    Info: Found entity 1: memwb
Info: Found 1 design units, including 1 entities, in source file MegaWizardSymbols/reg_ex.tdf
    Info: Found entity 1: reg_ex
Info: Found 1 design units, including 1 entities, in source file sarbazi-register.bdf
    Info: Found entity 1: sarbazi-register
Info: Found 1 design units, including 1 entities, in source file lpm_mux0.v
    Info: Found entity 1: lpm_mux0
Info: Found 1 design units, including 1 entities, in source file lpm_decode0.v
    Info: Found entity 1: lpm_decode0
Info: Found 1 design units, including 1 entities, in source file filfil.v
    Info: Found entity 1: filfil
Info: Found 1 design units, including 1 entities, in source file ALU.v
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file adder.v
    Info: Found entity 1: adder
Info: Found 1 design units, including 1 entities, in source file instFetchLEVEL.bdf
    Info: Found entity 1: instFetchLEVEL
Info: Found 1 design units, including 1 entities, in source file instDecodeLEVEL.bdf
    Info: Found entity 1: instDecodeLEVEL
Info: Found 1 design units, including 1 entities, in source file controller.bdf
    Info: Found entity 1: controller
Info: Found 1 design units, including 1 entities, in source file littleMUX.v
    Info: Found entity 1: littleMUX
Info: Found 1 design units, including 1 entities, in source file MemoryLevel.bdf
    Info: Found entity 1: MemoryLevel
Info: Found 1 design units, including 1 entities, in source file ExecuteLevel.bdf
    Info: Found entity 1: ExecuteLevel
Info: Found 2 design units, including 1 entities, in source file lpm_compare1.vhd
    Info: Found design unit 1: lpm_compare1-SYN
    Info: Found entity 1: lpm_compare1
Info: Found 2 design units, including 1 entities, in source file MegaWizardSymbols/reg.vhd
    Info: Found design unit 1: reg-SYN
    Info: Found entity 1: reg
Info: Found 1 design units, including 1 entities, in source file IDEX.bdf
    Info: Found entity 1: IDEX
Info: Found 2 design units, including 1 entities, in source file MegaWizardSymbols/reg_wb.vhd
    Info: Found design unit 1: reg_wb-SYN
    Info: Found entity 1: reg_wb
Info: Found 1 design units, including 1 entities, in source file IFID.bdf
    Info: Found entity 1: IFID
Info: Found 2 design units, including 1 entities, in source file reg_memory.vhd
    Info: Found design unit 1: reg_memory-SYN
    Info: Found entity 1: reg_memory
Info: Found 1 design units, including 1 entities, in source file BranchAddress.bdf
    Info: Found entity 1: BranchAddress
Info: Found 1 design units, including 1 entities, in source file signExtender.bdf
    Info: Found entity 1: signExtender
Info: Found 1 design units, including 1 entities, in source file MegaWizardSymbols/ROM.v
    Info: Found entity 1: ROM
Info: Found 1 design units, including 1 entities, in source file adder2.v
    Info: Found entity 1: adder2
Info: Found 1 design units, including 1 entities, in source file sarbazi-main.bdf
    Info: Found entity 1: sarbazi-main
Info: Found 1 design units, including 1 entities, in source file MegaWizardSymbols/reg14.v
    Info: Found entity 1: reg14
Info: Elaborating entity "IFID" for the top level hierarchy
Info: Elaborating entity "reg" for hierarchy "reg:inst1"
Info: Elaborating entity "lpm_ff" for hierarchy "reg:inst1|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "reg:inst1|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "reg:inst1|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "32"
Info: Elaborating entity "reg14" for hierarchy "reg14:inst3"
Info: Elaborating entity "lpm_ff" for hierarchy "reg14:inst3|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "reg14:inst3|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "reg14:inst3|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "14"
Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on
Warning: Ignored assignments for entity "play" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity play -section_id "Root Region" is ignored
    Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity play -section_id "Root Region" is ignored
Warning: Ignored assignments for entity "sarbazi" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity sarbazi -section_id "Root Region" is ignored
    Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sarbazi -section_id "Root Region" is ignored
Info: Implemented 235 device resources after synthesis - the final resource count might be different
    Info: Implemented 79 input pins
    Info: Implemented 78 output pins
    Info: Implemented 78 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 310 megabytes
    Info: Processing ended: Tue Aug 04 21:37:30 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


