{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697057122040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697057122041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 13:45:21 2023 " "Processing started: Wed Oct 11 13:45:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697057122041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697057122041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FSM -c FSM " "Command: quartus_sta FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697057122041 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697057122126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1697057122661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1697057122662 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1697057122703 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1697057122703 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1697057123129 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FSM.sdc " "Synopsys Design Constraints File file not found: 'FSM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1697057123152 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1697057123152 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:vga_clock_gen\|divided_clk clock_divider:vga_clock_gen\|divided_clk " "create_clock -period 1.000 -name clock_divider:vga_clock_gen\|divided_clk clock_divider:vga_clock_gen\|divided_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697057123154 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697057123154 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name horizontal_counter:vga_horizontal\|h_Count_Value\[10\] horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " "create_clock -period 1.000 -name horizontal_counter:vga_horizontal\|h_Count_Value\[10\] horizontal_counter:vga_horizontal\|h_Count_Value\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697057123154 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697057123154 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1697057123156 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697057123162 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697057123162 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697057123172 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697057123205 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697057123205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.473 " "Worst-case setup slack is -7.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057123210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057123210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.473             -28.926 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -7.473             -28.926 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057123210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.962            -119.150 clock  " "   -4.962            -119.150 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057123210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.448             -75.209 clock_divider:vga_clock_gen\|divided_clk  " "   -2.448             -75.209 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057123210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697057123210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.917 " "Worst-case hold slack is -3.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057123215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057123215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.917             -14.926 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -3.917             -14.926 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057123215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.920              -5.845 clock_divider:vga_clock_gen\|divided_clk  " "   -0.920              -5.845 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057123215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521               0.000 clock  " "    0.521               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057123215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697057123215 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697057123223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697057123226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.891 " "Worst-case minimum pulse width slack is -2.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057123234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057123234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.891             -72.317 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -2.891             -72.317 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057123234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894             -26.022 clock  " "   -0.894             -26.022 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057123234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.121 clock_divider:vga_clock_gen\|divided_clk  " "   -0.394             -17.121 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057123234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697057123234 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697057123246 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697057123277 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697057124110 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697057124172 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697057124181 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697057124181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.234 " "Worst-case setup slack is -7.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057124186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057124186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.234             -28.139 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -7.234             -28.139 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057124186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.976            -118.536 clock  " "   -4.976            -118.536 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057124186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.425             -74.532 clock_divider:vga_clock_gen\|divided_clk  " "   -2.425             -74.532 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057124186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697057124186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.976 " "Worst-case hold slack is -3.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057124191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057124191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.976             -15.074 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -3.976             -15.074 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057124191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836              -4.686 clock_divider:vga_clock_gen\|divided_clk  " "   -0.836              -4.686 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057124191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 clock  " "    0.534               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057124191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697057124191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697057124198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697057124202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.891 " "Worst-case minimum pulse width slack is -2.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057124209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057124209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.891             -72.788 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -2.891             -72.788 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057124209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902             -29.022 clock  " "   -0.902             -29.022 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057124209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -16.945 clock_divider:vga_clock_gen\|divided_clk  " "   -0.394             -16.945 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057124209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697057124209 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697057124221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697057124372 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697057125061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697057125123 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697057125126 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697057125126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.318 " "Worst-case setup slack is -4.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.318             -16.343 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -4.318             -16.343 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.133             -48.205 clock  " "   -4.133             -48.205 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.159             -34.397 clock_divider:vga_clock_gen\|divided_clk  " "   -1.159             -34.397 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697057125128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.533 " "Worst-case hold slack is -2.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.533              -9.309 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -2.533              -9.309 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.638              -5.581 clock_divider:vga_clock_gen\|divided_clk  " "   -0.638              -5.581 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 clock  " "    0.265               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697057125135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697057125140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697057125148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.580 " "Worst-case minimum pulse width slack is -1.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.580             -26.707 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -1.580             -26.707 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771              -4.900 clock  " "   -0.771              -4.900 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 clock_divider:vga_clock_gen\|divided_clk  " "    0.105               0.000 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697057125152 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697057125164 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697057125322 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697057125325 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697057125325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.775 " "Worst-case setup slack is -3.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.775             -14.352 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -3.775             -14.352 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.596             -41.816 clock  " "   -3.596             -41.816 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.005             -29.399 clock_divider:vga_clock_gen\|divided_clk  " "   -1.005             -29.399 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697057125327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.325 " "Worst-case hold slack is -2.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.325              -8.575 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -2.325              -8.575 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.593              -5.156 clock_divider:vga_clock_gen\|divided_clk  " "   -0.593              -5.156 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 clock  " "    0.252               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697057125334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697057125339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697057125344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.355 " "Worst-case minimum pulse width slack is -1.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.355             -21.954 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -1.355             -21.954 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.744              -5.029 clock  " "   -0.744              -5.029 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 clock_divider:vga_clock_gen\|divided_clk  " "    0.112               0.000 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697057125350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697057125350 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697057126745 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697057126746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5203 " "Peak virtual memory: 5203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697057126817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 13:45:26 2023 " "Processing ended: Wed Oct 11 13:45:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697057126817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697057126817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697057126817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697057126817 ""}
