<stg><name>get_index_from_z</name>


<trans_list>

<trans id="256" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="11" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer

]]></Node>
<StgValue><ssdm name="layer_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %idxprom = zext i3 %layer_read

]]></Node>
<StgValue><ssdm name="idxprom"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %num_points_addr = getelementptr i32 %num_points, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="num_points_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %num_points_load = load i3 %num_points_addr

]]></Node>
<StgValue><ssdm name="num_points_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %z_value_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_value

]]></Node>
<StgValue><ssdm name="z_value_read"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %num_points_load = load i3 %num_points_addr

]]></Node>
<StgValue><ssdm name="num_points_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:7 %tobool_i_i11 = icmp_ne  i32 %z_value_read, i32 0

]]></Node>
<StgValue><ssdm name="tobool_i_i11"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:8 %p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %z_value_read, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:9 %sub_i_i15 = sub i32 0, i32 %z_value_read

]]></Node>
<StgValue><ssdm name="sub_i_i15"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:10 %tmp_V_5 = select i1 %p_Result_20, i32 %sub_i_i15, i32 %z_value_read

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %m_5 = zext i32 %tmp_V_5

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:12 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %layer_read, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:13 %br_ln563 = br void

]]></Node>
<StgValue><ssdm name="br_ln563"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %i = phi i32 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i32 %add_ln563, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %icmp_ln563 = icmp_eq  i32 %i, i32 %num_points_load

]]></Node>
<StgValue><ssdm name="icmp_ln563"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln563 = br i1 %icmp_ln563, void %.split_ifconv, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln563"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="32">
<![CDATA[
.split_ifconv:1 %trunc_ln564 = trunc i32 %i

]]></Node>
<StgValue><ssdm name="trunc_ln564"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.split_ifconv:2 %shl_ln564_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln564, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln564_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split_ifconv:3 %add_ln564 = add i16 %shl_ln564_1, i16 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln564"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:4 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln564, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="32">
<![CDATA[
.split_ifconv:5 %trunc_ln564_1 = trunc i32 %i

]]></Node>
<StgValue><ssdm name="trunc_ln564_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.split_ifconv:6 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln, i9 %trunc_ln564_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="12">
<![CDATA[
.split_ifconv:7 %zext_ln564 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln564"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:8 %points_addr = getelementptr i128 %points, i64 0, i64 %zext_ln564

]]></Node>
<StgValue><ssdm name="points_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="12">
<![CDATA[
.split_ifconv:9 %points_load = load i12 %points_addr

]]></Node>
<StgValue><ssdm name="points_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:58 %p_Result_21 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_5, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split_ifconv:59 %l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_21, i1 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:60 %sub_ln944_1 = sub i32 32, i32 %l_1

]]></Node>
<StgValue><ssdm name="sub_ln944_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:61 %lsb_index_1 = add i32 %sub_ln944_1, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:62 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split_ifconv:63 %icmp_ln946_1 = icmp_sgt  i31 %tmp, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32">
<![CDATA[
.split_ifconv:64 %trunc_ln947_1 = trunc i32 %sub_ln944_1

]]></Node>
<StgValue><ssdm name="trunc_ln947_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split_ifconv:65 %sub_ln947_1 = sub i6 57, i6 %trunc_ln947_1

]]></Node>
<StgValue><ssdm name="sub_ln947_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6">
<![CDATA[
.split_ifconv:66 %zext_ln947_1 = zext i6 %sub_ln947_1

]]></Node>
<StgValue><ssdm name="zext_ln947_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:67 %lshr_ln947_1 = lshr i32 4294967295, i32 %zext_ln947_1

]]></Node>
<StgValue><ssdm name="lshr_ln947_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:68 %shl_ln949_1 = shl i32 1, i32 %lsb_index_1

]]></Node>
<StgValue><ssdm name="shl_ln949_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:69 %or_ln949 = or i32 %lshr_ln947_1, i32 %shl_ln949_1

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:70 %and_ln949_2 = and i32 %tmp_V_5, i32 %or_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:71 %icmp_ln949_1 = icmp_ne  i32 %and_ln949_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:72 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:73 %xor_ln949_1 = xor i1 %tmp_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:74 %p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_5, i32 %lsb_index_1

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:75 %icmp_ln958_1 = icmp_sgt  i32 %lsb_index_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:76 %and_ln949_3 = and i1 %p_Result_22, i1 %xor_ln949_1

]]></Node>
<StgValue><ssdm name="and_ln949_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split_ifconv:80 %select_ln946_1 = select i1 %icmp_ln946_1, i1 %icmp_ln949_1, i1 %p_Result_22

]]></Node>
<StgValue><ssdm name="select_ln946_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split_ifconv:84 %select_ln958_2 = select i1 %icmp_ln958_1, i1 %select_ln946_1, i1 %and_ln949_3

]]></Node>
<StgValue><ssdm name="select_ln958_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32">
<![CDATA[
.split_ifconv:92 %trunc_ln943_1 = trunc i32 %l_1

]]></Node>
<StgValue><ssdm name="trunc_ln943_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln563 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln563"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="12">
<![CDATA[
.split_ifconv:9 %points_load = load i12 %points_addr

]]></Node>
<StgValue><ssdm name="points_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="128">
<![CDATA[
.split_ifconv:10 %z_bits = trunc i128 %points_load

]]></Node>
<StgValue><ssdm name="z_bits"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:11 %icmp_ln935 = icmp_eq  i32 %z_bits, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.split_ifconv:12 %p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %points_load, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:13 %tmp_V = sub i32 0, i32 %z_bits

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:14 %m_17 = select i1 %p_Result_16, i32 %tmp_V, i32 %z_bits

]]></Node>
<StgValue><ssdm name="m_17"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:15 %p_Result_17 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_17, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split_ifconv:16 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_17, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:17 %sub_ln944 = sub i32 32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:18 %lsb_index = add i32 %sub_ln944, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:19 %tmp_8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split_ifconv:20 %icmp_ln946 = icmp_sgt  i31 %tmp_8, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32">
<![CDATA[
.split_ifconv:21 %trunc_ln947 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split_ifconv:22 %sub_ln947 = sub i6 57, i6 %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="6">
<![CDATA[
.split_ifconv:23 %zext_ln947 = zext i6 %sub_ln947

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:24 %lshr_ln947 = lshr i32 4294967295, i32 %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:25 %shl_ln949 = shl i32 1, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="shl_ln949"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:26 %or_ln949_3 = or i32 %lshr_ln947, i32 %shl_ln949

]]></Node>
<StgValue><ssdm name="or_ln949_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:27 %and_ln949 = and i32 %m_17, i32 %or_ln949_3

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:28 %icmp_ln949 = icmp_ne  i32 %and_ln949, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:29 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:30 %xor_ln949 = xor i1 %tmp_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:31 %p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_17, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:32 %icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:33 %and_ln949_1 = and i1 %p_Result_18, i1 %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split_ifconv:38 %select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_18

]]></Node>
<StgValue><ssdm name="select_ln946"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split_ifconv:42 %select_ln958 = select i1 %icmp_ln958, i1 %select_ln946, i1 %and_ln949_1

]]></Node>
<StgValue><ssdm name="select_ln958"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32">
<![CDATA[
.split_ifconv:50 %trunc_ln943 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:34 %zext_ln959_3 = zext i32 %m_17

]]></Node>
<StgValue><ssdm name="zext_ln959_3"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:35 %sub_ln959 = sub i32 25, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln959"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:36 %zext_ln959 = zext i32 %sub_ln959

]]></Node>
<StgValue><ssdm name="zext_ln959"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:37 %shl_ln959 = shl i64 %zext_ln959_3, i64 %zext_ln959

]]></Node>
<StgValue><ssdm name="shl_ln959"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:39 %add_ln958 = add i32 %sub_ln944, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:40 %zext_ln958 = zext i32 %add_ln958

]]></Node>
<StgValue><ssdm name="zext_ln958"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:41 %lshr_ln958 = lshr i64 %zext_ln959_3, i64 %zext_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:43 %m = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="1">
<![CDATA[
.split_ifconv:44 %zext_ln961 = zext i1 %select_ln958

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:45 %m_6 = add i64 %m, i64 %zext_ln961

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:46 %m_18 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_6, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_18"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="63">
<![CDATA[
.split_ifconv:47 %zext_ln962 = zext i63 %m_18

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split_ifconv:48 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_6, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split_ifconv:49 %select_ln943 = select i1 %p_Result_s, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:51 %sub_ln964 = sub i8 12, i8 %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:52 %add_ln964 = add i8 %sub_ln964, i8 %select_ln943

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split_ifconv:53 %tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_16, i8 %add_ln964

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split_ifconv:54 %p_Result_19 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_4, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
.split_ifconv:55 %LD = trunc i64 %p_Result_19

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
.split_ifconv:56 %bitcast_ln744 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln744"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:57 %select_ln935 = select i1 %icmp_ln935, i32 0, i32 %bitcast_ln744

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln958_1" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:77 %sub_ln959_1 = sub i32 25, i32 %sub_ln944_1

]]></Node>
<StgValue><ssdm name="sub_ln959_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln958_1" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:78 %zext_ln959_1 = zext i32 %sub_ln959_1

]]></Node>
<StgValue><ssdm name="zext_ln959_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln958_1" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:79 %shl_ln959_1 = shl i64 %m_5, i64 %zext_ln959_1

]]></Node>
<StgValue><ssdm name="shl_ln959_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln958_1" val="1"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:81 %add_ln958_1 = add i32 %sub_ln944_1, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln958_1" val="1"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:82 %zext_ln958_1 = zext i32 %add_ln958_1

]]></Node>
<StgValue><ssdm name="zext_ln958_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="icmp_ln958_1" val="1"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:83 %lshr_ln958_1 = lshr i64 %m_5, i64 %zext_ln958_1

]]></Node>
<StgValue><ssdm name="lshr_ln958_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:85 %m_10 = select i1 %icmp_ln958_1, i64 %lshr_ln958_1, i64 %shl_ln959_1

]]></Node>
<StgValue><ssdm name="m_10"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="1">
<![CDATA[
.split_ifconv:86 %zext_ln961_1 = zext i1 %select_ln958_2

]]></Node>
<StgValue><ssdm name="zext_ln961_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:87 %m_11 = add i64 %m_10, i64 %zext_ln961_1

]]></Node>
<StgValue><ssdm name="m_11"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:88 %m_19 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_11, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_19"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="63">
<![CDATA[
.split_ifconv:89 %zext_ln962_1 = zext i63 %m_19

]]></Node>
<StgValue><ssdm name="zext_ln962_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split_ifconv:90 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_11, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split_ifconv:91 %select_ln943_1 = select i1 %p_Result_5, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:93 %sub_ln964_1 = sub i8 12, i8 %trunc_ln943_1

]]></Node>
<StgValue><ssdm name="sub_ln964_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:94 %add_ln964_1 = add i8 %sub_ln964_1, i8 %select_ln943_1

]]></Node>
<StgValue><ssdm name="add_ln964_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split_ifconv:95 %tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_20, i8 %add_ln964_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split_ifconv:96 %p_Result_23 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_1, i9 %tmp_5, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
.split_ifconv:97 %LD_1 = trunc i64 %p_Result_23

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="tobool_i_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
.split_ifconv:98 %bitcast_ln744_1 = bitcast i32 %LD_1

]]></Node>
<StgValue><ssdm name="bitcast_ln744_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:99 %retval_0_i_i73 = select i1 %tobool_i_i11, i32 %bitcast_ln744_1, i32 0

]]></Node>
<StgValue><ssdm name="retval_0_i_i73"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="132" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:100 %dc = fsub i32 %select_ln935, i32 %retval_0_i_i73

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="133" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:100 %dc = fsub i32 %select_ln935, i32 %retval_0_i_i73

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="134" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:100 %dc = fsub i32 %select_ln935, i32 %retval_0_i_i73

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %minVal_V_2 = phi i32 2146435072, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i32 %minVal_V, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="minVal_V_2"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
.split_ifconv:101 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="31" op_0_bw="32">
<![CDATA[
.split_ifconv:102 %p_Result_24 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="31">
<![CDATA[
.split_ifconv:103 %zext_ln368 = zext i31 %p_Result_24

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
.split_ifconv:104 %bitcast_ln351 = bitcast i32 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln351"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:106 %p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %minVal_V_2, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:107 %tmp_V_3 = sub i32 0, i32 %minVal_V_2

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:108 %m_20 = select i1 %p_Result_25, i32 %tmp_V_3, i32 %minVal_V_2

]]></Node>
<StgValue><ssdm name="m_20"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:109 %p_Result_26 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_20, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split_ifconv:110 %l_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_26, i1 1

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:111 %sub_ln944_2 = sub i32 32, i32 %l_2

]]></Node>
<StgValue><ssdm name="sub_ln944_2"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:112 %lsb_index_2 = add i32 %sub_ln944_2, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_2"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:113 %tmp_15 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split_ifconv:114 %icmp_ln946_2 = icmp_sgt  i31 %tmp_15, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_2"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="32">
<![CDATA[
.split_ifconv:115 %trunc_ln947_2 = trunc i32 %sub_ln944_2

]]></Node>
<StgValue><ssdm name="trunc_ln947_2"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split_ifconv:116 %sub_ln947_2 = sub i6 57, i6 %trunc_ln947_2

]]></Node>
<StgValue><ssdm name="sub_ln947_2"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="6">
<![CDATA[
.split_ifconv:117 %zext_ln947_2 = zext i6 %sub_ln947_2

]]></Node>
<StgValue><ssdm name="zext_ln947_2"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:118 %lshr_ln947_2 = lshr i32 4294967295, i32 %zext_ln947_2

]]></Node>
<StgValue><ssdm name="lshr_ln947_2"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:119 %shl_ln949_2 = shl i32 1, i32 %lsb_index_2

]]></Node>
<StgValue><ssdm name="shl_ln949_2"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:120 %or_ln949_4 = or i32 %lshr_ln947_2, i32 %shl_ln949_2

]]></Node>
<StgValue><ssdm name="or_ln949_4"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:121 %and_ln949_4 = and i32 %m_20, i32 %or_ln949_4

]]></Node>
<StgValue><ssdm name="and_ln949_4"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:122 %icmp_ln949_2 = icmp_ne  i32 %and_ln949_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_2"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:123 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:124 %xor_ln949_2 = xor i1 %tmp_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_2"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:125 %p_Result_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_20, i32 %lsb_index_2

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:126 %icmp_ln958_2 = icmp_sgt  i32 %lsb_index_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_2"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:127 %and_ln949_5 = and i1 %p_Result_27, i1 %xor_ln949_2

]]></Node>
<StgValue><ssdm name="and_ln949_5"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:128 %zext_ln959_4 = zext i32 %m_20

]]></Node>
<StgValue><ssdm name="zext_ln959_4"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:129 %sub_ln959_2 = sub i32 25, i32 %sub_ln944_2

]]></Node>
<StgValue><ssdm name="sub_ln959_2"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:130 %zext_ln959_2 = zext i32 %sub_ln959_2

]]></Node>
<StgValue><ssdm name="zext_ln959_2"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:131 %shl_ln959_2 = shl i64 %zext_ln959_4, i64 %zext_ln959_2

]]></Node>
<StgValue><ssdm name="shl_ln959_2"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split_ifconv:132 %select_ln946_2 = select i1 %icmp_ln946_2, i1 %icmp_ln949_2, i1 %p_Result_27

]]></Node>
<StgValue><ssdm name="select_ln946_2"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:133 %add_ln958_2 = add i32 %sub_ln944_2, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958_2"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:134 %zext_ln958_2 = zext i32 %add_ln958_2

]]></Node>
<StgValue><ssdm name="zext_ln958_2"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:135 %lshr_ln958_2 = lshr i64 %zext_ln959_4, i64 %zext_ln958_2

]]></Node>
<StgValue><ssdm name="lshr_ln958_2"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split_ifconv:136 %select_ln958_4 = select i1 %icmp_ln958_2, i1 %select_ln946_2, i1 %and_ln949_5

]]></Node>
<StgValue><ssdm name="select_ln958_4"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:137 %m_14 = select i1 %icmp_ln958_2, i64 %lshr_ln958_2, i64 %shl_ln959_2

]]></Node>
<StgValue><ssdm name="m_14"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="1">
<![CDATA[
.split_ifconv:138 %zext_ln961_2 = zext i1 %select_ln958_4

]]></Node>
<StgValue><ssdm name="zext_ln961_2"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:139 %m_15 = add i64 %m_14, i64 %zext_ln961_2

]]></Node>
<StgValue><ssdm name="m_15"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:140 %m_21 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_15, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_21"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split_ifconv:142 %p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_15, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="32">
<![CDATA[
.split_ifconv:144 %trunc_ln943_2 = trunc i32 %l_2

]]></Node>
<StgValue><ssdm name="trunc_ln943_2"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:153 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="23" op_0_bw="32">
<![CDATA[
.split_ifconv:154 %trunc_ln564_2 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln564_2"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:157 %icmp_ln564 = icmp_ne  i8 %tmp_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln564"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split_ifconv:158 %icmp_ln564_1 = icmp_eq  i23 %trunc_ln564_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln564_1"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:166 %d = fpext i32 %bitcast_ln351

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64">
<![CDATA[
.split_ifconv:167 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="63" op_0_bw="64">
<![CDATA[
.split_ifconv:168 %trunc_ln555 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split_ifconv:169 %p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:170 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="52" op_0_bw="64">
<![CDATA[
.split_ifconv:172 %trunc_ln565 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %index = phi i32 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i32 %i_2, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:105 %icmp_ln935_1 = icmp_eq  i32 %minVal_V_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_1"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="63">
<![CDATA[
.split_ifconv:141 %zext_ln962_2 = zext i63 %m_21

]]></Node>
<StgValue><ssdm name="zext_ln962_2"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split_ifconv:143 %select_ln943_2 = select i1 %p_Result_11, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_2"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:145 %sub_ln964_2 = sub i8 12, i8 %trunc_ln943_2

]]></Node>
<StgValue><ssdm name="sub_ln964_2"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:146 %add_ln964_2 = add i8 %sub_ln964_2, i8 %select_ln943_2

]]></Node>
<StgValue><ssdm name="add_ln964_2"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split_ifconv:147 %tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_25, i8 %add_ln964_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split_ifconv:148 %p_Result_28 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_2, i9 %tmp_6, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="31" op_0_bw="64">
<![CDATA[
.split_ifconv:149 %LD_2 = trunc i64 %p_Result_28

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.split_ifconv:150 %data_V_1 = select i1 %icmp_ln935_1, i31 0, i31 %LD_2

]]></Node>
<StgValue><ssdm name="data_V_1"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="31">
<![CDATA[
.split_ifconv:151 %zext_ln368_1 = zext i31 %data_V_1

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
.split_ifconv:152 %bitcast_ln351_1 = bitcast i32 %zext_ln368_1

]]></Node>
<StgValue><ssdm name="bitcast_ln351_1"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:155 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %data_V_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="23" op_0_bw="31">
<![CDATA[
.split_ifconv:156 %trunc_ln564_3 = trunc i31 %data_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln564_3"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split_ifconv:160 %icmp_ln564_2 = icmp_ne  i8 %tmp_9, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln564_2"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split_ifconv:161 %icmp_ln564_3 = icmp_eq  i23 %trunc_ln564_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln564_3"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:164 %tmp_1 = fcmp_olt  i32 %bitcast_ln351, i32 %bitcast_ln351_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="11">
<![CDATA[
.split_ifconv:171 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split_ifconv:177 %icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split_ifconv:178 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split_ifconv:0 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:159 %or_ln564 = or i1 %icmp_ln564_1, i1 %icmp_ln564

]]></Node>
<StgValue><ssdm name="or_ln564"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:162 %or_ln564_1 = or i1 %icmp_ln564_3, i1 %icmp_ln564_2

]]></Node>
<StgValue><ssdm name="or_ln564_1"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:163 %and_ln564 = and i1 %or_ln564, i1 %or_ln564_1

]]></Node>
<StgValue><ssdm name="and_ln564"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:164 %tmp_1 = fcmp_olt  i32 %bitcast_ln351, i32 %bitcast_ln351_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:165 %and_ln564_1 = and i1 %and_ln564, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln564_1"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split_ifconv:173 %p_Result_30 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="54" op_0_bw="53">
<![CDATA[
.split_ifconv:174 %zext_ln569 = zext i53 %p_Result_30

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
<literal name="p_Result_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split_ifconv:175 %man_V_1 = sub i54 0, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split_ifconv:176 %man_V_2 = select i1 %p_Result_29, i54 %man_V_1, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split_ifconv:179 %icmp_ln581 = icmp_sgt  i12 %F2, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split_ifconv:180 %add_ln581 = add i12 %F2, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split_ifconv:181 %sub_ln581 = sub i12 20, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split_ifconv:182 %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="12">
<![CDATA[
.split_ifconv:183 %sext_ln581 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split_ifconv:184 %icmp_ln582 = icmp_eq  i12 %F2, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="54">
<![CDATA[
.split_ifconv:185 %trunc_ln583 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split_ifconv:186 %icmp_ln585 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split_ifconv:187 %tmp_19 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split_ifconv:188 %icmp_ln603 = icmp_eq  i7 %tmp_19, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="12">
<![CDATA[
.split_ifconv:189 %trunc_ln586 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="54" op_0_bw="6">
<![CDATA[
.split_ifconv:190 %zext_ln586 = zext i6 %trunc_ln586

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split_ifconv:191 %ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="54">
<![CDATA[
.split_ifconv:192 %trunc_ln586_1 = trunc i54 %ashr_ln586

]]></Node>
<StgValue><ssdm name="trunc_ln586_1"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split_ifconv:193 %shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:194 %xor_ln571 = xor i1 %icmp_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:195 %and_ln571 = and i1 %and_ln564_1, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln571"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:196 %and_ln582 = and i1 %and_ln571, i1 %icmp_ln582

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:197 %select_ln582 = select i1 %and_ln582, i32 %trunc_ln583, i32 0

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:198 %xor_ln582 = xor i1 %icmp_ln582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:199 %and_ln582_1 = and i1 %and_ln571, i1 %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln582_1"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:200 %and_ln581 = and i1 %and_ln582_1, i1 %icmp_ln581

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:201 %and_ln585 = and i1 %and_ln581, i1 %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:202 %select_ln585 = select i1 %and_ln585, i32 %trunc_ln586_1, i32 %select_ln582

]]></Node>
<StgValue><ssdm name="select_ln585"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:203 %xor_ln581 = xor i1 %icmp_ln581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:204 %and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:205 %and_ln603_1 = and i1 %and_ln603, i1 %and_ln582_1

]]></Node>
<StgValue><ssdm name="and_ln603_1"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:206 %select_ln603 = select i1 %and_ln603_1, i32 %shl_ln604, i32 %select_ln585

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:207 %select_ln564 = select i1 %and_ln564_1, i32 %select_ln603, i32 %minVal_V_2

]]></Node>
<StgValue><ssdm name="select_ln564"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:208 %and_ln571_1 = and i1 %and_ln564_1, i1 %icmp_ln571

]]></Node>
<StgValue><ssdm name="and_ln571_1"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:209 %xor_ln585 = xor i1 %icmp_ln585, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:210 %and_ln585_1 = and i1 %and_ln581, i1 %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_1"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split_ifconv:211 %or_ln585 = or i1 %and_ln585_1, i1 %and_ln571_1

]]></Node>
<StgValue><ssdm name="or_ln585"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:212 %minVal_V = select i1 %or_ln585, i32 0, i32 %select_ln564

]]></Node>
<StgValue><ssdm name="minVal_V"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:213 %select_ln585_2 = select i1 %and_ln564_1, i32 %i, i32 %index

]]></Node>
<StgValue><ssdm name="select_ln585_2"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split_ifconv:214 %i_2 = select i1 %or_ln585, i32 %i, i32 %select_ln585_2

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
.split_ifconv:215 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln579 = ret i32 %index

]]></Node>
<StgValue><ssdm name="ret_ln579"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
