{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 23:51:56 2007 " "Info: Processing started: Thu Dec 06 23:51:56 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=on --write_settings_files=off DreamTangle_HDL -c DreamTangle_HDL " "Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off DreamTangle_HDL -c DreamTangle_HDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "176 " "Warning: Found 176 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[0\] 0 " "Info: Pin \"ioUSB_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[1\] 0 " "Info: Pin \"ioUSB_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[2\] 0 " "Info: Pin \"ioUSB_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[3\] 0 " "Info: Pin \"ioUSB_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[4\] 0 " "Info: Pin \"ioUSB_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[5\] 0 " "Info: Pin \"ioUSB_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[6\] 0 " "Info: Pin \"ioUSB_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[7\] 0 " "Info: Pin \"ioUSB_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[8\] 0 " "Info: Pin \"ioUSB_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[9\] 0 " "Info: Pin \"ioUSB_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[10\] 0 " "Info: Pin \"ioUSB_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[11\] 0 " "Info: Pin \"ioUSB_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[12\] 0 " "Info: Pin \"ioUSB_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[13\] 0 " "Info: Pin \"ioUSB_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[14\] 0 " "Info: Pin \"ioUSB_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioUSB_D\[15\] 0 " "Info: Pin \"ioUSB_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[0\] 0 " "Info: Pin \"ioSDRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[1\] 0 " "Info: Pin \"ioSDRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[2\] 0 " "Info: Pin \"ioSDRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[3\] 0 " "Info: Pin \"ioSDRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[4\] 0 " "Info: Pin \"ioSDRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[5\] 0 " "Info: Pin \"ioSDRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[6\] 0 " "Info: Pin \"ioSDRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[7\] 0 " "Info: Pin \"ioSDRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[8\] 0 " "Info: Pin \"ioSDRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[9\] 0 " "Info: Pin \"ioSDRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[10\] 0 " "Info: Pin \"ioSDRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[11\] 0 " "Info: Pin \"ioSDRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[12\] 0 " "Info: Pin \"ioSDRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[13\] 0 " "Info: Pin \"ioSDRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[14\] 0 " "Info: Pin \"ioSDRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSDRAM_DQ\[15\] 0 " "Info: Pin \"ioSDRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioI2C_SDAT 0 " "Info: Pin \"ioI2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[0\] 0 " "Info: Pin \"oLEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[1\] 0 " "Info: Pin \"oLEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[2\] 0 " "Info: Pin \"oLEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[3\] 0 " "Info: Pin \"oLEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[4\] 0 " "Info: Pin \"oLEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[5\] 0 " "Info: Pin \"oLEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[6\] 0 " "Info: Pin \"oLEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[7\] 0 " "Info: Pin \"oLEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[8\] 0 " "Info: Pin \"oLEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[9\] 0 " "Info: Pin \"oLEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[10\] 0 " "Info: Pin \"oLEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[11\] 0 " "Info: Pin \"oLEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[12\] 0 " "Info: Pin \"oLEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[13\] 0 " "Info: Pin \"oLEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[14\] 0 " "Info: Pin \"oLEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[15\] 0 " "Info: Pin \"oLEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[16\] 0 " "Info: Pin \"oLEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[17\] 0 " "Info: Pin \"oLEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[0\] 0 " "Info: Pin \"oHex7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[1\] 0 " "Info: Pin \"oHex7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[2\] 0 " "Info: Pin \"oHex7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[3\] 0 " "Info: Pin \"oHex7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[4\] 0 " "Info: Pin \"oHex7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[5\] 0 " "Info: Pin \"oHex7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[6\] 0 " "Info: Pin \"oHex7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[0\] 0 " "Info: Pin \"oHex6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[1\] 0 " "Info: Pin \"oHex6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[2\] 0 " "Info: Pin \"oHex6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[3\] 0 " "Info: Pin \"oHex6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[4\] 0 " "Info: Pin \"oHex6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[5\] 0 " "Info: Pin \"oHex6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[6\] 0 " "Info: Pin \"oHex6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[0\] 0 " "Info: Pin \"oHex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[1\] 0 " "Info: Pin \"oHex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[2\] 0 " "Info: Pin \"oHex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[3\] 0 " "Info: Pin \"oHex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[4\] 0 " "Info: Pin \"oHex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[5\] 0 " "Info: Pin \"oHex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[6\] 0 " "Info: Pin \"oHex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[0\] 0 " "Info: Pin \"oHex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[1\] 0 " "Info: Pin \"oHex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[2\] 0 " "Info: Pin \"oHex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[3\] 0 " "Info: Pin \"oHex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[4\] 0 " "Info: Pin \"oHex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[5\] 0 " "Info: Pin \"oHex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[6\] 0 " "Info: Pin \"oHex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[0\] 0 " "Info: Pin \"oHex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[1\] 0 " "Info: Pin \"oHex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[2\] 0 " "Info: Pin \"oHex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[3\] 0 " "Info: Pin \"oHex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[4\] 0 " "Info: Pin \"oHex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[5\] 0 " "Info: Pin \"oHex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[6\] 0 " "Info: Pin \"oHex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[0\] 0 " "Info: Pin \"oHex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[1\] 0 " "Info: Pin \"oHex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[2\] 0 " "Info: Pin \"oHex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[3\] 0 " "Info: Pin \"oHex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[4\] 0 " "Info: Pin \"oHex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[5\] 0 " "Info: Pin \"oHex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[6\] 0 " "Info: Pin \"oHex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[0\] 0 " "Info: Pin \"oHex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[1\] 0 " "Info: Pin \"oHex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[2\] 0 " "Info: Pin \"oHex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[3\] 0 " "Info: Pin \"oHex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[4\] 0 " "Info: Pin \"oHex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[5\] 0 " "Info: Pin \"oHex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[6\] 0 " "Info: Pin \"oHex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[0\] 0 " "Info: Pin \"oHex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[1\] 0 " "Info: Pin \"oHex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[2\] 0 " "Info: Pin \"oHex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[3\] 0 " "Info: Pin \"oHex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[4\] 0 " "Info: Pin \"oHex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[5\] 0 " "Info: Pin \"oHex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[6\] 0 " "Info: Pin \"oHex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUSB_OTG_DP1 0 " "Info: Pin \"oUSB_OTG_DP1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUSB_OTG_DM1 0 " "Info: Pin \"oUSB_OTG_DM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUSB_A\[0\] 0 " "Info: Pin \"oUSB_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUSB_A\[1\] 0 " "Info: Pin \"oUSB_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUSB_RD_ 0 " "Info: Pin \"oUSB_RD_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUSB_WR_ 0 " "Info: Pin \"oUSB_WR_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUSB_CS_ 0 " "Info: Pin \"oUSB_CS_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUSB_RESET_ 0 " "Info: Pin \"oUSB_RESET_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUSB_DREQ1 0 " "Info: Pin \"oUSB_DREQ1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUSB_DREQ2 0 " "Info: Pin \"oUSB_DREQ2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_A\[0\] 0 " "Info: Pin \"oSDRAM_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_A\[1\] 0 " "Info: Pin \"oSDRAM_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_A\[2\] 0 " "Info: Pin \"oSDRAM_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_A\[3\] 0 " "Info: Pin \"oSDRAM_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_A\[4\] 0 " "Info: Pin \"oSDRAM_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_A\[5\] 0 " "Info: Pin \"oSDRAM_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_A\[6\] 0 " "Info: Pin \"oSDRAM_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_A\[7\] 0 " "Info: Pin \"oSDRAM_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_A\[8\] 0 " "Info: Pin \"oSDRAM_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_A\[9\] 0 " "Info: Pin \"oSDRAM_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_A\[10\] 0 " "Info: Pin \"oSDRAM_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_A\[11\] 0 " "Info: Pin \"oSDRAM_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_LDQM 0 " "Info: Pin \"oSDRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_DQM 0 " "Info: Pin \"oSDRAM_DQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_WE_ 0 " "Info: Pin \"oSDRAM_WE_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_CAS_ 0 " "Info: Pin \"oSDRAM_CAS_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_RAS_ 0 " "Info: Pin \"oSDRAM_RAS_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_CS_ 0 " "Info: Pin \"oSDRAM_CS_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_BA_\[0\] 0 " "Info: Pin \"oSDRAM_BA_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_BA_\[1\] 0 " "Info: Pin \"oSDRAM_BA_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_CLK 0 " "Info: Pin \"oSDRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSDRAM_CKE 0 " "Info: Pin \"oSDRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oI2C_SCLK 0 " "Info: Pin \"oI2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_CLK 0 " "Info: Pin \"oVGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_HS 0 " "Info: Pin \"oVGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_VS 0 " "Info: Pin \"oVGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_BLANK 0 " "Info: Pin \"oVGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_SYNC 0 " "Info: Pin \"oVGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[0\] 0 " "Info: Pin \"oVGA_RGB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[1\] 0 " "Info: Pin \"oVGA_RGB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[2\] 0 " "Info: Pin \"oVGA_RGB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[3\] 0 " "Info: Pin \"oVGA_RGB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[4\] 0 " "Info: Pin \"oVGA_RGB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[5\] 0 " "Info: Pin \"oVGA_RGB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[6\] 0 " "Info: Pin \"oVGA_RGB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[7\] 0 " "Info: Pin \"oVGA_RGB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[8\] 0 " "Info: Pin \"oVGA_RGB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[9\] 0 " "Info: Pin \"oVGA_RGB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[10\] 0 " "Info: Pin \"oVGA_RGB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[11\] 0 " "Info: Pin \"oVGA_RGB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[12\] 0 " "Info: Pin \"oVGA_RGB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[13\] 0 " "Info: Pin \"oVGA_RGB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[14\] 0 " "Info: Pin \"oVGA_RGB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[15\] 0 " "Info: Pin \"oVGA_RGB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[16\] 0 " "Info: Pin \"oVGA_RGB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[17\] 0 " "Info: Pin \"oVGA_RGB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[18\] 0 " "Info: Pin \"oVGA_RGB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[19\] 0 " "Info: Pin \"oVGA_RGB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[20\] 0 " "Info: Pin \"oVGA_RGB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[21\] 0 " "Info: Pin \"oVGA_RGB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[22\] 0 " "Info: Pin \"oVGA_RGB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[23\] 0 " "Info: Pin \"oVGA_RGB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[24\] 0 " "Info: Pin \"oVGA_RGB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[25\] 0 " "Info: Pin \"oVGA_RGB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[26\] 0 " "Info: Pin \"oVGA_RGB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[27\] 0 " "Info: Pin \"oVGA_RGB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[28\] 0 " "Info: Pin \"oVGA_RGB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_RGB\[29\] 0 " "Info: Pin \"oVGA_RGB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oTD_RESET 0 " "Info: Pin \"oTD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 1 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iTD_HS " "Info: Assuming node \"iTD_HS\" is an undefined clock" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 91 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_HS" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 1 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "iTD_CLK " "Info: Assuming node \"iTD_CLK\" is an undefined clock" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 93 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 1 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Video:Video0\|VGA_Ctrl:u9\|oVGA_HS " "Info: Detected ripple clock \"Video:Video0\|VGA_Ctrl:u9\|oVGA_HS\" as buffer" {  } { { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 33 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Video:Video0\|VGA_Ctrl:u9\|oVGA_HS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK\" as buffer" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 register Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[0\] register Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[18\] 3.109 ns " "Info: Slack time is 3.109 ns for clock \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" between source register \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[0\]\" and destination register \"Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[18\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "162.6 MHz 6.15 ns " "Info: Fmax is 162.6 MHz (period= 6.15 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.082 ns + Largest register register " "Info: + Largest register to register requirement is 9.082 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "9.259 ns + " "Info: + Setup relationship between source and destination is 9.259 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.875 ns " "Info: + Latch edge is 6.875 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 9.259 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 9.259 ns -2.384 ns  50 " "Info: Clock period of Source clock \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.037 ns + Largest " "Info: + Largest clock skew is 0.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 destination 2.638 ns + Shortest register " "Info: + Shortest clock path from clock \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" to destination register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 593 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 593; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.638 ns Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[18\] 3 REG LCFF_X15_Y15_N19 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X15_Y15_N19; Fanout = 1; REG Node = 'Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[18\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|mADDR[18] } "NODE_NAME" } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.101 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|mADDR[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|mADDR[18] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 source 2.601 ns - Longest register " "Info: - Longest clock path from clock \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" to source register is 2.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 593 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 593; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 2.601 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[0\] 3 REG LCFF_X23_Y10_N31 1 " "Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.601 ns; Loc. = LCFF_X23_Y10_N31; Fanout = 1; REG Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0] } "NODE_NAME" } } { "db/dffpipe_oe9.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.65 % ) " "Info: Total cell delay = 0.537 ns ( 20.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.064 ns ( 79.35 % ) " "Info: Total interconnect delay = 2.064 ns ( 79.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0] {} } { 0.000ns 1.075ns 0.989ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|mADDR[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|mADDR[18] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0] {} } { 0.000ns 1.075ns 0.989ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|mADDR[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|mADDR[18] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0] {} } { 0.000ns 1.075ns 0.989ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.973 ns - Longest register register " "Info: - Longest register to register delay is 5.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[0\] 1 REG LCFF_X23_Y10_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N31; Fanout = 1; REG Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0] } "NODE_NAME" } } { "db/dffpipe_oe9.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/dffpipe_oe9.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.414 ns) 0.905 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~149 2 COMB LCCOMB_X23_Y10_N2 1 " "Info: 2: + IC(0.491 ns) + CELL(0.414 ns) = 0.905 ns; Loc. = LCCOMB_X23_Y10_N2; Fanout = 1; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~149'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0] Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~149 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.976 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~151 3 COMB LCCOMB_X23_Y10_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.976 ns; Loc. = LCCOMB_X23_Y10_N4; Fanout = 1; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~151'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~149 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~151 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.047 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~153 4 COMB LCCOMB_X23_Y10_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.047 ns; Loc. = LCCOMB_X23_Y10_N6; Fanout = 1; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~153'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~151 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~153 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.118 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~155 5 COMB LCCOMB_X23_Y10_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.118 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~155'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~153 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~155 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.189 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~157 6 COMB LCCOMB_X23_Y10_N10 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.189 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 1; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~157'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~155 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~157 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.260 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~159 7 COMB LCCOMB_X23_Y10_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.260 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 1; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~159'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~157 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~159 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.419 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~161 8 COMB LCCOMB_X23_Y10_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.419 ns; Loc. = LCCOMB_X23_Y10_N14; Fanout = 2; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~161'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~159 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~161 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.490 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~163 9 COMB LCCOMB_X23_Y10_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.490 ns; Loc. = LCCOMB_X23_Y10_N16; Fanout = 1; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~163'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~161 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~163 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.900 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~164 10 COMB LCCOMB_X23_Y10_N18 4 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 1.900 ns; Loc. = LCCOMB_X23_Y10_N18; Fanout = 4; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_hlk1:auto_generated\|op_2~164'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~163 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~164 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.438 ns) 3.562 ns Video:Video0\|Sdram_Control_4Port:u6\|RD_MASK\[0\]~7519 11 COMB LCCOMB_X15_Y12_N24 3 " "Info: 11: + IC(1.224 ns) + CELL(0.438 ns) = 3.562 ns; Loc. = LCCOMB_X15_Y12_N24; Fanout = 3; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|RD_MASK\[0\]~7519'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~164 Video:Video0|Sdram_Control_4Port:u6|RD_MASK[0]~7519 } "NODE_NAME" } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.275 ns) 4.606 ns Video:Video0\|Sdram_Control_4Port:u6\|RD_MASK\[0\]~7522 12 COMB LCCOMB_X14_Y14_N4 16 " "Info: 12: + IC(0.769 ns) + CELL(0.275 ns) = 4.606 ns; Loc. = LCCOMB_X14_Y14_N4; Fanout = 16; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|RD_MASK\[0\]~7522'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Video:Video0|Sdram_Control_4Port:u6|RD_MASK[0]~7519 Video:Video0|Sdram_Control_4Port:u6|RD_MASK[0]~7522 } "NODE_NAME" } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.660 ns) 5.973 ns Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[18\] 13 REG LCFF_X15_Y15_N19 1 " "Info: 13: + IC(0.707 ns) + CELL(0.660 ns) = 5.973 ns; Loc. = LCFF_X15_Y15_N19; Fanout = 1; REG Node = 'Video:Video0\|Sdram_Control_4Port:u6\|mADDR\[18\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { Video:Video0|Sdram_Control_4Port:u6|RD_MASK[0]~7522 Video:Video0|Sdram_Control_4Port:u6|mADDR[18] } "NODE_NAME" } } { "Source/Video/Sdram_Control_4Port.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Sdram_Control_4Port.v" 557 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.782 ns ( 46.58 % ) " "Info: Total cell delay = 2.782 ns ( 46.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.191 ns ( 53.42 % ) " "Info: Total interconnect delay = 3.191 ns ( 53.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.973 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0] Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~149 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~151 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~153 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~155 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~157 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~159 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~161 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~163 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~164 Video:Video0|Sdram_Control_4Port:u6|RD_MASK[0]~7519 Video:Video0|Sdram_Control_4Port:u6|RD_MASK[0]~7522 Video:Video0|Sdram_Control_4Port:u6|mADDR[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.973 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0] {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~149 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~151 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~153 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~155 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~157 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~159 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~161 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~163 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~164 {} Video:Video0|Sdram_Control_4Port:u6|RD_MASK[0]~7519 {} Video:Video0|Sdram_Control_4Port:u6|RD_MASK[0]~7522 {} Video:Video0|Sdram_Control_4Port:u6|mADDR[18] {} } { 0.000ns 0.491ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.224ns 0.769ns 0.707ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.438ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|mADDR[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|mADDR[18] {} } { 0.000ns 1.075ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0] {} } { 0.000ns 1.075ns 0.989ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.973 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0] Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~149 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~151 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~153 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~155 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~157 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~159 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~161 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~163 Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~164 Video:Video0|Sdram_Control_4Port:u6|RD_MASK[0]~7519 Video:Video0|Sdram_Control_4Port:u6|RD_MASK[0]~7522 Video:Video0|Sdram_Control_4Port:u6|mADDR[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.973 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0] {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~149 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~151 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~153 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~155 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~157 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~159 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~161 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~163 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|op_2~164 {} Video:Video0|Sdram_Control_4Port:u6|RD_MASK[0]~7519 {} Video:Video0|Sdram_Control_4Port:u6|RD_MASK[0]~7522 {} Video:Video0|Sdram_Control_4Port:u6|mADDR[18] {} } { 0.000ns 0.491ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.224ns 0.769ns 0.707ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.438ns 0.275ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 register USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_Q\[2\] register USB:USB0\|_ISP_D\[2\] -383 ps " "Info: Slack time is -383 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" between source register \"USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_Q\[2\]\" and destination register \"USB:USB0\|_ISP_D\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.778 ns + Largest register register " "Info: + Largest register to register requirement is 4.778 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.642 ns " "Info: + Latch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 10.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.642 ns " "Info: - Launch edge is 2.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 5.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 5.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns + Largest " "Info: + Largest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 destination 2.664 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 580 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 580; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.664 ns USB:USB0\|_ISP_D\[2\] 3 REG LCFF_X29_Y15_N1 4 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X29_Y15_N1; Fanout = 4; REG Node = 'USB:USB0\|_ISP_D\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB:USB0|_ISP_D[2] } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.16 % ) " "Info: Total cell delay = 0.537 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.127 ns ( 79.84 % ) " "Info: Total interconnect delay = 2.127 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB:USB0|_ISP_D[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} USB:USB0|_ISP_D[2] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 source 2.672 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 100 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 100; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.672 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_Q\[2\] 3 REG LCFF_X28_Y18_N13 6 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X28_Y18_N13; Fanout = 6; REG Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_Q\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Q[2] } "NODE_NAME" } } { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.135 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.135 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Q[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Q[2] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB:USB0|_ISP_D[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} USB:USB0|_ISP_D[2] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Q[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Q[2] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB:USB0|_ISP_D[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} USB:USB0|_ISP_D[2] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Q[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Q[2] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.161 ns - Longest register register " "Info: - Longest register to register delay is 5.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_Q\[2\] 1 REG LCFF_X28_Y18_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y18_N13; Fanout = 6; REG Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_Q\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Q[2] } "NODE_NAME" } } { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.149 ns) 0.871 ns USB:USB0\|LessThan0~143 2 COMB LCCOMB_X28_Y18_N2 1 " "Info: 2: + IC(0.722 ns) + CELL(0.149 ns) = 0.871 ns; Loc. = LCCOMB_X28_Y18_N2; Fanout = 1; COMB Node = 'USB:USB0\|LessThan0~143'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Q[2] USB:USB0|LessThan0~143 } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.149 ns) 1.265 ns USB:USB0\|LessThan0~144 3 COMB LCCOMB_X28_Y18_N22 1 " "Info: 3: + IC(0.245 ns) + CELL(0.149 ns) = 1.265 ns; Loc. = LCCOMB_X28_Y18_N22; Fanout = 1; COMB Node = 'USB:USB0\|LessThan0~144'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { USB:USB0|LessThan0~143 USB:USB0|LessThan0~144 } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 1.657 ns USB:USB0\|LessThan0~145 4 COMB LCCOMB_X28_Y18_N26 6 " "Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 1.657 ns; Loc. = LCCOMB_X28_Y18_N26; Fanout = 6; COMB Node = 'USB:USB0\|LessThan0~145'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { USB:USB0|LessThan0~144 USB:USB0|LessThan0~145 } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 2.068 ns USB:USB0\|Selector25~224 5 COMB LCCOMB_X28_Y18_N12 1 " "Info: 5: + IC(0.261 ns) + CELL(0.150 ns) = 2.068 ns; Loc. = LCCOMB_X28_Y18_N12; Fanout = 1; COMB Node = 'USB:USB0\|Selector25~224'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { USB:USB0|LessThan0~145 USB:USB0|Selector25~224 } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 2.458 ns USB:USB0\|Selector25~226 6 COMB LCCOMB_X28_Y18_N18 1 " "Info: 6: + IC(0.240 ns) + CELL(0.150 ns) = 2.458 ns; Loc. = LCCOMB_X28_Y18_N18; Fanout = 1; COMB Node = 'USB:USB0\|Selector25~226'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { USB:USB0|Selector25~224 USB:USB0|Selector25~226 } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.150 ns) 3.339 ns USB:USB0\|Selector93~1508 7 COMB LCCOMB_X28_Y15_N2 1 " "Info: 7: + IC(0.731 ns) + CELL(0.150 ns) = 3.339 ns; Loc. = LCCOMB_X28_Y15_N2; Fanout = 1; COMB Node = 'USB:USB0\|Selector93~1508'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { USB:USB0|Selector25~226 USB:USB0|Selector93~1508 } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 3.731 ns USB:USB0\|Selector93~1515 8 COMB LCCOMB_X28_Y15_N6 1 " "Info: 8: + IC(0.242 ns) + CELL(0.150 ns) = 3.731 ns; Loc. = LCCOMB_X28_Y15_N6; Fanout = 1; COMB Node = 'USB:USB0\|Selector93~1515'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { USB:USB0|Selector93~1508 USB:USB0|Selector93~1515 } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.149 ns) 4.120 ns USB:USB0\|Selector93~1516 9 COMB LCCOMB_X28_Y15_N14 1 " "Info: 9: + IC(0.240 ns) + CELL(0.149 ns) = 4.120 ns; Loc. = LCCOMB_X28_Y15_N14; Fanout = 1; COMB Node = 'USB:USB0\|Selector93~1516'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { USB:USB0|Selector93~1515 USB:USB0|Selector93~1516 } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.150 ns) 4.681 ns USB:USB0\|Selector93~1509 10 COMB LCCOMB_X29_Y15_N12 1 " "Info: 10: + IC(0.411 ns) + CELL(0.150 ns) = 4.681 ns; Loc. = LCCOMB_X29_Y15_N12; Fanout = 1; COMB Node = 'USB:USB0\|Selector93~1509'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { USB:USB0|Selector93~1516 USB:USB0|Selector93~1509 } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 5.077 ns USB:USB0\|Selector93~1513 11 COMB LCCOMB_X29_Y15_N0 1 " "Info: 11: + IC(0.247 ns) + CELL(0.149 ns) = 5.077 ns; Loc. = LCCOMB_X29_Y15_N0; Fanout = 1; COMB Node = 'USB:USB0\|Selector93~1513'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { USB:USB0|Selector93~1509 USB:USB0|Selector93~1513 } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.161 ns USB:USB0\|_ISP_D\[2\] 12 REG LCFF_X29_Y15_N1 4 " "Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 5.161 ns; Loc. = LCFF_X29_Y15_N1; Fanout = 4; REG Node = 'USB:USB0\|_ISP_D\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { USB:USB0|Selector93~1513 USB:USB0|_ISP_D[2] } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 30.61 % ) " "Info: Total cell delay = 1.580 ns ( 30.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.581 ns ( 69.39 % ) " "Info: Total interconnect delay = 3.581 ns ( 69.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.161 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Q[2] USB:USB0|LessThan0~143 USB:USB0|LessThan0~144 USB:USB0|LessThan0~145 USB:USB0|Selector25~224 USB:USB0|Selector25~226 USB:USB0|Selector93~1508 USB:USB0|Selector93~1515 USB:USB0|Selector93~1516 USB:USB0|Selector93~1509 USB:USB0|Selector93~1513 USB:USB0|_ISP_D[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.161 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Q[2] {} USB:USB0|LessThan0~143 {} USB:USB0|LessThan0~144 {} USB:USB0|LessThan0~145 {} USB:USB0|Selector25~224 {} USB:USB0|Selector25~226 {} USB:USB0|Selector93~1508 {} USB:USB0|Selector93~1515 {} USB:USB0|Selector93~1516 {} USB:USB0|Selector93~1509 {} USB:USB0|Selector93~1513 {} USB:USB0|_ISP_D[2] {} } { 0.000ns 0.722ns 0.245ns 0.242ns 0.261ns 0.240ns 0.731ns 0.242ns 0.240ns 0.411ns 0.247ns 0.000ns } { 0.000ns 0.149ns 0.149ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB:USB0|_ISP_D[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} USB:USB0|_ISP_D[2] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Q[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Q[2] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.161 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Q[2] USB:USB0|LessThan0~143 USB:USB0|LessThan0~144 USB:USB0|LessThan0~145 USB:USB0|Selector25~224 USB:USB0|Selector25~226 USB:USB0|Selector93~1508 USB:USB0|Selector93~1515 USB:USB0|Selector93~1516 USB:USB0|Selector93~1509 USB:USB0|Selector93~1513 USB:USB0|_ISP_D[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.161 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Q[2] {} USB:USB0|LessThan0~143 {} USB:USB0|LessThan0~144 {} USB:USB0|LessThan0~145 {} USB:USB0|Selector25~224 {} USB:USB0|Selector25~226 {} USB:USB0|Selector93~1508 {} USB:USB0|Selector93~1515 {} USB:USB0|Selector93~1516 {} USB:USB0|Selector93~1509 {} USB:USB0|Selector93~1513 {} USB:USB0|_ISP_D[2] {} } { 0.000ns 0.722ns 0.245ns 0.242ns 0.261ns 0.240ns 0.731ns 0.242ns 0.240ns 0.411ns 0.247ns 0.000ns } { 0.000ns 0.149ns 0.149ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0' 3 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0' along 3 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 register USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_S\[17\]~_Duplicate_1523 register USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_Done 646 ps " "Info: Slack time is 646 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" between source register \"USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_S\[17\]~_Duplicate_1523\" and destination register \"USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_Done\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "229.67 MHz 4.354 ns " "Info: Fmax is 229.67 MHz (period= 4.354 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.789 ns + Largest register register " "Info: + Largest register to register requirement is 4.789 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.642 ns " "Info: + Latch edge is 2.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 5.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 5.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 5.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 5.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.669 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 100 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 100; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.669 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_Done 3 REG LCFF_X27_Y20_N17 4 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X27_Y20_N17; Fanout = 4; REG Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_Done'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Done } "NODE_NAME" } } { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.12 % ) " "Info: Total cell delay = 0.537 ns ( 20.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.132 ns ( 79.88 % ) " "Info: Total interconnect delay = 2.132 ns ( 79.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Done } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Done {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 source 2.666 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to source register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 100 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 100; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.666 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_S\[17\]~_Duplicate_1523 3 REG LCFF_X28_Y21_N7 2 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X28_Y21_N7; Fanout = 2; REG Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_S\[17\]~_Duplicate_1523'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[17]~_Duplicate_1523 } "NODE_NAME" } } { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.14 % ) " "Info: Total cell delay = 0.537 ns ( 20.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.129 ns ( 79.86 % ) " "Info: Total interconnect delay = 2.129 ns ( 79.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[17]~_Duplicate_1523 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[17]~_Duplicate_1523 {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Done } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Done {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[17]~_Duplicate_1523 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[17]~_Duplicate_1523 {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Done } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Done {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[17]~_Duplicate_1523 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[17]~_Duplicate_1523 {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.143 ns - Longest register register " "Info: - Longest register to register delay is 4.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_S\[17\]~_Duplicate_1523 1 REG LCFF_X28_Y21_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y21_N7; Fanout = 2; REG Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_S\[17\]~_Duplicate_1523'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[17]~_Duplicate_1523 } "NODE_NAME" } } { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.438 ns) 0.774 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|always0~810 2 COMB LCCOMB_X28_Y21_N20 1 " "Info: 2: + IC(0.336 ns) + CELL(0.438 ns) = 0.774 ns; Loc. = LCCOMB_X28_Y21_N20; Fanout = 1; COMB Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|always0~810'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[17]~_Duplicate_1523 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~810 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 1.475 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|always0~812 3 COMB LCCOMB_X28_Y21_N16 1 " "Info: 3: + IC(0.263 ns) + CELL(0.438 ns) = 1.475 ns; Loc. = LCCOMB_X28_Y21_N16; Fanout = 1; COMB Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|always0~812'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~810 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~812 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.420 ns) 2.611 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|always0~817 4 COMB LCCOMB_X28_Y20_N26 44 " "Info: 4: + IC(0.716 ns) + CELL(0.420 ns) = 2.611 ns; Loc. = LCCOMB_X28_Y20_N26; Fanout = 44; COMB Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|always0~817'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~812 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~817 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.275 ns) 3.398 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_S~1478 5 COMB LCCOMB_X27_Y20_N4 2 " "Info: 5: + IC(0.512 ns) + CELL(0.275 ns) = 3.398 ns; Loc. = LCCOMB_X27_Y20_N4; Fanout = 2; COMB Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_S~1478'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~817 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S~1478 } "NODE_NAME" } } { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.393 ns) 4.059 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|Selector5~80 6 COMB LCCOMB_X27_Y20_N16 1 " "Info: 6: + IC(0.268 ns) + CELL(0.393 ns) = 4.059 ns; Loc. = LCCOMB_X27_Y20_N16; Fanout = 1; COMB Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|Selector5~80'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S~1478 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|Selector5~80 } "NODE_NAME" } } { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.143 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_Done 7 REG LCFF_X27_Y20_N17 4 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.143 ns; Loc. = LCFF_X27_Y20_N17; Fanout = 4; REG Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_Done'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|Selector5~80 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Done } "NODE_NAME" } } { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.048 ns ( 49.43 % ) " "Info: Total cell delay = 2.048 ns ( 49.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 50.57 % ) " "Info: Total interconnect delay = 2.095 ns ( 50.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.143 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[17]~_Duplicate_1523 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~810 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~812 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~817 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S~1478 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|Selector5~80 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Done } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.143 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[17]~_Duplicate_1523 {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~810 {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~812 {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~817 {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S~1478 {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|Selector5~80 {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Done {} } { 0.000ns 0.336ns 0.263ns 0.716ns 0.512ns 0.268ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.420ns 0.275ns 0.393ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Done } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Done {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[17]~_Duplicate_1523 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[17]~_Duplicate_1523 {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.143 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[17]~_Duplicate_1523 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~810 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~812 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~817 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S~1478 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|Selector5~80 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Done } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.143 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S[17]~_Duplicate_1523 {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~810 {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~812 {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|always0~817 {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_S~1478 {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|Selector5~80 {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_Done {} } { 0.000ns 0.336ns 0.263ns 0.716ns 0.512ns 0.268ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.420ns 0.275ns 0.393ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iClk27 register Video:Video0\|VGA_Ctrl:u9\|V_Cont\[5\] register Video:Video0\|YUV422_to_444:u7\|mCr\[7\] 7.007 ns " "Info: Slack time is 7.007 ns for clock \"iClk27\" between source register \"Video:Video0\|VGA_Ctrl:u9\|V_Cont\[5\]\" and destination register \"Video:Video0\|YUV422_to_444:u7\|mCr\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "43.43 MHz 23.024 ns " "Info: Fmax is 43.43 MHz (period= 23.024 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "15.999 ns + Largest register register " "Info: + Largest register to register requirement is 15.999 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "18.519 ns + " "Info: + Setup relationship between source and destination is 18.519 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.037 ns " "Info: + Latch edge is 37.037 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iClk27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iClk27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 18.518 ns " "Info: - Launch edge is 18.518 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iClk27 37.037 ns 18.518 ns inverted 50 " "Info: Clock period of Source clock \"iClk27\" is 37.037 ns with inverted offset of 18.518 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.306 ns + Largest " "Info: + Largest clock skew is -2.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iClk27 destination 2.633 ns + Shortest register " "Info: + Shortest clock path from clock \"iClk27\" to destination register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iClk27 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'iClk27'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iClk27 } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns iClk27~clkctrl 2 COMB CLKCTRL_G9 1120 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 1120; COMB Node = 'iClk27~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { iClk27 iClk27~clkctrl } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.633 ns Video:Video0\|YUV422_to_444:u7\|mCr\[7\] 3 REG LCFF_X33_Y20_N23 3 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X33_Y20_N23; Fanout = 3; REG Node = 'Video:Video0\|YUV422_to_444:u7\|mCr\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { iClk27~clkctrl Video:Video0|YUV422_to_444:u7|mCr[7] } "NODE_NAME" } } { "Source/Video/YUV422_to_444.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/YUV422_to_444.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.58 % ) " "Info: Total cell delay = 1.516 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { iClk27 iClk27~clkctrl Video:Video0|YUV422_to_444:u7|mCr[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { iClk27 {} iClk27~combout {} iClk27~clkctrl {} Video:Video0|YUV422_to_444:u7|mCr[7] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iClk27 source 4.939 ns - Longest register " "Info: - Longest clock path from clock \"iClk27\" to source register is 4.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iClk27 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'iClk27'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iClk27 } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.787 ns) 2.396 ns Video:Video0\|VGA_Ctrl:u9\|oVGA_HS 2 REG LCFF_X30_Y35_N17 3 " "Info: 2: + IC(0.630 ns) + CELL(0.787 ns) = 2.396 ns; Loc. = LCFF_X30_Y35_N17; Fanout = 3; REG Node = 'Video:Video0\|VGA_Ctrl:u9\|oVGA_HS'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { iClk27 Video:Video0|VGA_Ctrl:u9|oVGA_HS } "NODE_NAME" } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.000 ns) 3.390 ns Video:Video0\|VGA_Ctrl:u9\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G8 12 " "Info: 3: + IC(0.994 ns) + CELL(0.000 ns) = 3.390 ns; Loc. = CLKCTRL_G8; Fanout = 12; COMB Node = 'Video:Video0\|VGA_Ctrl:u9\|oVGA_HS~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Video:Video0|VGA_Ctrl:u9|oVGA_HS Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl } "NODE_NAME" } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 4.939 ns Video:Video0\|VGA_Ctrl:u9\|V_Cont\[5\] 4 REG LCFF_X31_Y25_N21 7 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 4.939 ns; Loc. = LCFF_X31_Y25_N21; Fanout = 7; REG Node = 'Video:Video0\|VGA_Ctrl:u9\|V_Cont\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl Video:Video0|VGA_Ctrl:u9|V_Cont[5] } "NODE_NAME" } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 46.63 % ) " "Info: Total cell delay = 2.303 ns ( 46.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.636 ns ( 53.37 % ) " "Info: Total interconnect delay = 2.636 ns ( 53.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { iClk27 Video:Video0|VGA_Ctrl:u9|oVGA_HS Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl Video:Video0|VGA_Ctrl:u9|V_Cont[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.939 ns" { iClk27 {} iClk27~combout {} Video:Video0|VGA_Ctrl:u9|oVGA_HS {} Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl {} Video:Video0|VGA_Ctrl:u9|V_Cont[5] {} } { 0.000ns 0.000ns 0.630ns 0.994ns 1.012ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { iClk27 iClk27~clkctrl Video:Video0|YUV422_to_444:u7|mCr[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { iClk27 {} iClk27~combout {} iClk27~clkctrl {} Video:Video0|YUV422_to_444:u7|mCr[7] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { iClk27 Video:Video0|VGA_Ctrl:u9|oVGA_HS Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl Video:Video0|VGA_Ctrl:u9|V_Cont[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.939 ns" { iClk27 {} iClk27~combout {} Video:Video0|VGA_Ctrl:u9|oVGA_HS {} Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl {} Video:Video0|VGA_Ctrl:u9|V_Cont[5] {} } { 0.000ns 0.000ns 0.630ns 0.994ns 1.012ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Source/Video/YUV422_to_444.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/YUV422_to_444.v" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { iClk27 iClk27~clkctrl Video:Video0|YUV422_to_444:u7|mCr[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { iClk27 {} iClk27~combout {} iClk27~clkctrl {} Video:Video0|YUV422_to_444:u7|mCr[7] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { iClk27 Video:Video0|VGA_Ctrl:u9|oVGA_HS Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl Video:Video0|VGA_Ctrl:u9|V_Cont[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.939 ns" { iClk27 {} iClk27~combout {} Video:Video0|VGA_Ctrl:u9|oVGA_HS {} Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl {} Video:Video0|VGA_Ctrl:u9|V_Cont[5] {} } { 0.000ns 0.000ns 0.630ns 0.994ns 1.012ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.992 ns - Longest register register " "Info: - Longest register to register delay is 8.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Video:Video0\|VGA_Ctrl:u9\|V_Cont\[5\] 1 REG LCFF_X31_Y25_N21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y25_N21; Fanout = 7; REG Node = 'Video:Video0\|VGA_Ctrl:u9\|V_Cont\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video:Video0|VGA_Ctrl:u9|V_Cont[5] } "NODE_NAME" } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.438 ns) 0.812 ns Video:Video0\|VGA_Ctrl:u9\|LessThan1~212 2 COMB LCCOMB_X31_Y25_N8 4 " "Info: 2: + IC(0.374 ns) + CELL(0.438 ns) = 0.812 ns; Loc. = LCCOMB_X31_Y25_N8; Fanout = 4; COMB Node = 'Video:Video0\|VGA_Ctrl:u9\|LessThan1~212'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { Video:Video0|VGA_Ctrl:u9|V_Cont[5] Video:Video0|VGA_Ctrl:u9|LessThan1~212 } "NODE_NAME" } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.438 ns) 1.948 ns Video:Video0\|VGA_Ctrl:u9\|oCurrent_Y\[0\]~104 3 COMB LCCOMB_X30_Y25_N28 21 " "Info: 3: + IC(0.698 ns) + CELL(0.438 ns) = 1.948 ns; Loc. = LCCOMB_X30_Y25_N28; Fanout = 21; COMB Node = 'Video:Video0\|VGA_Ctrl:u9\|oCurrent_Y\[0\]~104'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { Video:Video0|VGA_Ctrl:u9|LessThan1~212 Video:Video0|VGA_Ctrl:u9|oCurrent_Y[0]~104 } "NODE_NAME" } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.413 ns) 3.930 ns Video:Video0\|mYCbCr_d\[1\]~2081 4 COMB LCCOMB_X25_Y12_N4 2 " "Info: 4: + IC(1.569 ns) + CELL(0.413 ns) = 3.930 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 2; COMB Node = 'Video:Video0\|mYCbCr_d\[1\]~2081'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { Video:Video0|VGA_Ctrl:u9|oCurrent_Y[0]~104 Video:Video0|mYCbCr_d[1]~2081 } "NODE_NAME" } } { "Source/Video/Video.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.414 ns) 5.106 ns Video:Video0\|Add0~99 5 COMB LCCOMB_X25_Y16_N4 2 " "Info: 5: + IC(0.762 ns) + CELL(0.414 ns) = 5.106 ns; Loc. = LCCOMB_X25_Y16_N4; Fanout = 2; COMB Node = 'Video:Video0\|Add0~99'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { Video:Video0|mYCbCr_d[1]~2081 Video:Video0|Add0~99 } "NODE_NAME" } } { "Source/Video/Video.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.177 ns Video:Video0\|Tmp1\[2\]~13 6 COMB LCCOMB_X25_Y16_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.177 ns; Loc. = LCCOMB_X25_Y16_N6; Fanout = 2; COMB Node = 'Video:Video0\|Tmp1\[2\]~13'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|Add0~99 Video:Video0|Tmp1[2]~13 } "NODE_NAME" } } { "Source/Video/Video.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.248 ns Video:Video0\|Tmp1\[3\]~15 7 COMB LCCOMB_X25_Y16_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.248 ns; Loc. = LCCOMB_X25_Y16_N8; Fanout = 2; COMB Node = 'Video:Video0\|Tmp1\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|Tmp1[2]~13 Video:Video0|Tmp1[3]~15 } "NODE_NAME" } } { "Source/Video/Video.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.319 ns Video:Video0\|Tmp1\[4\]~17 8 COMB LCCOMB_X25_Y16_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.319 ns; Loc. = LCCOMB_X25_Y16_N10; Fanout = 2; COMB Node = 'Video:Video0\|Tmp1\[4\]~17'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|Tmp1[3]~15 Video:Video0|Tmp1[4]~17 } "NODE_NAME" } } { "Source/Video/Video.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.390 ns Video:Video0\|Tmp1\[5\]~19 9 COMB LCCOMB_X25_Y16_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.390 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 2; COMB Node = 'Video:Video0\|Tmp1\[5\]~19'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|Tmp1[4]~17 Video:Video0|Tmp1[5]~19 } "NODE_NAME" } } { "Source/Video/Video.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.549 ns Video:Video0\|Tmp1\[6\]~21 10 COMB LCCOMB_X25_Y16_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 5.549 ns; Loc. = LCCOMB_X25_Y16_N14; Fanout = 2; COMB Node = 'Video:Video0\|Tmp1\[6\]~21'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Video:Video0|Tmp1[5]~19 Video:Video0|Tmp1[6]~21 } "NODE_NAME" } } { "Source/Video/Video.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.959 ns Video:Video0\|Tmp1\[7\]~22 11 COMB LCCOMB_X25_Y16_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 5.959 ns; Loc. = LCCOMB_X25_Y16_N16; Fanout = 2; COMB Node = 'Video:Video0\|Tmp1\[7\]~22'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Video:Video0|Tmp1[6]~21 Video:Video0|Tmp1[7]~22 } "NODE_NAME" } } { "Source/Video/Video.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.393 ns) 7.889 ns Video:Video0\|mYCbCr\[5\]~27 12 COMB LCCOMB_X33_Y20_N10 2 " "Info: 12: + IC(1.537 ns) + CELL(0.393 ns) = 7.889 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'Video:Video0\|mYCbCr\[5\]~27'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { Video:Video0|Tmp1[7]~22 Video:Video0|mYCbCr[5]~27 } "NODE_NAME" } } { "Source/Video/Video.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.960 ns Video:Video0\|mYCbCr\[6\]~29 13 COMB LCCOMB_X33_Y20_N12 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.960 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 1; COMB Node = 'Video:Video0\|mYCbCr\[6\]~29'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|mYCbCr[5]~27 Video:Video0|mYCbCr[6]~29 } "NODE_NAME" } } { "Source/Video/Video.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.370 ns Video:Video0\|mYCbCr\[7\]~30 14 COMB LCCOMB_X33_Y20_N14 2 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 8.370 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'Video:Video0\|mYCbCr\[7\]~30'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Video:Video0|mYCbCr[6]~29 Video:Video0|mYCbCr[7]~30 } "NODE_NAME" } } { "Source/Video/Video.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/Video.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.366 ns) 8.992 ns Video:Video0\|YUV422_to_444:u7\|mCr\[7\] 15 REG LCFF_X33_Y20_N23 3 " "Info: 15: + IC(0.256 ns) + CELL(0.366 ns) = 8.992 ns; Loc. = LCFF_X33_Y20_N23; Fanout = 3; REG Node = 'Video:Video0\|YUV422_to_444:u7\|mCr\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { Video:Video0|mYCbCr[7]~30 Video:Video0|YUV422_to_444:u7|mCr[7] } "NODE_NAME" } } { "Source/Video/YUV422_to_444.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/YUV422_to_444.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.796 ns ( 42.22 % ) " "Info: Total cell delay = 3.796 ns ( 42.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.196 ns ( 57.78 % ) " "Info: Total interconnect delay = 5.196 ns ( 57.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.992 ns" { Video:Video0|VGA_Ctrl:u9|V_Cont[5] Video:Video0|VGA_Ctrl:u9|LessThan1~212 Video:Video0|VGA_Ctrl:u9|oCurrent_Y[0]~104 Video:Video0|mYCbCr_d[1]~2081 Video:Video0|Add0~99 Video:Video0|Tmp1[2]~13 Video:Video0|Tmp1[3]~15 Video:Video0|Tmp1[4]~17 Video:Video0|Tmp1[5]~19 Video:Video0|Tmp1[6]~21 Video:Video0|Tmp1[7]~22 Video:Video0|mYCbCr[5]~27 Video:Video0|mYCbCr[6]~29 Video:Video0|mYCbCr[7]~30 Video:Video0|YUV422_to_444:u7|mCr[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.992 ns" { Video:Video0|VGA_Ctrl:u9|V_Cont[5] {} Video:Video0|VGA_Ctrl:u9|LessThan1~212 {} Video:Video0|VGA_Ctrl:u9|oCurrent_Y[0]~104 {} Video:Video0|mYCbCr_d[1]~2081 {} Video:Video0|Add0~99 {} Video:Video0|Tmp1[2]~13 {} Video:Video0|Tmp1[3]~15 {} Video:Video0|Tmp1[4]~17 {} Video:Video0|Tmp1[5]~19 {} Video:Video0|Tmp1[6]~21 {} Video:Video0|Tmp1[7]~22 {} Video:Video0|mYCbCr[5]~27 {} Video:Video0|mYCbCr[6]~29 {} Video:Video0|mYCbCr[7]~30 {} Video:Video0|YUV422_to_444:u7|mCr[7] {} } { 0.000ns 0.374ns 0.698ns 1.569ns 0.762ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.537ns 0.000ns 0.000ns 0.256ns } { 0.000ns 0.438ns 0.438ns 0.413ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.393ns 0.071ns 0.410ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { iClk27 iClk27~clkctrl Video:Video0|YUV422_to_444:u7|mCr[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { iClk27 {} iClk27~combout {} iClk27~clkctrl {} Video:Video0|YUV422_to_444:u7|mCr[7] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { iClk27 Video:Video0|VGA_Ctrl:u9|oVGA_HS Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl Video:Video0|VGA_Ctrl:u9|V_Cont[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.939 ns" { iClk27 {} iClk27~combout {} Video:Video0|VGA_Ctrl:u9|oVGA_HS {} Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl {} Video:Video0|VGA_Ctrl:u9|V_Cont[5] {} } { 0.000ns 0.000ns 0.630ns 0.994ns 1.012ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.992 ns" { Video:Video0|VGA_Ctrl:u9|V_Cont[5] Video:Video0|VGA_Ctrl:u9|LessThan1~212 Video:Video0|VGA_Ctrl:u9|oCurrent_Y[0]~104 Video:Video0|mYCbCr_d[1]~2081 Video:Video0|Add0~99 Video:Video0|Tmp1[2]~13 Video:Video0|Tmp1[3]~15 Video:Video0|Tmp1[4]~17 Video:Video0|Tmp1[5]~19 Video:Video0|Tmp1[6]~21 Video:Video0|Tmp1[7]~22 Video:Video0|mYCbCr[5]~27 Video:Video0|mYCbCr[6]~29 Video:Video0|mYCbCr[7]~30 Video:Video0|YUV422_to_444:u7|mCr[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.992 ns" { Video:Video0|VGA_Ctrl:u9|V_Cont[5] {} Video:Video0|VGA_Ctrl:u9|LessThan1~212 {} Video:Video0|VGA_Ctrl:u9|oCurrent_Y[0]~104 {} Video:Video0|mYCbCr_d[1]~2081 {} Video:Video0|Add0~99 {} Video:Video0|Tmp1[2]~13 {} Video:Video0|Tmp1[3]~15 {} Video:Video0|Tmp1[4]~17 {} Video:Video0|Tmp1[5]~19 {} Video:Video0|Tmp1[6]~21 {} Video:Video0|Tmp1[7]~22 {} Video:Video0|mYCbCr[5]~27 {} Video:Video0|mYCbCr[6]~29 {} Video:Video0|mYCbCr[7]~30 {} Video:Video0|YUV422_to_444:u7|mCr[7] {} } { 0.000ns 0.374ns 0.698ns 1.569ns 0.762ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.537ns 0.000ns 0.000ns 0.256ns } { 0.000ns 0.438ns 0.438ns 0.413ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.393ns 0.071ns 0.410ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iClk50 register Video:Video0\|I2C_AV_Config:u1\|mI2C_CLK_DIV\[2\] register Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK 13.269 ns " "Info: Slack time is 13.269 ns for clock \"iClk50\" between source register \"Video:Video0\|I2C_AV_Config:u1\|mI2C_CLK_DIV\[2\]\" and destination register \"Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "148.57 MHz 6.731 ns " "Info: Fmax is 148.57 MHz (period= 6.731 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "18.968 ns + Largest register register " "Info: + Largest register to register requirement is 18.968 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iClk50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iClk50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iClk50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iClk50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.818 ns + Largest " "Info: + Largest clock skew is -0.818 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iClk50 destination 1.867 ns + Shortest register " "Info: + Shortest clock path from clock \"iClk50\" to destination register is 1.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns iClk50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'iClk50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iClk50 } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.537 ns) 1.867 ns Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.537 ns) = 1.867 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.27 % ) " "Info: Total cell delay = 1.536 ns ( 82.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 17.73 % ) " "Info: Total interconnect delay = 0.331 ns ( 17.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { iClk50 {} iClk50~combout {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iClk50 source 2.685 ns - Longest register " "Info: - Longest clock path from clock \"iClk50\" to source register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns iClk50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'iClk50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iClk50 } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns iClk50~clkctrl 2 COMB CLKCTRL_G0 41 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 41; COMB Node = 'iClk50~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { iClk50 iClk50~clkctrl } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns Video:Video0\|I2C_AV_Config:u1\|mI2C_CLK_DIV\[2\] 3 REG LCFF_X46_Y18_N5 3 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X46_Y18_N5; Fanout = 3; REG Node = 'Video:Video0\|I2C_AV_Config:u1\|mI2C_CLK_DIV\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { iClk50~clkctrl Video:Video0|I2C_AV_Config:u1|mI2C_CLK_DIV[2] } "NODE_NAME" } } { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { iClk50 iClk50~clkctrl Video:Video0|I2C_AV_Config:u1|mI2C_CLK_DIV[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { iClk50 {} iClk50~combout {} iClk50~clkctrl {} Video:Video0|I2C_AV_Config:u1|mI2C_CLK_DIV[2] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { iClk50 {} iClk50~combout {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { iClk50 iClk50~clkctrl Video:Video0|I2C_AV_Config:u1|mI2C_CLK_DIV[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { iClk50 {} iClk50~combout {} iClk50~clkctrl {} Video:Video0|I2C_AV_Config:u1|mI2C_CLK_DIV[2] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { iClk50 {} iClk50~combout {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { iClk50 iClk50~clkctrl Video:Video0|I2C_AV_Config:u1|mI2C_CLK_DIV[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { iClk50 {} iClk50~combout {} iClk50~clkctrl {} Video:Video0|I2C_AV_Config:u1|mI2C_CLK_DIV[2] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.699 ns - Longest register register " "Info: - Longest register to register delay is 5.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Video:Video0\|I2C_AV_Config:u1\|mI2C_CLK_DIV\[2\] 1 REG LCFF_X46_Y18_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y18_N5; Fanout = 3; REG Node = 'Video:Video0\|I2C_AV_Config:u1\|mI2C_CLK_DIV\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video:Video0|I2C_AV_Config:u1|mI2C_CLK_DIV[2] } "NODE_NAME" } } { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.398 ns) 0.909 ns Video:Video0\|I2C_AV_Config:u1\|LessThan0~227 2 COMB LCCOMB_X45_Y18_N2 1 " "Info: 2: + IC(0.511 ns) + CELL(0.398 ns) = 0.909 ns; Loc. = LCCOMB_X45_Y18_N2; Fanout = 1; COMB Node = 'Video:Video0\|I2C_AV_Config:u1\|LessThan0~227'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { Video:Video0|I2C_AV_Config:u1|mI2C_CLK_DIV[2] Video:Video0|I2C_AV_Config:u1|LessThan0~227 } "NODE_NAME" } } { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.416 ns) 1.566 ns Video:Video0\|I2C_AV_Config:u1\|LessThan0~229 3 COMB LCCOMB_X45_Y18_N0 2 " "Info: 3: + IC(0.241 ns) + CELL(0.416 ns) = 1.566 ns; Loc. = LCCOMB_X45_Y18_N0; Fanout = 2; COMB Node = 'Video:Video0\|I2C_AV_Config:u1\|LessThan0~229'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { Video:Video0|I2C_AV_Config:u1|LessThan0~227 Video:Video0|I2C_AV_Config:u1|LessThan0~229 } "NODE_NAME" } } { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.419 ns) 2.238 ns Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK~79 4 COMB LCCOMB_X45_Y18_N14 1 " "Info: 4: + IC(0.253 ns) + CELL(0.419 ns) = 2.238 ns; Loc. = LCCOMB_X45_Y18_N14; Fanout = 1; COMB Node = 'Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK~79'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { Video:Video0|I2C_AV_Config:u1|LessThan0~229 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~79 } "NODE_NAME" } } { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.228 ns) + CELL(0.149 ns) 5.615 ns Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK~feeder 5 COMB LCCOMB_X1_Y18_N20 1 " "Info: 5: + IC(3.228 ns) + CELL(0.149 ns) = 5.615 ns; Loc. = LCCOMB_X1_Y18_N20; Fanout = 1; COMB Node = 'Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~79 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~feeder } "NODE_NAME" } } { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.699 ns Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK 6 REG LCFF_X1_Y18_N21 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 5.699 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~feeder Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 25.72 % ) " "Info: Total cell delay = 1.466 ns ( 25.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.233 ns ( 74.28 % ) " "Info: Total interconnect delay = 4.233 ns ( 74.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.699 ns" { Video:Video0|I2C_AV_Config:u1|mI2C_CLK_DIV[2] Video:Video0|I2C_AV_Config:u1|LessThan0~227 Video:Video0|I2C_AV_Config:u1|LessThan0~229 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~79 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~feeder Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.699 ns" { Video:Video0|I2C_AV_Config:u1|mI2C_CLK_DIV[2] {} Video:Video0|I2C_AV_Config:u1|LessThan0~227 {} Video:Video0|I2C_AV_Config:u1|LessThan0~229 {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~79 {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~feeder {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} } { 0.000ns 0.511ns 0.241ns 0.253ns 3.228ns 0.000ns } { 0.000ns 0.398ns 0.416ns 0.419ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { iClk50 {} iClk50~combout {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { iClk50 iClk50~clkctrl Video:Video0|I2C_AV_Config:u1|mI2C_CLK_DIV[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { iClk50 {} iClk50~combout {} iClk50~clkctrl {} Video:Video0|I2C_AV_Config:u1|mI2C_CLK_DIV[2] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.699 ns" { Video:Video0|I2C_AV_Config:u1|mI2C_CLK_DIV[2] Video:Video0|I2C_AV_Config:u1|LessThan0~227 Video:Video0|I2C_AV_Config:u1|LessThan0~229 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~79 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~feeder Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.699 ns" { Video:Video0|I2C_AV_Config:u1|mI2C_CLK_DIV[2] {} Video:Video0|I2C_AV_Config:u1|LessThan0~227 {} Video:Video0|I2C_AV_Config:u1|LessThan0~229 {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~79 {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~feeder {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} } { 0.000ns 0.511ns 0.241ns 0.253ns 3.228ns 0.000ns } { 0.000ns 0.398ns 0.416ns 0.419ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iTD_HS register Video:Video0\|TD_Detect:u2\|Stable_Cont\[4\] register Video:Video0\|TD_Detect:u2\|TD_Stable 414.08 MHz 2.415 ns Internal " "Info: Clock \"iTD_HS\" has Internal fmax of 414.08 MHz between source register \"Video:Video0\|TD_Detect:u2\|Stable_Cont\[4\]\" and destination register \"Video:Video0\|TD_Detect:u2\|TD_Stable\" (period= 2.415 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.201 ns + Longest register register " "Info: + Longest register to register delay is 2.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Video:Video0\|TD_Detect:u2\|Stable_Cont\[4\] 1 REG LCFF_X5_Y35_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y35_N13; Fanout = 3; REG Node = 'Video:Video0\|TD_Detect:u2\|Stable_Cont\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video:Video0|TD_Detect:u2|Stable_Cont[4] } "NODE_NAME" } } { "Source/Video/TD_Detect.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/TD_Detect.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.398 ns) 0.740 ns Video:Video0\|TD_Detect:u2\|TD_Stable~117 2 COMB LCCOMB_X5_Y35_N28 1 " "Info: 2: + IC(0.342 ns) + CELL(0.398 ns) = 0.740 ns; Loc. = LCCOMB_X5_Y35_N28; Fanout = 1; COMB Node = 'Video:Video0\|TD_Detect:u2\|TD_Stable~117'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { Video:Video0|TD_Detect:u2|Stable_Cont[4] Video:Video0|TD_Detect:u2|TD_Stable~117 } "NODE_NAME" } } { "Source/Video/TD_Detect.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/TD_Detect.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.419 ns) 1.408 ns Video:Video0\|TD_Detect:u2\|TD_Stable~119 3 COMB LCCOMB_X5_Y35_N20 1 " "Info: 3: + IC(0.249 ns) + CELL(0.419 ns) = 1.408 ns; Loc. = LCCOMB_X5_Y35_N20; Fanout = 1; COMB Node = 'Video:Video0\|TD_Detect:u2\|TD_Stable~119'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { Video:Video0|TD_Detect:u2|TD_Stable~117 Video:Video0|TD_Detect:u2|TD_Stable~119 } "NODE_NAME" } } { "Source/Video/TD_Detect.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/TD_Detect.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 2.117 ns Video:Video0\|TD_Detect:u2\|TD_Stable~120 4 COMB LCCOMB_X5_Y35_N22 1 " "Info: 4: + IC(0.271 ns) + CELL(0.438 ns) = 2.117 ns; Loc. = LCCOMB_X5_Y35_N22; Fanout = 1; COMB Node = 'Video:Video0\|TD_Detect:u2\|TD_Stable~120'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { Video:Video0|TD_Detect:u2|TD_Stable~119 Video:Video0|TD_Detect:u2|TD_Stable~120 } "NODE_NAME" } } { "Source/Video/TD_Detect.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/TD_Detect.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.201 ns Video:Video0\|TD_Detect:u2\|TD_Stable 5 REG LCFF_X5_Y35_N23 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.201 ns; Loc. = LCFF_X5_Y35_N23; Fanout = 2; REG Node = 'Video:Video0\|TD_Detect:u2\|TD_Stable'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Video:Video0|TD_Detect:u2|TD_Stable~120 Video:Video0|TD_Detect:u2|TD_Stable } "NODE_NAME" } } { "Source/Video/TD_Detect.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/TD_Detect.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.339 ns ( 60.84 % ) " "Info: Total cell delay = 1.339 ns ( 60.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.862 ns ( 39.16 % ) " "Info: Total interconnect delay = 0.862 ns ( 39.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { Video:Video0|TD_Detect:u2|Stable_Cont[4] Video:Video0|TD_Detect:u2|TD_Stable~117 Video:Video0|TD_Detect:u2|TD_Stable~119 Video:Video0|TD_Detect:u2|TD_Stable~120 Video:Video0|TD_Detect:u2|TD_Stable } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.201 ns" { Video:Video0|TD_Detect:u2|Stable_Cont[4] {} Video:Video0|TD_Detect:u2|TD_Stable~117 {} Video:Video0|TD_Detect:u2|TD_Stable~119 {} Video:Video0|TD_Detect:u2|TD_Stable~120 {} Video:Video0|TD_Detect:u2|TD_Stable {} } { 0.000ns 0.342ns 0.249ns 0.271ns 0.000ns } { 0.000ns 0.398ns 0.419ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iTD_HS destination 2.319 ns + Shortest register " "Info: + Shortest clock path from clock \"iTD_HS\" to destination register is 2.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns iTD_HS 1 CLK PIN_D5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_D5; Fanout = 10; CLK Node = 'iTD_HS'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iTD_HS } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.537 ns) 2.319 ns Video:Video0\|TD_Detect:u2\|TD_Stable 2 REG LCFF_X5_Y35_N23 2 " "Info: 2: + IC(0.922 ns) + CELL(0.537 ns) = 2.319 ns; Loc. = LCFF_X5_Y35_N23; Fanout = 2; REG Node = 'Video:Video0\|TD_Detect:u2\|TD_Stable'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { iTD_HS Video:Video0|TD_Detect:u2|TD_Stable } "NODE_NAME" } } { "Source/Video/TD_Detect.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/TD_Detect.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 60.24 % ) " "Info: Total cell delay = 1.397 ns ( 60.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.922 ns ( 39.76 % ) " "Info: Total interconnect delay = 0.922 ns ( 39.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { iTD_HS Video:Video0|TD_Detect:u2|TD_Stable } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.319 ns" { iTD_HS {} iTD_HS~combout {} Video:Video0|TD_Detect:u2|TD_Stable {} } { 0.000ns 0.000ns 0.922ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iTD_HS source 2.319 ns - Longest register " "Info: - Longest clock path from clock \"iTD_HS\" to source register is 2.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns iTD_HS 1 CLK PIN_D5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_D5; Fanout = 10; CLK Node = 'iTD_HS'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iTD_HS } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.537 ns) 2.319 ns Video:Video0\|TD_Detect:u2\|Stable_Cont\[4\] 2 REG LCFF_X5_Y35_N13 3 " "Info: 2: + IC(0.922 ns) + CELL(0.537 ns) = 2.319 ns; Loc. = LCFF_X5_Y35_N13; Fanout = 3; REG Node = 'Video:Video0\|TD_Detect:u2\|Stable_Cont\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { iTD_HS Video:Video0|TD_Detect:u2|Stable_Cont[4] } "NODE_NAME" } } { "Source/Video/TD_Detect.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/TD_Detect.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 60.24 % ) " "Info: Total cell delay = 1.397 ns ( 60.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.922 ns ( 39.76 % ) " "Info: Total interconnect delay = 0.922 ns ( 39.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { iTD_HS Video:Video0|TD_Detect:u2|Stable_Cont[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.319 ns" { iTD_HS {} iTD_HS~combout {} Video:Video0|TD_Detect:u2|Stable_Cont[4] {} } { 0.000ns 0.000ns 0.922ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { iTD_HS Video:Video0|TD_Detect:u2|TD_Stable } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.319 ns" { iTD_HS {} iTD_HS~combout {} Video:Video0|TD_Detect:u2|TD_Stable {} } { 0.000ns 0.000ns 0.922ns } { 0.000ns 0.860ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { iTD_HS Video:Video0|TD_Detect:u2|Stable_Cont[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.319 ns" { iTD_HS {} iTD_HS~combout {} Video:Video0|TD_Detect:u2|Stable_Cont[4] {} } { 0.000ns 0.000ns 0.922ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Source/Video/TD_Detect.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/TD_Detect.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Source/Video/TD_Detect.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/TD_Detect.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { Video:Video0|TD_Detect:u2|Stable_Cont[4] Video:Video0|TD_Detect:u2|TD_Stable~117 Video:Video0|TD_Detect:u2|TD_Stable~119 Video:Video0|TD_Detect:u2|TD_Stable~120 Video:Video0|TD_Detect:u2|TD_Stable } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.201 ns" { Video:Video0|TD_Detect:u2|Stable_Cont[4] {} Video:Video0|TD_Detect:u2|TD_Stable~117 {} Video:Video0|TD_Detect:u2|TD_Stable~119 {} Video:Video0|TD_Detect:u2|TD_Stable~120 {} Video:Video0|TD_Detect:u2|TD_Stable {} } { 0.000ns 0.342ns 0.249ns 0.271ns 0.000ns } { 0.000ns 0.398ns 0.419ns 0.438ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { iTD_HS Video:Video0|TD_Detect:u2|TD_Stable } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.319 ns" { iTD_HS {} iTD_HS~combout {} Video:Video0|TD_Detect:u2|TD_Stable {} } { 0.000ns 0.000ns 0.922ns } { 0.000ns 0.860ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { iTD_HS Video:Video0|TD_Detect:u2|Stable_Cont[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.319 ns" { iTD_HS {} iTD_HS~combout {} Video:Video0|TD_Detect:u2|Stable_Cont[4] {} } { 0.000ns 0.000ns 0.922ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iTD_CLK register Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|DFFNumerator\[4\] register Video:Video0\|ITU_656_Decoder:u4\|YCbCr\[4\] 69.65 MHz 14.358 ns Internal " "Info: Clock \"iTD_CLK\" has Internal fmax of 69.65 MHz between source register \"Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|DFFNumerator\[4\]\" and destination register \"Video:Video0\|ITU_656_Decoder:u4\|YCbCr\[4\]\" (period= 14.358 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.238 ns + Longest register register " "Info: + Longest register to register delay is 14.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|DFFNumerator\[4\] 1 REG LCFF_X36_Y35_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y35_N13; Fanout = 3; REG Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|DFFNumerator\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFNumerator[4] } "NODE_NAME" } } { "db/alt_u_div_bqg.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/alt_u_div_bqg.tdf" 43 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.393 ns) 1.821 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_4~79 2 COMB LCCOMB_X24_Y35_N20 2 " "Info: 2: + IC(1.428 ns) + CELL(0.393 ns) = 1.821 ns; Loc. = LCCOMB_X24_Y35_N20; Fanout = 2; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_4~79'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFNumerator[4] Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~79 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.892 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_4~81 3 COMB LCCOMB_X24_Y35_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.892 ns; Loc. = LCCOMB_X24_Y35_N22; Fanout = 2; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_4~81'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~79 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~81 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.963 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_4~83 4 COMB LCCOMB_X24_Y35_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.963 ns; Loc. = LCCOMB_X24_Y35_N24; Fanout = 2; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_4~83'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~81 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~83 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.034 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_4~85 5 COMB LCCOMB_X24_Y35_N26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.034 ns; Loc. = LCCOMB_X24_Y35_N26; Fanout = 1; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_4~85'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~83 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~85 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.105 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_4~87 6 COMB LCCOMB_X24_Y35_N28 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.105 ns; Loc. = LCCOMB_X24_Y35_N28; Fanout = 1; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_4~87'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~85 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~87 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.515 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_4~88 7 COMB LCCOMB_X24_Y35_N30 5 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 2.515 ns; Loc. = LCCOMB_X24_Y35_N30; Fanout = 5; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_4~88'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~87 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~88 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.275 ns) 3.197 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|StageOut\[25\]~937 8 COMB LCCOMB_X25_Y35_N28 2 " "Info: 8: + IC(0.407 ns) + CELL(0.275 ns) = 3.197 ns; Loc. = LCCOMB_X25_Y35_N28; Fanout = 2; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|StageOut\[25\]~937'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~88 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[25]~937 } "NODE_NAME" } } { "db/alt_u_div_bqg.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/alt_u_div_bqg.tdf" 101 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.393 ns) 4.018 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_5~81 9 COMB LCCOMB_X24_Y35_N8 2 " "Info: 9: + IC(0.428 ns) + CELL(0.393 ns) = 4.018 ns; Loc. = LCCOMB_X24_Y35_N8; Fanout = 2; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_5~81'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[25]~937 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~81 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.089 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_5~83 10 COMB LCCOMB_X24_Y35_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.089 ns; Loc. = LCCOMB_X24_Y35_N10; Fanout = 2; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_5~83'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~81 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~83 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.160 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_5~85 11 COMB LCCOMB_X24_Y35_N12 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.160 ns; Loc. = LCCOMB_X24_Y35_N12; Fanout = 1; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_5~85'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~83 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~85 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.319 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_5~87 12 COMB LCCOMB_X24_Y35_N14 1 " "Info: 12: + IC(0.000 ns) + CELL(0.159 ns) = 4.319 ns; Loc. = LCCOMB_X24_Y35_N14; Fanout = 1; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_5~87'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~85 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~87 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.729 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_5~88 13 COMB LCCOMB_X24_Y35_N16 5 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 4.729 ns; Loc. = LCCOMB_X24_Y35_N16; Fanout = 5; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_5~88'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~87 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~88 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.420 ns) 5.621 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|StageOut\[30\]~941 14 COMB LCCOMB_X25_Y35_N6 2 " "Info: 14: + IC(0.472 ns) + CELL(0.420 ns) = 5.621 ns; Loc. = LCCOMB_X25_Y35_N6; Fanout = 2; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|StageOut\[30\]~941'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~88 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[30]~941 } "NODE_NAME" } } { "db/alt_u_div_bqg.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/alt_u_div_bqg.tdf" 101 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.504 ns) 6.385 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_6~81 15 COMB LCCOMB_X25_Y35_N14 2 " "Info: 15: + IC(0.260 ns) + CELL(0.504 ns) = 6.385 ns; Loc. = LCCOMB_X25_Y35_N14; Fanout = 2; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_6~81'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[30]~941 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~81 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.456 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_6~83 16 COMB LCCOMB_X25_Y35_N16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.456 ns; Loc. = LCCOMB_X25_Y35_N16; Fanout = 2; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_6~83'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~81 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~83 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.527 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_6~85 17 COMB LCCOMB_X25_Y35_N18 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 6.527 ns; Loc. = LCCOMB_X25_Y35_N18; Fanout = 1; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_6~85'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~83 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~85 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.598 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_6~87 18 COMB LCCOMB_X25_Y35_N20 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 6.598 ns; Loc. = LCCOMB_X25_Y35_N20; Fanout = 1; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_6~87'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~85 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~87 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.008 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_6~88 19 COMB LCCOMB_X25_Y35_N22 5 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 7.008 ns; Loc. = LCCOMB_X25_Y35_N22; Fanout = 5; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_6~88'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~87 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~88 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.275 ns) 8.221 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|StageOut\[35\]~942 20 COMB LCCOMB_X33_Y35_N26 2 " "Info: 20: + IC(0.938 ns) + CELL(0.275 ns) = 8.221 ns; Loc. = LCCOMB_X33_Y35_N26; Fanout = 2; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|StageOut\[35\]~942'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~88 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[35]~942 } "NODE_NAME" } } { "db/alt_u_div_bqg.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/alt_u_div_bqg.tdf" 101 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.414 ns) 9.101 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_7~81 21 COMB LCCOMB_X32_Y35_N2 2 " "Info: 21: + IC(0.466 ns) + CELL(0.414 ns) = 9.101 ns; Loc. = LCCOMB_X32_Y35_N2; Fanout = 2; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_7~81'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[35]~942 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~81 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.172 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_7~83 22 COMB LCCOMB_X32_Y35_N4 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.172 ns; Loc. = LCCOMB_X32_Y35_N4; Fanout = 2; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_7~83'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~81 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~83 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.243 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_7~85 23 COMB LCCOMB_X32_Y35_N6 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.243 ns; Loc. = LCCOMB_X32_Y35_N6; Fanout = 1; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_7~85'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~83 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~85 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.314 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_7~87 24 COMB LCCOMB_X32_Y35_N8 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.314 ns; Loc. = LCCOMB_X32_Y35_N8; Fanout = 1; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_7~87'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~85 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~87 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.724 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_7~88 25 COMB LCCOMB_X32_Y35_N10 5 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 9.724 ns; Loc. = LCCOMB_X32_Y35_N10; Fanout = 5; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_7~88'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~87 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~88 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.438 ns) 10.671 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|StageOut\[40\]~945 26 COMB LCCOMB_X33_Y35_N24 2 " "Info: 26: + IC(0.509 ns) + CELL(0.438 ns) = 10.671 ns; Loc. = LCCOMB_X33_Y35_N24; Fanout = 2; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|StageOut\[40\]~945'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~88 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[40]~945 } "NODE_NAME" } } { "db/alt_u_div_bqg.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/alt_u_div_bqg.tdf" 101 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.414 ns) 11.354 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_8~81 27 COMB LCCOMB_X33_Y35_N8 2 " "Info: 27: + IC(0.269 ns) + CELL(0.414 ns) = 11.354 ns; Loc. = LCCOMB_X33_Y35_N8; Fanout = 2; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_8~81'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[40]~945 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~81 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.425 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_8~83 28 COMB LCCOMB_X33_Y35_N10 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 11.425 ns; Loc. = LCCOMB_X33_Y35_N10; Fanout = 2; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_8~83'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~81 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~83 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.496 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_8~85 29 COMB LCCOMB_X33_Y35_N12 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 11.496 ns; Loc. = LCCOMB_X33_Y35_N12; Fanout = 1; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_8~85'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~83 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~85 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 11.655 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_8~87 30 COMB LCCOMB_X33_Y35_N14 1 " "Info: 30: + IC(0.000 ns) + CELL(0.159 ns) = 11.655 ns; Loc. = LCCOMB_X33_Y35_N14; Fanout = 1; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_8~87'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~85 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~87 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.065 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_8~88 31 COMB LCCOMB_X33_Y35_N16 10 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 12.065 ns; Loc. = LCCOMB_X33_Y35_N16; Fanout = 10; COMB Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|op_8~88'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~87 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~88 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.275 ns) 13.579 ns Video:Video0\|ITU_656_Decoder:u4\|YCbCr\[15\]~2364 32 COMB LCCOMB_X38_Y32_N18 1 " "Info: 32: + IC(1.239 ns) + CELL(0.275 ns) = 13.579 ns; Loc. = LCCOMB_X38_Y32_N18; Fanout = 1; COMB Node = 'Video:Video0\|ITU_656_Decoder:u4\|YCbCr\[15\]~2364'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~88 Video:Video0|ITU_656_Decoder:u4|YCbCr[15]~2364 } "NODE_NAME" } } { "Source/Video/ITU_656_Decoder.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/ITU_656_Decoder.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.149 ns) 14.154 ns Video:Video0\|ITU_656_Decoder:u4\|YCbCr\[4\]~feeder 33 COMB LCCOMB_X37_Y32_N14 1 " "Info: 33: + IC(0.426 ns) + CELL(0.149 ns) = 14.154 ns; Loc. = LCCOMB_X37_Y32_N14; Fanout = 1; COMB Node = 'Video:Video0\|ITU_656_Decoder:u4\|YCbCr\[4\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { Video:Video0|ITU_656_Decoder:u4|YCbCr[15]~2364 Video:Video0|ITU_656_Decoder:u4|YCbCr[4]~feeder } "NODE_NAME" } } { "Source/Video/ITU_656_Decoder.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/ITU_656_Decoder.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 14.238 ns Video:Video0\|ITU_656_Decoder:u4\|YCbCr\[4\] 34 REG LCFF_X37_Y32_N15 1 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 14.238 ns; Loc. = LCFF_X37_Y32_N15; Fanout = 1; REG Node = 'Video:Video0\|ITU_656_Decoder:u4\|YCbCr\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Video:Video0|ITU_656_Decoder:u4|YCbCr[4]~feeder Video:Video0|ITU_656_Decoder:u4|YCbCr[4] } "NODE_NAME" } } { "Source/Video/ITU_656_Decoder.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/ITU_656_Decoder.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.396 ns ( 51.95 % ) " "Info: Total cell delay = 7.396 ns ( 51.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.842 ns ( 48.05 % ) " "Info: Total interconnect delay = 6.842 ns ( 48.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.238 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFNumerator[4] Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~79 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~81 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~83 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~85 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~87 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~88 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[25]~937 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~81 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~83 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~85 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~87 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~88 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[30]~941 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~81 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~83 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~85 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~87 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~88 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[35]~942 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~81 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~83 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~85 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~87 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~88 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[40]~945 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~81 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~83 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~85 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~87 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~88 Video:Video0|ITU_656_Decoder:u4|YCbCr[15]~2364 Video:Video0|ITU_656_Decoder:u4|YCbCr[4]~feeder Video:Video0|ITU_656_Decoder:u4|YCbCr[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.238 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFNumerator[4] {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~79 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~81 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~83 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~85 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~87 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~88 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[25]~937 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~81 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~83 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~85 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~87 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~88 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[30]~941 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~81 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~83 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~85 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~87 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~88 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[35]~942 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~81 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~83 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~85 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~87 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~88 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[40]~945 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~81 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~83 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~85 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~87 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~88 {} Video:Video0|ITU_656_Decoder:u4|YCbCr[15]~2364 {} Video:Video0|ITU_656_Decoder:u4|YCbCr[4]~feeder {} Video:Video0|ITU_656_Decoder:u4|YCbCr[4] {} } { 0.000ns 1.428ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.407ns 0.428ns 0.000ns 0.000ns 0.000ns 0.000ns 0.472ns 0.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.938ns 0.466ns 0.000ns 0.000ns 0.000ns 0.000ns 0.509ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 1.239ns 0.426ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.159ns 0.410ns 0.420ns 0.504ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.094 ns - Smallest " "Info: - Smallest clock skew is 0.094 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iTD_CLK destination 2.471 ns + Shortest register " "Info: + Shortest clock path from clock \"iTD_CLK\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns iTD_CLK 1 CLK PIN_C16 188 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C16; Fanout = 188; CLK Node = 'iTD_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iTD_CLK } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.537 ns) 2.471 ns Video:Video0\|ITU_656_Decoder:u4\|YCbCr\[4\] 2 REG LCFF_X37_Y32_N15 1 " "Info: 2: + IC(1.084 ns) + CELL(0.537 ns) = 2.471 ns; Loc. = LCFF_X37_Y32_N15; Fanout = 1; REG Node = 'Video:Video0\|ITU_656_Decoder:u4\|YCbCr\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { iTD_CLK Video:Video0|ITU_656_Decoder:u4|YCbCr[4] } "NODE_NAME" } } { "Source/Video/ITU_656_Decoder.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/ITU_656_Decoder.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 56.13 % ) " "Info: Total cell delay = 1.387 ns ( 56.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.084 ns ( 43.87 % ) " "Info: Total interconnect delay = 1.084 ns ( 43.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { iTD_CLK Video:Video0|ITU_656_Decoder:u4|YCbCr[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { iTD_CLK {} iTD_CLK~combout {} Video:Video0|ITU_656_Decoder:u4|YCbCr[4] {} } { 0.000ns 0.000ns 1.084ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iTD_CLK source 2.377 ns - Longest register " "Info: - Longest clock path from clock \"iTD_CLK\" to source register is 2.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns iTD_CLK 1 CLK PIN_C16 188 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C16; Fanout = 188; CLK Node = 'iTD_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iTD_CLK } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.377 ns Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|DFFNumerator\[4\] 2 REG LCFF_X36_Y35_N13 3 " "Info: 2: + IC(0.990 ns) + CELL(0.537 ns) = 2.377 ns; Loc. = LCFF_X36_Y35_N13; Fanout = 3; REG Node = 'Video:Video0\|DIV:u5\|lpm_divide:lpm_divide_component\|lpm_divide_h6t:auto_generated\|sign_div_unsign_7li:divider\|alt_u_div_bqg:divider\|DFFNumerator\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { iTD_CLK Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFNumerator[4] } "NODE_NAME" } } { "db/alt_u_div_bqg.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/alt_u_div_bqg.tdf" 43 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 58.35 % ) " "Info: Total cell delay = 1.387 ns ( 58.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 41.65 % ) " "Info: Total interconnect delay = 0.990 ns ( 41.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.377 ns" { iTD_CLK Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFNumerator[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.377 ns" { iTD_CLK {} iTD_CLK~combout {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFNumerator[4] {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { iTD_CLK Video:Video0|ITU_656_Decoder:u4|YCbCr[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { iTD_CLK {} iTD_CLK~combout {} Video:Video0|ITU_656_Decoder:u4|YCbCr[4] {} } { 0.000ns 0.000ns 1.084ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.377 ns" { iTD_CLK Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFNumerator[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.377 ns" { iTD_CLK {} iTD_CLK~combout {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFNumerator[4] {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/alt_u_div_bqg.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/alt_u_div_bqg.tdf" 43 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Source/Video/ITU_656_Decoder.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/ITU_656_Decoder.v" 134 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.238 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFNumerator[4] Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~79 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~81 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~83 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~85 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~87 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~88 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[25]~937 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~81 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~83 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~85 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~87 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~88 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[30]~941 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~81 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~83 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~85 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~87 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~88 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[35]~942 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~81 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~83 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~85 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~87 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~88 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[40]~945 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~81 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~83 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~85 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~87 Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~88 Video:Video0|ITU_656_Decoder:u4|YCbCr[15]~2364 Video:Video0|ITU_656_Decoder:u4|YCbCr[4]~feeder Video:Video0|ITU_656_Decoder:u4|YCbCr[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.238 ns" { Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFNumerator[4] {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~79 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~81 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~83 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~85 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~87 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_4~88 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[25]~937 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~81 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~83 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~85 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~87 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_5~88 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[30]~941 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~81 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~83 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~85 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~87 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_6~88 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[35]~942 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~81 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~83 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~85 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~87 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_7~88 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|StageOut[40]~945 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~81 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~83 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~85 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~87 {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|op_8~88 {} Video:Video0|ITU_656_Decoder:u4|YCbCr[15]~2364 {} Video:Video0|ITU_656_Decoder:u4|YCbCr[4]~feeder {} Video:Video0|ITU_656_Decoder:u4|YCbCr[4] {} } { 0.000ns 1.428ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.407ns 0.428ns 0.000ns 0.000ns 0.000ns 0.000ns 0.472ns 0.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.938ns 0.466ns 0.000ns 0.000ns 0.000ns 0.000ns 0.509ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 1.239ns 0.426ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.159ns 0.410ns 0.420ns 0.504ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.414ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.149ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { iTD_CLK Video:Video0|ITU_656_Decoder:u4|YCbCr[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { iTD_CLK {} iTD_CLK~combout {} Video:Video0|ITU_656_Decoder:u4|YCbCr[4] {} } { 0.000ns 0.000ns 1.084ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.377 ns" { iTD_CLK Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFNumerator[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.377 ns" { iTD_CLK {} iTD_CLK~combout {} Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|DFFNumerator[4] {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 register Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|rw_flag register Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|rw_flag 391 ps " "Info: Minimum slack time is 391 ps for clock \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" between source register \"Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|rw_flag\" and destination register \"Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|rw_flag\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|rw_flag 1 REG LCFF_X10_Y11_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y11_N15; Fanout = 3; REG Node = 'Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|rw_flag'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "Source/Video/command.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/command.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|rw_flag~45 2 COMB LCCOMB_X10_Y11_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X10_Y11_N14; Fanout = 1; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|rw_flag~45'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag~45 } "NODE_NAME" } } { "Source/Video/command.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/command.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|rw_flag 3 REG LCFF_X10_Y11_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X10_Y11_N15; Fanout = 3; REG Node = 'Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|rw_flag'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag~45 Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "Source/Video/command.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/command.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag~45 Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag {} Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag~45 {} Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.384 ns " "Info: + Latch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 9.259 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 9.259 ns -2.384 ns  50 " "Info: Clock period of Source clock \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 destination 2.611 ns + Longest register " "Info: + Longest clock path from clock \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" to destination register is 2.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 593 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 593; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.611 ns Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|rw_flag 3 REG LCFF_X10_Y11_N15 3 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.611 ns; Loc. = LCFF_X10_Y11_N15; Fanout = 3; REG Node = 'Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|rw_flag'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "Source/Video/command.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/command.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.57 % ) " "Info: Total cell delay = 0.537 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.074 ns ( 79.43 % ) " "Info: Total interconnect delay = 2.074 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.075ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 source 2.611 ns - Shortest register " "Info: - Shortest clock path from clock \"Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0\" to source register is 2.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 593 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 593; COMB Node = 'Video:Video0\|Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.611 ns Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|rw_flag 3 REG LCFF_X10_Y11_N15 3 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.611 ns; Loc. = LCFF_X10_Y11_N15; Fanout = 3; REG Node = 'Video:Video0\|Sdram_Control_4Port:u6\|command:command1\|rw_flag'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "Source/Video/command.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/command.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.57 % ) " "Info: Total cell delay = 0.537 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.074 ns ( 79.43 % ) " "Info: Total interconnect delay = 2.074 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.075ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.075ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.075ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/Video/command.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/command.v" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Source/Video/command.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/command.v" 78 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.075ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.075ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag~45 Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag {} Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag~45 {} Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.075ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 {} Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl {} Video:Video0|Sdram_Control_4Port:u6|command:command1|rw_flag {} } { 0.000ns 1.075ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 register USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|full_dff register USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|full_dff 391 ps " "Info: Minimum slack time is 391 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" between source register \"USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|full_dff\" and destination register \"USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|full_dff\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|full_dff 1 REG LCFF_X32_Y22_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y22_N25; Fanout = 2; REG Node = 'USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|full_dff'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_nn31.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/a_dpfifo_nn31.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|_~459 2 COMB LCCOMB_X32_Y22_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X32_Y22_N24; Fanout = 1; COMB Node = 'USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|_~459'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|_~459 } "NODE_NAME" } } { "db/scfifo_kh31.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/scfifo_kh31.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|full_dff 3 REG LCFF_X32_Y22_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X32_Y22_N25; Fanout = 2; REG Node = 'USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|full_dff'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|_~459 USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_nn31.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/a_dpfifo_nn31.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|_~459 USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff {} USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|_~459 {} USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 10.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 destination 2.664 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 580 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 580; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.664 ns USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|full_dff 3 REG LCFF_X32_Y22_N25 2 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X32_Y22_N25; Fanout = 2; REG Node = 'USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|full_dff'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_nn31.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/a_dpfifo_nn31.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.16 % ) " "Info: Total cell delay = 0.537 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.127 ns ( 79.84 % ) " "Info: Total interconnect delay = 2.127 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 source 2.664 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to source register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 580 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 580; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.664 ns USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|full_dff 3 REG LCFF_X32_Y22_N25 2 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X32_Y22_N25; Fanout = 2; REG Node = 'USB_FIFO:USB_FIFO0\|scfifo:scfifo_component\|scfifo_kh31:auto_generated\|a_dpfifo_nn31:dpfifo\|full_dff'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_nn31.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/a_dpfifo_nn31.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.16 % ) " "Info: Total cell delay = 0.537 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.127 ns ( 79.84 % ) " "Info: Total interconnect delay = 2.127 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/a_dpfifo_nn31.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/a_dpfifo_nn31.tdf" 45 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/a_dpfifo_nn31.tdf" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/db/a_dpfifo_nn31.tdf" 45 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|_~459 USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff {} USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|_~459 {} USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|full_dff {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 register USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_CS_ register USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_CS_ 391 ps " "Info: Minimum slack time is 391 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" between source register \"USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_CS_\" and destination register \"USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_CS_\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_CS_ 1 REG LCFF_X27_Y21_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y21_N5; Fanout = 2; REG Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_CS_'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ } "NODE_NAME" } } { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|Selector0~166 2 COMB LCCOMB_X27_Y21_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y21_N4; Fanout = 1; COMB Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|Selector0~166'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|Selector0~166 } "NODE_NAME" } } { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_CS_ 3 REG LCFF_X27_Y21_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X27_Y21_N5; Fanout = 2; REG Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_CS_'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|Selector0~166 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ } "NODE_NAME" } } { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|Selector0~166 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|Selector0~166 {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 5.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 5.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 5.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 5.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.666 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 100 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 100; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.666 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_CS_ 3 REG LCFF_X27_Y21_N5 2 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X27_Y21_N5; Fanout = 2; REG Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_CS_'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ } "NODE_NAME" } } { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.14 % ) " "Info: Total cell delay = 0.537 ns ( 20.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.129 ns ( 79.86 % ) " "Info: Total interconnect delay = 2.129 ns ( 79.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 source 2.666 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to source register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 100 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 100; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.666 ns USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_CS_ 3 REG LCFF_X27_Y21_N5 2 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X27_Y21_N5; Fanout = 2; REG Node = 'USB:USB0\|ISP1362Ctrl:ISP1362Ctrl0\|_CS_'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ } "NODE_NAME" } } { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.14 % ) " "Info: Total cell delay = 0.537 ns ( 20.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.129 ns ( 79.86 % ) " "Info: Total interconnect delay = 2.129 ns ( 79.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Source/ISP1362Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/ISP1362Ctrl.v" 93 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|Selector0~166 USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|Selector0~166 {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} USB:USB0|ISP1362Ctrl:ISP1362Ctrl0|_CS_ {} } { 0.000ns 1.091ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "iClk27 register Video:Video0\|VGA_Ctrl:u9\|oVGA_VS register Video:Video0\|VGA_Ctrl:u9\|oVGA_VS 391 ps " "Info: Minimum slack time is 391 ps for clock \"iClk27\" between source register \"Video:Video0\|VGA_Ctrl:u9\|oVGA_VS\" and destination register \"Video:Video0\|VGA_Ctrl:u9\|oVGA_VS\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Video:Video0\|VGA_Ctrl:u9\|oVGA_VS 1 REG LCFF_X30_Y25_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y25_N23; Fanout = 2; REG Node = 'Video:Video0\|VGA_Ctrl:u9\|oVGA_VS'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video:Video0|VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Video:Video0\|VGA_Ctrl:u9\|oVGA_VS~82 2 COMB LCCOMB_X30_Y25_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y25_N22; Fanout = 1; COMB Node = 'Video:Video0\|VGA_Ctrl:u9\|oVGA_VS~82'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Video:Video0|VGA_Ctrl:u9|oVGA_VS Video:Video0|VGA_Ctrl:u9|oVGA_VS~82 } "NODE_NAME" } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Video:Video0\|VGA_Ctrl:u9\|oVGA_VS 3 REG LCFF_X30_Y25_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y25_N23; Fanout = 2; REG Node = 'Video:Video0\|VGA_Ctrl:u9\|oVGA_VS'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Video:Video0|VGA_Ctrl:u9|oVGA_VS~82 Video:Video0|VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Video:Video0|VGA_Ctrl:u9|oVGA_VS Video:Video0|VGA_Ctrl:u9|oVGA_VS~82 Video:Video0|VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Video:Video0|VGA_Ctrl:u9|oVGA_VS {} Video:Video0|VGA_Ctrl:u9|oVGA_VS~82 {} Video:Video0|VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 18.518 ns " "Info: + Latch edge is 18.518 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iClk27 37.037 ns 18.518 ns inverted 50 " "Info: Clock period of Destination clock \"iClk27\" is 37.037 ns with inverted offset of 18.518 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 18.518 ns " "Info: - Launch edge is 18.518 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iClk27 37.037 ns 18.518 ns inverted 50 " "Info: Clock period of Source clock \"iClk27\" is 37.037 ns with inverted offset of 18.518 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iClk27 destination 4.939 ns + Longest register " "Info: + Longest clock path from clock \"iClk27\" to destination register is 4.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iClk27 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'iClk27'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iClk27 } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.787 ns) 2.396 ns Video:Video0\|VGA_Ctrl:u9\|oVGA_HS 2 REG LCFF_X30_Y35_N17 3 " "Info: 2: + IC(0.630 ns) + CELL(0.787 ns) = 2.396 ns; Loc. = LCFF_X30_Y35_N17; Fanout = 3; REG Node = 'Video:Video0\|VGA_Ctrl:u9\|oVGA_HS'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { iClk27 Video:Video0|VGA_Ctrl:u9|oVGA_HS } "NODE_NAME" } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.000 ns) 3.390 ns Video:Video0\|VGA_Ctrl:u9\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G8 12 " "Info: 3: + IC(0.994 ns) + CELL(0.000 ns) = 3.390 ns; Loc. = CLKCTRL_G8; Fanout = 12; COMB Node = 'Video:Video0\|VGA_Ctrl:u9\|oVGA_HS~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Video:Video0|VGA_Ctrl:u9|oVGA_HS Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl } "NODE_NAME" } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 4.939 ns Video:Video0\|VGA_Ctrl:u9\|oVGA_VS 4 REG LCFF_X30_Y25_N23 2 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 4.939 ns; Loc. = LCFF_X30_Y25_N23; Fanout = 2; REG Node = 'Video:Video0\|VGA_Ctrl:u9\|oVGA_VS'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl Video:Video0|VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 46.63 % ) " "Info: Total cell delay = 2.303 ns ( 46.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.636 ns ( 53.37 % ) " "Info: Total interconnect delay = 2.636 ns ( 53.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { iClk27 Video:Video0|VGA_Ctrl:u9|oVGA_HS Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl Video:Video0|VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.939 ns" { iClk27 {} iClk27~combout {} Video:Video0|VGA_Ctrl:u9|oVGA_HS {} Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl {} Video:Video0|VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 0.630ns 0.994ns 1.012ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iClk27 source 4.939 ns - Shortest register " "Info: - Shortest clock path from clock \"iClk27\" to source register is 4.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iClk27 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'iClk27'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iClk27 } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.787 ns) 2.396 ns Video:Video0\|VGA_Ctrl:u9\|oVGA_HS 2 REG LCFF_X30_Y35_N17 3 " "Info: 2: + IC(0.630 ns) + CELL(0.787 ns) = 2.396 ns; Loc. = LCFF_X30_Y35_N17; Fanout = 3; REG Node = 'Video:Video0\|VGA_Ctrl:u9\|oVGA_HS'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { iClk27 Video:Video0|VGA_Ctrl:u9|oVGA_HS } "NODE_NAME" } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.000 ns) 3.390 ns Video:Video0\|VGA_Ctrl:u9\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G8 12 " "Info: 3: + IC(0.994 ns) + CELL(0.000 ns) = 3.390 ns; Loc. = CLKCTRL_G8; Fanout = 12; COMB Node = 'Video:Video0\|VGA_Ctrl:u9\|oVGA_HS~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { Video:Video0|VGA_Ctrl:u9|oVGA_HS Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl } "NODE_NAME" } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 4.939 ns Video:Video0\|VGA_Ctrl:u9\|oVGA_VS 4 REG LCFF_X30_Y25_N23 2 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 4.939 ns; Loc. = LCFF_X30_Y25_N23; Fanout = 2; REG Node = 'Video:Video0\|VGA_Ctrl:u9\|oVGA_VS'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl Video:Video0|VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 46.63 % ) " "Info: Total cell delay = 2.303 ns ( 46.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.636 ns ( 53.37 % ) " "Info: Total interconnect delay = 2.636 ns ( 53.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { iClk27 Video:Video0|VGA_Ctrl:u9|oVGA_HS Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl Video:Video0|VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.939 ns" { iClk27 {} iClk27~combout {} Video:Video0|VGA_Ctrl:u9|oVGA_HS {} Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl {} Video:Video0|VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 0.630ns 0.994ns 1.012ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { iClk27 Video:Video0|VGA_Ctrl:u9|oVGA_HS Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl Video:Video0|VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.939 ns" { iClk27 {} iClk27~combout {} Video:Video0|VGA_Ctrl:u9|oVGA_HS {} Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl {} Video:Video0|VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 0.630ns 0.994ns 1.012ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { iClk27 Video:Video0|VGA_Ctrl:u9|oVGA_HS Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl Video:Video0|VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.939 ns" { iClk27 {} iClk27~combout {} Video:Video0|VGA_Ctrl:u9|oVGA_HS {} Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl {} Video:Video0|VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 0.630ns 0.994ns 1.012ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Source/Video/VGA_Ctrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/VGA_Ctrl.v" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { iClk27 Video:Video0|VGA_Ctrl:u9|oVGA_HS Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl Video:Video0|VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.939 ns" { iClk27 {} iClk27~combout {} Video:Video0|VGA_Ctrl:u9|oVGA_HS {} Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl {} Video:Video0|VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 0.630ns 0.994ns 1.012ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { iClk27 Video:Video0|VGA_Ctrl:u9|oVGA_HS Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl Video:Video0|VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.939 ns" { iClk27 {} iClk27~combout {} Video:Video0|VGA_Ctrl:u9|oVGA_HS {} Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl {} Video:Video0|VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 0.630ns 0.994ns 1.012ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Video:Video0|VGA_Ctrl:u9|oVGA_VS Video:Video0|VGA_Ctrl:u9|oVGA_VS~82 Video:Video0|VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Video:Video0|VGA_Ctrl:u9|oVGA_VS {} Video:Video0|VGA_Ctrl:u9|oVGA_VS~82 {} Video:Video0|VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { iClk27 Video:Video0|VGA_Ctrl:u9|oVGA_HS Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl Video:Video0|VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.939 ns" { iClk27 {} iClk27~combout {} Video:Video0|VGA_Ctrl:u9|oVGA_HS {} Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl {} Video:Video0|VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 0.630ns 0.994ns 1.012ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { iClk27 Video:Video0|VGA_Ctrl:u9|oVGA_HS Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl Video:Video0|VGA_Ctrl:u9|oVGA_VS } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.939 ns" { iClk27 {} iClk27~combout {} Video:Video0|VGA_Ctrl:u9|oVGA_HS {} Video:Video0|VGA_Ctrl:u9|oVGA_HS~clkctrl {} Video:Video0|VGA_Ctrl:u9|oVGA_VS {} } { 0.000ns 0.000ns 0.630ns 0.994ns 1.012ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "iClk50 register Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SCLK register Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SCLK 391 ps " "Info: Minimum slack time is 391 ps for clock \"iClk50\" between source register \"Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SCLK\" and destination register \"Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SCLK\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SCLK 1 REG LCFF_X51_Y24_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y24_N19; Fanout = 4; REG Node = 'Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "Source/Video/I2C_Controller.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SCLK~224 2 COMB LCCOMB_X51_Y24_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X51_Y24_N18; Fanout = 1; COMB Node = 'Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SCLK~224'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK~224 } "NODE_NAME" } } { "Source/Video/I2C_Controller.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SCLK 3 REG LCFF_X51_Y24_N19 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X51_Y24_N19; Fanout = 4; REG Node = 'Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK~224 Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "Source/Video/I2C_Controller.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK~224 Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK~224 {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iClk50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iClk50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iClk50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iClk50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iClk50 destination 4.294 ns + Longest register " "Info: + Longest clock path from clock \"iClk50\" to destination register is 4.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns iClk50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'iClk50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iClk50 } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G1 46 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 46; COMB Node = 'Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 4.294 ns Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SCLK 4 REG LCFF_X51_Y24_N19 4 " "Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 4.294 ns; Loc. = LCFF_X51_Y24_N19; Fanout = 4; REG Node = 'Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "Source/Video/I2C_Controller.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.10 % ) " "Info: Total cell delay = 2.323 ns ( 54.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.971 ns ( 45.90 % ) " "Info: Total interconnect delay = 1.971 ns ( 45.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.294 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.294 ns" { iClk50 {} iClk50~combout {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iClk50 source 4.294 ns - Shortest register " "Info: - Shortest clock path from clock \"iClk50\" to source register is 4.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns iClk50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'iClk50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iClk50 } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G1 46 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 46; COMB Node = 'Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 4.294 ns Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SCLK 4 REG LCFF_X51_Y24_N19 4 " "Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 4.294 ns; Loc. = LCFF_X51_Y24_N19; Fanout = 4; REG Node = 'Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "Source/Video/I2C_Controller.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.10 % ) " "Info: Total cell delay = 2.323 ns ( 54.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.971 ns ( 45.90 % ) " "Info: Total interconnect delay = 1.971 ns ( 45.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.294 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.294 ns" { iClk50 {} iClk50~combout {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.294 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.294 ns" { iClk50 {} iClk50~combout {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.294 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.294 ns" { iClk50 {} iClk50~combout {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/Video/I2C_Controller.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Source/Video/I2C_Controller.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 72 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.294 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.294 ns" { iClk50 {} iClk50~combout {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.294 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.294 ns" { iClk50 {} iClk50~combout {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK~224 Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK~224 {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.294 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.294 ns" { iClk50 {} iClk50~combout {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.294 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.294 ns" { iClk50 {} iClk50~combout {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SCLK {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "USB:USB0\|_ISP_D\[3\] iUSB_INT2 iClk50 10.886 ns register " "Info: tsu for register \"USB:USB0\|_ISP_D\[3\]\" (data pin = \"iUSB_INT2\", clock pin = \"iClk50\") is 10.886 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.233 ns + Longest pin register " "Info: + Longest pin to register delay is 11.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns iUSB_INT2 1 PIN PIN_C3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_C3; Fanout = 14; PIN Node = 'iUSB_INT2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iUSB_INT2 } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.481 ns) + CELL(0.150 ns) 7.503 ns USB:USB0\|always0~1435 2 COMB LCCOMB_X31_Y16_N12 8 " "Info: 2: + IC(6.481 ns) + CELL(0.150 ns) = 7.503 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 8; COMB Node = 'USB:USB0\|always0~1435'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.631 ns" { iUSB_INT2 USB:USB0|always0~1435 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.406 ns) 8.670 ns USB:USB0\|Selector97~1675 3 COMB LCCOMB_X30_Y15_N10 6 " "Info: 3: + IC(0.761 ns) + CELL(0.406 ns) = 8.670 ns; Loc. = LCCOMB_X30_Y15_N10; Fanout = 6; COMB Node = 'USB:USB0\|Selector97~1675'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { USB:USB0|always0~1435 USB:USB0|Selector97~1675 } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.275 ns) 9.396 ns USB:USB0\|Selector96~1391_Duplicate_1393 4 COMB LCCOMB_X29_Y15_N4 2 " "Info: 4: + IC(0.451 ns) + CELL(0.275 ns) = 9.396 ns; Loc. = LCCOMB_X29_Y15_N4; Fanout = 2; COMB Node = 'USB:USB0\|Selector96~1391_Duplicate_1393'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { USB:USB0|Selector97~1675 USB:USB0|Selector96~1391_Duplicate_1393 } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.275 ns) 10.446 ns USB:USB0\|Selector93~1512_Duplicate_1518 5 COMB LCCOMB_X29_Y17_N6 1 " "Info: 5: + IC(0.775 ns) + CELL(0.275 ns) = 10.446 ns; Loc. = LCCOMB_X29_Y17_N6; Fanout = 1; COMB Node = 'USB:USB0\|Selector93~1512_Duplicate_1518'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { USB:USB0|Selector96~1391_Duplicate_1393 USB:USB0|Selector93~1512_Duplicate_1518 } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.437 ns) 11.149 ns USB:USB0\|Selector92~1656 6 COMB LCCOMB_X29_Y17_N2 1 " "Info: 6: + IC(0.266 ns) + CELL(0.437 ns) = 11.149 ns; Loc. = LCCOMB_X29_Y17_N2; Fanout = 1; COMB Node = 'USB:USB0\|Selector92~1656'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { USB:USB0|Selector93~1512_Duplicate_1518 USB:USB0|Selector92~1656 } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.233 ns USB:USB0\|_ISP_D\[3\] 7 REG LCFF_X29_Y17_N3 3 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 11.233 ns; Loc. = LCFF_X29_Y17_N3; Fanout = 3; REG Node = 'USB:USB0\|_ISP_D\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { USB:USB0|Selector92~1656 USB:USB0|_ISP_D[3] } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.499 ns ( 22.25 % ) " "Info: Total cell delay = 2.499 ns ( 22.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.734 ns ( 77.75 % ) " "Info: Total interconnect delay = 8.734 ns ( 77.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.233 ns" { iUSB_INT2 USB:USB0|always0~1435 USB:USB0|Selector97~1675 USB:USB0|Selector96~1391_Duplicate_1393 USB:USB0|Selector93~1512_Duplicate_1518 USB:USB0|Selector92~1656 USB:USB0|_ISP_D[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.233 ns" { iUSB_INT2 {} iUSB_INT2~combout {} USB:USB0|always0~1435 {} USB:USB0|Selector97~1675 {} USB:USB0|Selector96~1391_Duplicate_1393 {} USB:USB0|Selector93~1512_Duplicate_1518 {} USB:USB0|Selector92~1656 {} USB:USB0|_ISP_D[3] {} } { 0.000ns 0.000ns 6.481ns 0.761ns 0.451ns 0.775ns 0.266ns 0.000ns } { 0.000ns 0.872ns 0.150ns 0.406ns 0.275ns 0.275ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "iClk50 PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"iClk50\" and output clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 16 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 destination 2.669 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 580 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 580; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.669 ns USB:USB0\|_ISP_D\[3\] 3 REG LCFF_X29_Y17_N3 3 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X29_Y17_N3; Fanout = 3; REG Node = 'USB:USB0\|_ISP_D\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB:USB0|_ISP_D[3] } "NODE_NAME" } } { "Source/USBCtrl.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/USBCtrl.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.12 % ) " "Info: Total cell delay = 0.537 ns ( 20.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.132 ns ( 79.88 % ) " "Info: Total interconnect delay = 2.132 ns ( 79.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB:USB0|_ISP_D[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} USB:USB0|_ISP_D[3] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.233 ns" { iUSB_INT2 USB:USB0|always0~1435 USB:USB0|Selector97~1675 USB:USB0|Selector96~1391_Duplicate_1393 USB:USB0|Selector93~1512_Duplicate_1518 USB:USB0|Selector92~1656 USB:USB0|_ISP_D[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.233 ns" { iUSB_INT2 {} iUSB_INT2~combout {} USB:USB0|always0~1435 {} USB:USB0|Selector97~1675 {} USB:USB0|Selector96~1391_Duplicate_1393 {} USB:USB0|Selector93~1512_Duplicate_1518 {} USB:USB0|Selector92~1656 {} USB:USB0|_ISP_D[3] {} } { 0.000ns 0.000ns 6.481ns 0.761ns 0.451ns 0.775ns 0.266ns 0.000ns } { 0.000ns 0.872ns 0.150ns 0.406ns 0.275ns 0.275ns 0.437ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl USB:USB0|_ISP_D[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} USB:USB0|_ISP_D[3] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "iClk50 oI2C_SCLK Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[1\] 13.000 ns register " "Info: tco from clock \"iClk50\" to destination pin \"oI2C_SCLK\" through register \"Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[1\]\" is 13.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iClk50 source 4.293 ns + Longest register " "Info: + Longest clock path from clock \"iClk50\" to source register is 4.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns iClk50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'iClk50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iClk50 } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G1 46 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 46; COMB Node = 'Video:Video0\|I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "Source/Video/I2C_AV_Config.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 4.293 ns Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[1\] 4 REG LCFF_X50_Y24_N9 15 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 4.293 ns; Loc. = LCFF_X50_Y24_N9; Fanout = 15; REG Node = 'Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "Source/Video/I2C_Controller.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.11 % ) " "Info: Total cell delay = 2.323 ns ( 54.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.970 ns ( 45.89 % ) " "Info: Total interconnect delay = 1.970 ns ( 45.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.293 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.293 ns" { iClk50 {} iClk50~combout {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Source/Video/I2C_Controller.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.457 ns + Longest register pin " "Info: + Longest register to pin delay is 8.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[1\] 1 REG LCFF_X50_Y24_N9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y24_N9; Fanout = 15; REG Node = 'Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "Source/Video/I2C_Controller.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.275 ns) 1.469 ns Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|Mux0~655 2 COMB LCCOMB_X51_Y25_N10 3 " "Info: 2: + IC(1.194 ns) + CELL(0.275 ns) = 1.469 ns; Loc. = LCCOMB_X51_Y25_N10; Fanout = 3; COMB Node = 'Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|Mux0~655'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|Mux0~655 } "NODE_NAME" } } { "Source/Video/I2C_Controller.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.275 ns) 2.451 ns Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~261 3 COMB LCCOMB_X51_Y24_N30 1 " "Info: 3: + IC(0.707 ns) + CELL(0.275 ns) = 2.451 ns; Loc. = LCCOMB_X51_Y24_N30; Fanout = 1; COMB Node = 'Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~261'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|Mux0~655 Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~261 } "NODE_NAME" } } { "Source/Video/I2C_Controller.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.150 ns) 2.997 ns Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~262 4 COMB LCCOMB_X50_Y24_N2 1 " "Info: 4: + IC(0.396 ns) + CELL(0.150 ns) = 2.997 ns; Loc. = LCCOMB_X50_Y24_N2; Fanout = 1; COMB Node = 'Video:Video0\|I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~262'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~261 Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~262 } "NODE_NAME" } } { "Source/Video/I2C_Controller.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/Video/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.652 ns) + CELL(2.808 ns) 8.457 ns oI2C_SCLK 5 PIN PIN_A6 0 " "Info: 5: + IC(2.652 ns) + CELL(2.808 ns) = 8.457 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'oI2C_SCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.460 ns" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~262 oI2C_SCLK } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.508 ns ( 41.48 % ) " "Info: Total cell delay = 3.508 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.949 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.949 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.457 ns" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|Mux0~655 Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~261 Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~262 oI2C_SCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.457 ns" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|Mux0~655 {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~261 {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~262 {} oI2C_SCLK {} } { 0.000ns 1.194ns 0.707ns 0.396ns 2.652ns } { 0.000ns 0.275ns 0.275ns 0.150ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.293 ns" { iClk50 Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.293 ns" { iClk50 {} iClk50~combout {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK {} Video:Video0|I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.457 ns" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|Mux0~655 Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~261 Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~262 oI2C_SCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.457 ns" { Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|Mux0~655 {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~261 {} Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~262 {} oI2C_SCLK {} } { 0.000ns 1.194ns 0.707ns 0.396ns 2.652ns } { 0.000ns 0.275ns 0.275ns 0.150ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "iButton_\[0\] oTD_RESET 10.056 ns Longest " "Info: Longest tpd from source pin \"iButton_\[0\]\" to destination pin \"oTD_RESET\" is 10.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns iButton_\[0\] 1 PIN PIN_G26 52 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 52; PIN Node = 'iButton_\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iButton_[0] } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.386 ns) + CELL(2.808 ns) 10.056 ns oTD_RESET 2 PIN PIN_C4 0 " "Info: 2: + IC(6.386 ns) + CELL(2.808 ns) = 10.056 ns; Loc. = PIN_C4; Fanout = 0; PIN Node = 'oTD_RESET'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.194 ns" { iButton_[0] oTD_RESET } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.670 ns ( 36.50 % ) " "Info: Total cell delay = 3.670 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.386 ns ( 63.50 % ) " "Info: Total interconnect delay = 6.386 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.056 ns" { iButton_[0] oTD_RESET } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.056 ns" { iButton_[0] {} iButton_[0]~combout {} oTD_RESET {} } { 0.000ns 0.000ns 6.386ns } { 0.000ns 0.862ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "_FIFO_D\[14\]~1101 iSwitch\[9\] iClk27 0.209 ns register " "Info: th for register \"_FIFO_D\[14\]~1101\" (data pin = \"iSwitch\[9\]\", clock pin = \"iClk27\") is 0.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iClk27 destination 2.653 ns + Longest register " "Info: + Longest clock path from clock \"iClk27\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iClk27 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'iClk27'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iClk27 } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns iClk27~clkctrl 2 COMB CLKCTRL_G9 1120 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 1120; COMB Node = 'iClk27~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { iClk27 iClk27~clkctrl } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.653 ns _FIFO_D\[14\]~1101 3 REG LCFF_X32_Y23_N23 2 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X32_Y23_N23; Fanout = 2; REG Node = '_FIFO_D\[14\]~1101'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { iClk27~clkctrl _FIFO_D[14]~1101 } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.14 % ) " "Info: Total cell delay = 1.516 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { iClk27 iClk27~clkctrl _FIFO_D[14]~1101 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { iClk27 {} iClk27~combout {} iClk27~clkctrl {} _FIFO_D[14]~1101 {} } { 0.000ns 0.000ns 0.113ns 1.024ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 229 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.710 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns iSwitch\[9\] 1 PIN PIN_A13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 1; PIN Node = 'iSwitch\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSwitch[9] } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.150 ns) 2.219 ns LessThan0~148 2 COMB LCCOMB_X32_Y23_N18 6 " "Info: 2: + IC(1.070 ns) + CELL(0.150 ns) = 2.219 ns; Loc. = LCCOMB_X32_Y23_N18; Fanout = 6; COMB Node = 'LessThan0~148'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { iSwitch[9] LessThan0~148 } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 237 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.626 ns _FIFO_D~1161 3 COMB LCCOMB_X32_Y23_N22 1 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 2.626 ns; Loc. = LCCOMB_X32_Y23_N22; Fanout = 1; COMB Node = '_FIFO_D~1161'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { LessThan0~148 _FIFO_D~1161 } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.710 ns _FIFO_D\[14\]~1101 4 REG LCFF_X32_Y23_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.710 ns; Loc. = LCFF_X32_Y23_N23; Fanout = 2; REG Node = '_FIFO_D\[14\]~1101'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { _FIFO_D~1161 _FIFO_D[14]~1101 } "NODE_NAME" } } { "Source/DreamTangle_HDL.v" "" { Text "C:/user/DreamTangle/DreamTangle_HDL/Source/DreamTangle_HDL.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 51.03 % ) " "Info: Total cell delay = 1.383 ns ( 51.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.327 ns ( 48.97 % ) " "Info: Total interconnect delay = 1.327 ns ( 48.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { iSwitch[9] LessThan0~148 _FIFO_D~1161 _FIFO_D[14]~1101 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { iSwitch[9] {} iSwitch[9]~combout {} LessThan0~148 {} _FIFO_D~1161 {} _FIFO_D[14]~1101 {} } { 0.000ns 0.000ns 1.070ns 0.257ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { iClk27 iClk27~clkctrl _FIFO_D[14]~1101 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { iClk27 {} iClk27~combout {} iClk27~clkctrl {} _FIFO_D[14]~1101 {} } { 0.000ns 0.000ns 0.113ns 1.024ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { iSwitch[9] LessThan0~148 _FIFO_D~1161 _FIFO_D[14]~1101 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { iSwitch[9] {} iSwitch[9]~combout {} LessThan0~148 {} _FIFO_D~1161 {} _FIFO_D[14]~1101 {} } { 0.000ns 0.000ns 1.070ns 0.257ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Error" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Error: promoted from Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/user/DreamTangle/DreamTangle_HDL/DreamTangle_HDL.tan.smsg " "Info: Generated suppressed messages file C:/user/DreamTangle/DreamTangle_HDL/DreamTangle_HDL.tan.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Classic Timing Analyzer 1  4 s Quartus II " "Error: Quartus II Classic Timing Analyzer was unsuccessful. 1 error, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Allocated 161 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 06 23:52:30 2007 " "Error: Processing ended: Thu Dec 06 23:52:30 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Error: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
