Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xilinx_vip /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/xilinx_vip 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:02:38 on May 03,2019
vlog -sv -64 "+incdir+/opt/Xilinx/Vivado/2018.3/data/xilinx_vip/include" -work xilinx_vip -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/xilinx_vip/.cxl.systemverilog.xilinx_vip.xilinx_vip.lin64.cmf 
-- Compiling interface axi4stream_vip_axi4streampc
-- Compiling interface axi_vip_axi4pc
-- Compiling package xil_common_vip_pkg
-- Compiling package axi4stream_vip_pkg
-- Importing package xil_common_vip_pkg
-- Compiling package axi_vip_pkg
-- Compiling package axi4stream_vip_if_sv_unit
-- Importing package axi4stream_vip_pkg
-- Importing package xil_common_vip_pkg
-- Compiling interface axi4stream_vip_if
-- Compiling package axi_vip_if_sv_unit
-- Importing package axi_vip_pkg
-- Importing package xil_common_vip_pkg
-- Compiling interface axi_vip_if
-- Compiling interface clk_vip_if
-- Compiling interface rst_vip_if

Top level modules:
	--none--
End time: 13:02:39 on May 03,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
