[Configuration]

EmulatorType: OCELOT
Schedule: Sat Dec 17 19:35:31 UTC 2022

[RAM statistics]

For channel 0:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 1:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes




[Simulator Time]
Time Taken		=	0 : 1 minutes
Total Instructions executed : 25
Instructions per Second	=	0.01610824742268041 KIPS		
****************************************************************************
TOTAL INSTRUCTIONS = 25
TOTAL CYCLES = 421
TOTAL INSTRUCTIONS PER CYCLE = 0.05938242280285035
**************************************************************************** 

[Memory System Statistics]

[Per core statistics]

iCacheRequests are zero for SM 0 of TPC 0
SM : 0 of TPC : 0
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 1
SM : 0 of TPC : 1
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 2
SM : 0 of TPC : 2
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 3
SM : 0 of TPC : 3
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 4
SM : 0 of TPC : 4
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 5
SM : 0 of TPC : 5
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 6
SM : 0 of TPC : 6
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 7
SM : 0 of TPC : 7
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 8
SM : 0 of TPC : 8
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 9
SM : 0 of TPC : 9
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 10
SM : 0 of TPC : 10
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 11
SM : 0 of TPC : 11
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 12
SM : 0 of TPC : 12
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 13
SM : 0 of TPC : 13
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 14
SM : 0 of TPC : 14
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 15
SM : 0 of TPC : 15
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 16
SM : 0 of TPC : 16
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 17
SM : 0 of TPC : 17
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 18
SM : 0 of TPC : 18
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 19
SM : 0 of TPC : 19
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
****************************************************************************
Cache details
Total Instruction Cache Access 0
Total Instruction Cache Misses 1

Total Constant Cache Access 0
Total Constant Cache Misses 0

Total Shared Cache Access 0
Total Shared Cache Misses 0

****************************************************************************


[ComponentName LeakageEnergy DynamicEnergy TotalEnergy NumDynamicAccesses] : 
coreCyclesTaken is shown to zero


core[0][0].iCache	45.9732	0.3396	46.3128	1
core[0][0].dCache	45.9732	0.0000	45.9732	0
core[0][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[0][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[0][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[0][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[0][0].pipeline.total	176.2306	0.0000	176.2306	0
core[0][0].total	268.1770	0.3396	268.5166	0
coreCyclesTaken is shown to zero


core[1][0].iCache	45.9732	0.0000	45.9732	0
core[1][0].dCache	45.9732	0.0000	45.9732	0
core[1][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[1][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[1][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[1][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[1][0].pipeline.total	176.2306	0.0000	176.2306	0
core[1][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[2][0].iCache	45.9732	0.0000	45.9732	0
core[2][0].dCache	45.9732	0.0000	45.9732	0
core[2][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[2][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[2][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[2][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[2][0].pipeline.total	176.2306	0.0000	176.2306	0
core[2][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[3][0].iCache	45.9732	0.0000	45.9732	0
core[3][0].dCache	45.9732	0.0000	45.9732	0
core[3][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[3][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[3][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[3][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[3][0].pipeline.total	176.2306	0.0000	176.2306	0
core[3][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[4][0].iCache	45.9732	0.0000	45.9732	0
core[4][0].dCache	45.9732	0.0000	45.9732	0
core[4][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[4][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[4][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[4][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[4][0].pipeline.total	176.2306	0.0000	176.2306	0
core[4][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[5][0].iCache	45.9732	0.0000	45.9732	0
core[5][0].dCache	45.9732	0.0000	45.9732	0
core[5][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[5][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[5][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[5][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[5][0].pipeline.total	176.2306	0.0000	176.2306	0
core[5][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[6][0].iCache	45.9732	0.0000	45.9732	0
core[6][0].dCache	45.9732	0.0000	45.9732	0
core[6][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[6][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[6][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[6][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[6][0].pipeline.total	176.2306	0.0000	176.2306	0
core[6][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[7][0].iCache	45.9732	0.0000	45.9732	0
core[7][0].dCache	45.9732	0.0000	45.9732	0
core[7][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[7][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[7][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[7][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[7][0].pipeline.total	176.2306	0.0000	176.2306	0
core[7][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[8][0].iCache	45.9732	0.0000	45.9732	0
core[8][0].dCache	45.9732	0.0000	45.9732	0
core[8][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[8][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[8][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[8][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[8][0].pipeline.total	176.2306	0.0000	176.2306	0
core[8][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[9][0].iCache	45.9732	0.0000	45.9732	0
core[9][0].dCache	45.9732	0.0000	45.9732	0
core[9][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[9][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[9][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[9][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[9][0].pipeline.total	176.2306	0.0000	176.2306	0
core[9][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[10][0].iCache	45.9732	0.0000	45.9732	0
core[10][0].dCache	45.9732	0.0000	45.9732	0
core[10][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[10][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[10][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[10][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[10][0].pipeline.total	176.2306	0.0000	176.2306	0
core[10][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[11][0].iCache	45.9732	0.0000	45.9732	0
core[11][0].dCache	45.9732	0.0000	45.9732	0
core[11][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[11][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[11][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[11][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[11][0].pipeline.total	176.2306	0.0000	176.2306	0
core[11][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[12][0].iCache	45.9732	0.0000	45.9732	0
core[12][0].dCache	45.9732	0.0000	45.9732	0
core[12][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[12][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[12][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[12][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[12][0].pipeline.total	176.2306	0.0000	176.2306	0
core[12][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[13][0].iCache	45.9732	0.0000	45.9732	0
core[13][0].dCache	45.9732	0.0000	45.9732	0
core[13][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[13][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[13][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[13][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[13][0].pipeline.total	176.2306	0.0000	176.2306	0
core[13][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[14][0].iCache	45.9732	0.0000	45.9732	0
core[14][0].dCache	45.9732	0.0000	45.9732	0
core[14][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[14][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[14][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[14][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[14][0].pipeline.total	176.2306	0.0000	176.2306	0
core[14][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[15][0].iCache	45.9732	0.0000	45.9732	0
core[15][0].dCache	45.9732	0.0000	45.9732	0
core[15][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[15][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[15][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[15][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[15][0].pipeline.total	176.2306	0.0000	176.2306	0
core[15][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[16][0].iCache	45.9732	0.0000	45.9732	0
core[16][0].dCache	45.9732	0.0000	45.9732	0
core[16][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[16][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[16][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[16][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[16][0].pipeline.total	176.2306	0.0000	176.2306	0
core[16][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[17][0].iCache	45.9732	0.0000	45.9732	0
core[17][0].dCache	45.9732	0.0000	45.9732	0
core[17][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[17][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[17][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[17][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[17][0].pipeline.total	176.2306	0.0000	176.2306	0
core[17][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[18][0].iCache	45.9732	0.0000	45.9732	0
core[18][0].dCache	45.9732	0.0000	45.9732	0
core[18][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[18][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[18][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[18][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[18][0].pipeline.total	176.2306	0.0000	176.2306	0
core[18][0].total	268.1770	0.0000	268.1770	0
coreCyclesTaken is shown to zero


core[19][0].iCache	45.9732	0.0000	45.9732	0
core[19][0].dCache	45.9732	0.0000	45.9732	0
core[19][0].pipeline.regFile	151.0548	0.0000	151.0548	0
core[19][0].pipeline.FuncUnit.decoder	25.1758	0.0000	25.1758	0
core[19][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[19][0].pipeline.resultsBroadcastBus	25.1758	0.0000	25.1758	0
core[19][0].pipeline.total	176.2306	0.0000	176.2306	0
core[19][0].total	268.1770	0.0000	268.1770	0


coreEnergy.total	5363.5400	0.3396	5363.8796	0


L2	277.4585	0.0000	277.4585	0
L2[0]	277.4585	0.0000	277.4585	0


sharedCacheEnergy.total	554.9170	0.0000	554.9170	0


MainMemoryDRAMController[0]	79.0217	0.0000	79.0217	0
MainMemoryDRAMController[1]	79.0217	0.0000	79.0217	0

mainMemoryControllerEnergy.total	158.0434	0.0000	158.0434	0


coherenceEnergy.total	0.0000	0.0000	0.0000	0


TotalEnergy	6076.5004	0.3396	6076.8400	0
