Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne19.ecn.purdue.edu, pid 6197
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/raytrace/butter_donut_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/raytrace --router_map_file configs/topologies/paper_solutions/butter_donut_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/butter_donut_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea63a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea6416a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea6496a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea6546a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea65c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5e66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5ee6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5f76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea6016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea6096a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea6136a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea61b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5a56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5ad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5b76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5bf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5ca6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5d26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5da6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5646a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea56c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5766a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea57f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea58a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5926a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea59b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5246a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea52d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea53f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5496a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5516a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea55b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5636a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4ec6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4f56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4ff6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5086a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea5116a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea51a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4a46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4ad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4b56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4be6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4c76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4d16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4da6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4e36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea46c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4756a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea47e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4886a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4916a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea49a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4a36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea42c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4356a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea43e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4476a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea44f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4596a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea4616a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea3eb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd8ea3f36a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3fe390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3fedd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea404860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea40f2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea40fd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea4177b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea421240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea421c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3a7710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3b4198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3b4be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3ba668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3c40f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3c4b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3ca5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3d6048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3d6a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3e0518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3e0f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea36a9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea36d470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea36deb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea379940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3843c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea384e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea38d898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea396320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea396d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea39c7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea328278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea328cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea330748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea33b1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea33bc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3406a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea34b128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea34bb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3555f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea35e080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea35eac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea2e7550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea2e7f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea2f2a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea2fa4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea2faef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea300978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea30b400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea30be48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea3128d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea31d358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea31dda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea2a5828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea2ae2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea2aecf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea2b5780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea2c2208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea2c2c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea2c96d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8eb381080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8eb381b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea2d95c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea2e3048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea2e3a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd8ea26c518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea26ce48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea2730b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea2732e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea273518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea273748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea273978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea273ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea273dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea280048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea280278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea2804a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea2806d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea280908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea280b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea280d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd8ea280f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fd8ea232eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fd8ea23b518>]
others(0)=[]
ingesting configs/topologies/nr_list/butter_donut_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/butter_donut_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 91044470215500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 91089684600500 because a thread reached the max instruction count
