
# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clock_clock", period: "50ns", uncertainty: "1ns"}
]

par.openroad.create_archive_mode: none

# Placement Constraints
par.openroad.floorplan_mode: generate
par.openroad.floorplan_generate_macro_origin: bottom_left
vlsi.inputs.placement_constraints:
  - path: "ChipTop"
    type: toplevel
    x: 0
    y: 0
    width: 3000
    height: 2500
    margins:
      left: 10
      right: 10
      top: 10
      bottom: 10

  # Place data cache SRAM instances
  - path: "ChipTop/system.tile_prci_domain.tile_reset_domain.tile.dcache.data.data_arrays_0.data_arrays_0_ext.mem_0_0"
    type: hardmacro
    x: 30
    y: 50
    orientation: my90
    width: 683.1
    height: 416.54

  - path: "ChipTop/system.tile_prci_domain.tile_reset_domain.tile.dcache.data.data_arrays_0.data_arrays_0_ext.mem_1_0"
    type: hardmacro
    x: 30
    y: 800
    orientation: r90
    width: 683.1
    height: 416.54

  - path: "ChipTop/system.tile_prci_domain.tile_reset_domain.tile.dcache.data.data_arrays_0.data_arrays_0_ext.mem_2_0"
    type: hardmacro
    x: 30
    y: 1550
    orientation: r90
    width: 683.1
    height: 416.54

  - path: "ChipTop/system.tile_prci_domain.tile_reset_domain.tile.dcache.data.data_arrays_0.data_arrays_0_ext.mem_3_0"
    type: hardmacro
    x: 540
    y: 2050
    orientation: r0
    width: 683.1
    height: 416.54

  - path: "ChipTop/system.tile_prci_domain.tile_reset_domain.tile.dcache.data.data_arrays_0.data_arrays_0_ext.mem_4_0"
    type: hardmacro
    x: 1300
    y: 2050
    orientation: r0
    width: 683.1
    height: 416.54

    
  - path: "ChipTop/system.tile_prci_domain.tile_reset_domain.tile.dcache.data.data_arrays_0.data_arrays_0_ext.mem_5_0"
    type: hardmacro
    x: 2090 
    y: 2050
    orientation: r0
    width: 683.1
    height: 416.54
    
  - path: "ChipTop/system.tile_prci_domain.tile_reset_domain.tile.dcache.data.data_arrays_0.data_arrays_0_ext.mem_6_0"
    type: hardmacro
    x: 670 
    y: 50
    orientation: mx
    width: 683.1
    height: 416.54

  - path: "ChipTop/system.tile_prci_domain.tile_reset_domain.tile.dcache.data.data_arrays_0.data_arrays_0_ext.mem_7_0"
    type: hardmacro
    x: 1440 
    y: 50
    orientation: mx
    width: 683.1
    height: 416.54

  # Place instruction cache SRAM instances
  - path: "ChipTop/system.tile_prci_domain.tile_reset_domain.tile.frontend.icache.data_arrays_0.data_arrays_0_0_ext.mem_0_0"
    type: hardmacro
    x: 2550
    y: 30
    orientation: r270
    width: 683.1
    height: 416.54

  - path: "ChipTop/system.tile_prci_domain.tile_reset_domain.tile.frontend.icache.data_arrays_0.data_arrays_0_0_ext.mem_1_0"
    type: hardmacro
    x: 2550
    y: 760
    orientation: r270
    width: 683.1
    height: 416.54

  - path: "ChipTop/system.tile_prci_domain.tile_reset_domain.tile.frontend.icache.tag_array.tag_array_ext.mem_0_0"
    type: hardmacro
    x: 2550
    y: 1490
    orientation: r270
    width: 479.78
    height: 397.5

# Power Straps
par.power_straps_mode: generate
par.generate_power_straps_method: by_tracks
par.blockage_spacing: 2.0
par.blockage_spacing_top_layer: met4
par.generate_power_straps_options:
  by_tracks:
    strap_layers:
      - met4
      - met5
    pin_layers:
      - met5
    blockage_spacing_met2: 4.0
    blockage_spacing_met4: 2.0
    blockage_spacing_met4: 2.0
    track_width: 3
    track_width_met5: 1
    track_spacing: 5
    track_spacing_met5: 3
    track_start: 10
    track_start_met5: 1
    power_utilization: 0.1
    # power_utilization_met4: 0.2
    power_utilization_met5: 0.1
