
app3a.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003910  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000009e  00802000  00003910  000039a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000019d  0080209e  0080209e  00003a42  2**0
                  ALLOC
  3 .stab         00006c00  00000000  00000000  00003a44  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000fb7f  00000000  00000000  0000a644  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  0001a1c3  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000080  00000000  00000000  0001a1f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00000a97  00000000  00000000  0001a272  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000051b  00000000  00000000  0001ad09  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000078e  00000000  00000000  0001b224  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000150  00000000  00000000  0001b9b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002a2  00000000  00000000  0001bb04  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000935  00000000  00000000  0001bda6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000040  00000000  00000000  0001c6db  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 62 01 	jmp	0x2c4	; 0x2c4 <__ctors_end>
       4:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
       8:	0c 94 16 0a 	jmp	0x142c	; 0x142c <__vector_2>
       c:	0c 94 53 0a 	jmp	0x14a6	; 0x14a6 <__vector_3>
      10:	0c 94 6c 0d 	jmp	0x1ad8	; 0x1ad8 <__vector_4>
      14:	0c 94 a9 0d 	jmp	0x1b52	; 0x1b52 <__vector_5>
      18:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      1c:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      20:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      24:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      28:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      2c:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      30:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      34:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      38:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      3c:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      40:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      44:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      48:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      4c:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      50:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      54:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      58:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      5c:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      60:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      64:	0c 94 51 13 	jmp	0x26a2	; 0x26a2 <__vector_25>
      68:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      6c:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      70:	0c 94 85 13 	jmp	0x270a	; 0x270a <__vector_28>
      74:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      78:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      7c:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      80:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      84:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      88:	0c 94 9c 09 	jmp	0x1338	; 0x1338 <__vector_34>
      8c:	0c 94 d9 09 	jmp	0x13b2	; 0x13b2 <__vector_35>
      90:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      94:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      98:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      9c:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      a0:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      a4:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      a8:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      ac:	0c 94 90 0a 	jmp	0x1520	; 0x1520 <__vector_43>
      b0:	0c 94 cd 0a 	jmp	0x159a	; 0x159a <__vector_44>
      b4:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      b8:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      bc:	0c 94 17 0f 	jmp	0x1e2e	; 0x1e2e <__vector_47>
      c0:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      c4:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      c8:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      cc:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      d0:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      d4:	0c 94 4f 0f 	jmp	0x1e9e	; 0x1e9e <__vector_53>
      d8:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      dc:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      e0:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      e4:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      e8:	0c 94 21 14 	jmp	0x2842	; 0x2842 <__vector_58>
      ec:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      f0:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      f4:	0c 94 55 14 	jmp	0x28aa	; 0x28aa <__vector_61>
      f8:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
      fc:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     100:	0c 94 1d 18 	jmp	0x303a	; 0x303a <__vector_64>
     104:	0c 94 ae 18 	jmp	0x315c	; 0x315c <__vector_65>
     108:	0c 94 22 09 	jmp	0x1244	; 0x1244 <__vector_66>
     10c:	0c 94 5f 09 	jmp	0x12be	; 0x12be <__vector_67>
     110:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     114:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     118:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     11c:	0c 94 88 16 	jmp	0x2d10	; 0x2d10 <__vector_71>
     120:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     124:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     128:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     12c:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     130:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     134:	0c 94 a7 0e 	jmp	0x1d4e	; 0x1d4e <__vector_77>
     138:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     13c:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     140:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     144:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     148:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     14c:	0c 94 df 0e 	jmp	0x1dbe	; 0x1dbe <__vector_83>
     150:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     154:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     158:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     15c:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     160:	0c 94 b9 13 	jmp	0x2772	; 0x2772 <__vector_88>
     164:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     168:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     16c:	0c 94 ed 13 	jmp	0x27da	; 0x27da <__vector_91>
     170:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     174:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     178:	0c 94 f2 0c 	jmp	0x19e4	; 0x19e4 <__vector_94>
     17c:	0c 94 2f 0d 	jmp	0x1a5e	; 0x1a5e <__vector_95>
     180:	0c 94 84 0b 	jmp	0x1708	; 0x1708 <__vector_96>
     184:	0c 94 c1 0b 	jmp	0x1782	; 0x1782 <__vector_97>
     188:	0c 94 fe 0b 	jmp	0x17fc	; 0x17fc <__vector_98>
     18c:	0c 94 3b 0c 	jmp	0x1876	; 0x1876 <__vector_99>
     190:	0c 94 78 0c 	jmp	0x18f0	; 0x18f0 <__vector_100>
     194:	0c 94 b5 0c 	jmp	0x196a	; 0x196a <__vector_101>
     198:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     19c:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1a0:	0c 94 0a 0b 	jmp	0x1614	; 0x1614 <__vector_104>
     1a4:	0c 94 47 0b 	jmp	0x168e	; 0x168e <__vector_105>
     1a8:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1ac:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1b0:	0c 94 87 0f 	jmp	0x1f0e	; 0x1f0e <__vector_108>
     1b4:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1b8:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1bc:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1c0:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1c4:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1c8:	0c 94 bf 0f 	jmp	0x1f7e	; 0x1f7e <__vector_114>
     1cc:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1d0:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1d4:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1d8:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1dc:	0c 94 89 14 	jmp	0x2912	; 0x2912 <__vector_119>
     1e0:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1e4:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1e8:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__vector_122>
     1ec:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1f0:	0c 94 88 01 	jmp	0x310	; 0x310 <__bad_interrupt>
     1f4:	b9 06       	cpc	r11, r25
     1f6:	b9 06       	cpc	r11, r25
     1f8:	c2 06       	cpc	r12, r18
     1fa:	c2 06       	cpc	r12, r18
     1fc:	cb 06       	cpc	r12, r27
     1fe:	cb 06       	cpc	r12, r27
     200:	d4 06       	cpc	r13, r20
     202:	d4 06       	cpc	r13, r20
     204:	dc 06       	cpc	r13, r28
     206:	dc 06       	cpc	r13, r28
     208:	e4 06       	cpc	r14, r20
     20a:	e4 06       	cpc	r14, r20
     20c:	ec 06       	cpc	r14, r28
     20e:	ec 06       	cpc	r14, r28
     210:	f4 06       	cpc	r15, r20
     212:	f4 06       	cpc	r15, r20
     214:	b0 06       	cpc	r11, r16
     216:	b0 06       	cpc	r11, r16
     218:	a7 06       	cpc	r10, r23
     21a:	a7 06       	cpc	r10, r23
     21c:	8c 0e       	add	r8, r28
     21e:	89 0e       	add	r8, r25
     220:	86 0e       	add	r8, r22
     222:	83 0e       	add	r8, r19
     224:	80 0e       	add	r8, r16
     226:	7d 0e       	add	r7, r29
     228:	7a 0e       	add	r7, r26
     22a:	77 0e       	add	r7, r23
     22c:	74 0e       	add	r7, r20
     22e:	71 0e       	add	r7, r17
     230:	6e 0e       	add	r6, r30
     232:	6b 0e       	add	r6, r27
     234:	68 0e       	add	r6, r24
     236:	65 0e       	add	r6, r21
     238:	62 0e       	add	r6, r18
     23a:	5f 0e       	add	r5, r31
     23c:	5c 0e       	add	r5, r28
     23e:	59 0e       	add	r5, r25
     240:	47 0e       	add	r4, r23
     242:	8f 0e       	add	r8, r31

00000244 <__trampolines_start>:
     244:	0c 94 62 0e 	jmp	0x1cc4	; 0x1cc4 <mcu_io_interrupt_init+0xf8>
     248:	0c 94 86 0e 	jmp	0x1d0c	; 0x1d0c <mcu_io_interrupt_init+0x140>
     24c:	0c 94 71 0e 	jmp	0x1ce2	; 0x1ce2 <mcu_io_interrupt_init+0x116>
     250:	0c 94 c2 06 	jmp	0xd84	; 0xd84 <mcu_io_int_set_intctrl+0x50>
     254:	0c 94 74 0e 	jmp	0x1ce8	; 0x1ce8 <mcu_io_interrupt_init+0x11c>
     258:	0c 94 63 18 	jmp	0x30c6	; 0x30c6 <lcd_putc>
     25c:	0c 94 6e 0e 	jmp	0x1cdc	; 0x1cdc <mcu_io_interrupt_init+0x110>
     260:	0c 94 7d 0e 	jmp	0x1cfa	; 0x1cfa <mcu_io_interrupt_init+0x12e>
     264:	0c 94 b0 06 	jmp	0xd60	; 0xd60 <mcu_io_int_set_intctrl+0x2c>
     268:	0c 94 65 0e 	jmp	0x1cca	; 0x1cca <mcu_io_interrupt_init+0xfe>
     26c:	0c 94 f4 06 	jmp	0xde8	; 0xde8 <mcu_io_int_set_intctrl+0xb4>
     270:	0c 94 8f 0e 	jmp	0x1d1e	; 0x1d1e <mcu_io_interrupt_init+0x152>
     274:	0c 94 6b 0e 	jmp	0x1cd6	; 0x1cd6 <mcu_io_interrupt_init+0x10a>
     278:	0c 94 80 0e 	jmp	0x1d00	; 0x1d00 <mcu_io_interrupt_init+0x134>
     27c:	0c 94 5f 0e 	jmp	0x1cbe	; 0x1cbe <mcu_io_interrupt_init+0xf2>
     280:	0c 94 ec 06 	jmp	0xdd8	; 0xdd8 <mcu_io_int_set_intctrl+0xa4>
     284:	0c 94 83 0e 	jmp	0x1d06	; 0x1d06 <mcu_io_interrupt_init+0x13a>
     288:	0c 94 b9 06 	jmp	0xd72	; 0xd72 <mcu_io_int_set_intctrl+0x3e>
     28c:	0c 94 d1 18 	jmp	0x31a2	; 0x31a2 <lcd_putc>
     290:	0c 94 dc 06 	jmp	0xdb8	; 0xdb8 <mcu_io_int_set_intctrl+0x84>
     294:	0c 94 e4 06 	jmp	0xdc8	; 0xdc8 <mcu_io_int_set_intctrl+0x94>
     298:	0c 94 a7 06 	jmp	0xd4e	; 0xd4e <mcu_io_int_set_intctrl+0x1a>
     29c:	0c 94 59 0e 	jmp	0x1cb2	; 0x1cb2 <mcu_io_interrupt_init+0xe6>
     2a0:	0c 94 5c 0e 	jmp	0x1cb8	; 0x1cb8 <mcu_io_interrupt_init+0xec>
     2a4:	0c 94 77 0e 	jmp	0x1cee	; 0x1cee <mcu_io_interrupt_init+0x122>
     2a8:	0c 94 8c 0e 	jmp	0x1d18	; 0x1d18 <mcu_io_interrupt_init+0x14c>
     2ac:	0c 94 7a 0e 	jmp	0x1cf4	; 0x1cf4 <mcu_io_interrupt_init+0x128>
     2b0:	0c 94 47 0e 	jmp	0x1c8e	; 0x1c8e <mcu_io_interrupt_init+0xc2>
     2b4:	0c 94 cb 06 	jmp	0xd96	; 0xd96 <mcu_io_int_set_intctrl+0x62>
     2b8:	0c 94 68 0e 	jmp	0x1cd0	; 0x1cd0 <mcu_io_interrupt_init+0x104>
     2bc:	0c 94 d4 06 	jmp	0xda8	; 0xda8 <mcu_io_int_set_intctrl+0x74>
     2c0:	0c 94 89 0e 	jmp	0x1d12	; 0x1d12 <mcu_io_interrupt_init+0x146>

000002c4 <__ctors_end>:
     2c4:	11 24       	eor	r1, r1
     2c6:	1f be       	out	0x3f, r1	; 63
     2c8:	cf ef       	ldi	r28, 0xFF	; 255
     2ca:	df e3       	ldi	r29, 0x3F	; 63
     2cc:	de bf       	out	0x3e, r29	; 62
     2ce:	cd bf       	out	0x3d, r28	; 61
     2d0:	00 e0       	ldi	r16, 0x00	; 0
     2d2:	0c bf       	out	0x3c, r16	; 60
     2d4:	18 be       	out	0x38, r1	; 56
     2d6:	19 be       	out	0x39, r1	; 57
     2d8:	1a be       	out	0x3a, r1	; 58
     2da:	1b be       	out	0x3b, r1	; 59

000002dc <__do_copy_data>:
     2dc:	10 e2       	ldi	r17, 0x20	; 32
     2de:	a0 e0       	ldi	r26, 0x00	; 0
     2e0:	b0 e2       	ldi	r27, 0x20	; 32
     2e2:	e0 e1       	ldi	r30, 0x10	; 16
     2e4:	f9 e3       	ldi	r31, 0x39	; 57
     2e6:	00 e0       	ldi	r16, 0x00	; 0
     2e8:	0b bf       	out	0x3b, r16	; 59
     2ea:	02 c0       	rjmp	.+4      	; 0x2f0 <__do_copy_data+0x14>
     2ec:	07 90       	elpm	r0, Z+
     2ee:	0d 92       	st	X+, r0
     2f0:	ae 39       	cpi	r26, 0x9E	; 158
     2f2:	b1 07       	cpc	r27, r17
     2f4:	d9 f7       	brne	.-10     	; 0x2ec <__do_copy_data+0x10>
     2f6:	1b be       	out	0x3b, r1	; 59

000002f8 <__do_clear_bss>:
     2f8:	22 e2       	ldi	r18, 0x22	; 34
     2fa:	ae e9       	ldi	r26, 0x9E	; 158
     2fc:	b0 e2       	ldi	r27, 0x20	; 32
     2fe:	01 c0       	rjmp	.+2      	; 0x302 <.do_clear_bss_start>

00000300 <.do_clear_bss_loop>:
     300:	1d 92       	st	X+, r1

00000302 <.do_clear_bss_start>:
     302:	ab 33       	cpi	r26, 0x3B	; 59
     304:	b2 07       	cpc	r27, r18
     306:	e1 f7       	brne	.-8      	; 0x300 <.do_clear_bss_loop>
     308:	0e 94 68 18 	call	0x30d0	; 0x30d0 <main>
     30c:	0c 94 86 1c 	jmp	0x390c	; 0x390c <_exit>

00000310 <__bad_interrupt>:
     310:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000314 <st7036_wr_register>:
     314:	cf 93       	push	r28
     316:	df 93       	push	r29
     318:	c8 2f       	mov	r28, r24
     31a:	d6 2f       	mov	r29, r22
     31c:	60 e0       	ldi	r22, 0x00	; 0
     31e:	80 91 a1 20 	lds	r24, 0x20A1
     322:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_io_set>
     326:	6d 2f       	mov	r22, r29
     328:	6c 2b       	or	r22, r28
     32a:	40 91 a0 20 	lds	r20, 0x20A0
     32e:	80 91 a2 20 	lds	r24, 0x20A2
     332:	0e 94 39 16 	call	0x2c72	; 0x2c72 <mcu_spi_send>
     336:	0e 94 6f 08 	call	0x10de	; 0x10de <mcu_disable_interrupt>
     33a:	8b e1       	ldi	r24, 0x1B	; 27
     33c:	90 e0       	ldi	r25, 0x00	; 0
     33e:	0e 94 88 17 	call	0x2f10	; 0x2f10 <mcu_wait_us>
     342:	df 91       	pop	r29
     344:	cf 91       	pop	r28
     346:	0c 94 6d 08 	jmp	0x10da	; 0x10da <mcu_enable_interrupt>

0000034a <st7036_set_contrast>:
	st7036_clear();
	temp_var_reg_function_set = var_reg_function_set;
	contrast_value = 0x0C;
}

void st7036_set_contrast(uint8_t contrast_v) {
     34a:	cf 93       	push	r28
     34c:	c8 2f       	mov	r28, r24
	if ((contrast_v <= 0x0F) && (contrast_v >= 0x00)) {
     34e:	80 31       	cpi	r24, 0x10	; 16
     350:	60 f4       	brcc	.+24     	; 0x36a <st7036_set_contrast+0x20>
		st7036_wr_register(ST7036_REG_FUNCTION_SET,
     352:	60 91 3a 22 	lds	r22, 0x223A
     356:	61 60       	ori	r22, 0x01	; 1
     358:	80 e2       	ldi	r24, 0x20	; 32
     35a:	0e 94 8a 01 	call	0x314	; 0x314 <st7036_wr_register>
				temp_var_reg_function_set
						| ST7036_OPT_FUNCTION_SET_INST_SET_EXT_1);
		st7036_wr_register(ST7036_REG_CONTRAST_SET, contrast_v);
     35e:	6c 2f       	mov	r22, r28
     360:	80 e7       	ldi	r24, 0x70	; 112
     362:	0e 94 8a 01 	call	0x314	; 0x314 <st7036_wr_register>
		contrast_value = contrast_v;
     366:	c0 93 39 22 	sts	0x2239, r28
	}
}
     36a:	cf 91       	pop	r28
     36c:	08 95       	ret

0000036e <st7036_get_contrast>:

uint8_t st7036_get_contrast(void) {
	return contrast_value;
     36e:	80 91 39 22 	lds	r24, 0x2239
}
     372:	08 95       	ret

00000374 <st7036_goto>:
	st7036_goto(0, 0);	// Schneller als der "Return Home" Befehl...
}

void st7036_goto(uint8_t row, uint8_t col) {
	uint8_t jump_addr = 0x00;
	if (row >= st7036_row_num)
     374:	90 91 a3 20 	lds	r25, 0x20A3
     378:	89 17       	cp	r24, r25
     37a:	b8 f4       	brcc	.+46     	; 0x3aa <st7036_goto+0x36>
		return;	// Verhindern, dass Zeichen in Zeile angesprungen werden die es nicht gibt
	if (col >= st7036_col_num)
     37c:	90 91 a4 20 	lds	r25, 0x20A4
     380:	69 17       	cp	r22, r25
     382:	98 f4       	brcc	.+38     	; 0x3aa <st7036_goto+0x36>
		return;	// Verhindern, dass zuviele Zeichen in der Zeile eingetragen werden.
	st7036_cur_pos_col = col;
     384:	60 93 1e 21 	sts	0x211E, r22
	st7036_cur_pos_row = row;
     388:	80 93 1d 21 	sts	0x211D, r24
	jump_addr = st7036_cur_pos_col;
	switch (st7036_type) {
     38c:	20 91 9e 20 	lds	r18, 0x209E
     390:	30 91 9f 20 	lds	r19, 0x209F
     394:	28 32       	cpi	r18, 0x28	; 40
     396:	92 e0       	ldi	r25, 0x02	; 2
     398:	39 07       	cpc	r19, r25
     39a:	91 f0       	breq	.+36     	; 0x3c0 <st7036_goto+0x4c>
     39c:	20 31       	cpi	r18, 0x10	; 16
     39e:	33 40       	sbci	r19, 0x03	; 3
     3a0:	29 f0       	breq	.+10     	; 0x3ac <st7036_goto+0x38>
		break;
	case ST7036_DISPLAY_3x16:
		jump_addr += st7036_3x16_ddr_addr[st7036_cur_pos_row];
		break;
	}
	st7036_wr_register(ST7036_REG_SET_DDRAM, (jump_addr & 0x7F));
     3a2:	6f 77       	andi	r22, 0x7F	; 127
     3a4:	80 e8       	ldi	r24, 0x80	; 128
     3a6:	0c 94 8a 01 	jmp	0x314	; 0x314 <st7036_wr_register>
     3aa:	08 95       	ret
		break;
	case ST7036_DISPLAY_2x40:
		jump_addr += st7036_2x40_ddr_addr[st7036_cur_pos_row];
		break;
	case ST7036_DISPLAY_3x16:
		jump_addr += st7036_3x16_ddr_addr[st7036_cur_pos_row];
     3ac:	e8 2f       	mov	r30, r24
     3ae:	f0 e0       	ldi	r31, 0x00	; 0
     3b0:	e0 5d       	subi	r30, 0xD0	; 208
     3b2:	ff 4d       	sbci	r31, 0xDF	; 223
     3b4:	80 81       	ld	r24, Z
     3b6:	68 0f       	add	r22, r24
		break;
	}
	st7036_wr_register(ST7036_REG_SET_DDRAM, (jump_addr & 0x7F));
     3b8:	6f 77       	andi	r22, 0x7F	; 127
     3ba:	80 e8       	ldi	r24, 0x80	; 128
     3bc:	0c 94 8a 01 	jmp	0x314	; 0x314 <st7036_wr_register>
	case ST7036_DISPLAY_1x8:
		break;
	case ST7036_DISPLAY_1x20:
		break;
	case ST7036_DISPLAY_2x40:
		jump_addr += st7036_2x40_ddr_addr[st7036_cur_pos_row];
     3c0:	e8 2f       	mov	r30, r24
     3c2:	f0 e0       	ldi	r31, 0x00	; 0
     3c4:	e2 5d       	subi	r30, 0xD2	; 210
     3c6:	ff 4d       	sbci	r31, 0xDF	; 223
     3c8:	80 81       	ld	r24, Z
     3ca:	68 0f       	add	r22, r24
		break;
	case ST7036_DISPLAY_3x16:
		jump_addr += st7036_3x16_ddr_addr[st7036_cur_pos_row];
		break;
	}
	st7036_wr_register(ST7036_REG_SET_DDRAM, (jump_addr & 0x7F));
     3cc:	6f 77       	andi	r22, 0x7F	; 127
     3ce:	80 e8       	ldi	r24, 0x80	; 128
     3d0:	0c 94 8a 01 	jmp	0x314	; 0x314 <st7036_wr_register>

000003d4 <st7036_clear>:
void st7036_home(void) {
	st7036_goto(0, 0);	// Schneller als der "Return Home" Befehl...
}

void st7036_clear(void) {
	st7036_wr_register(ST7036_REG_CLEAR, 0);
     3d4:	60 e0       	ldi	r22, 0x00	; 0
     3d6:	81 e0       	ldi	r24, 0x01	; 1
     3d8:	0e 94 8a 01 	call	0x314	; 0x314 <st7036_wr_register>
	memset(st7036_cur_shown, 0x20, sizeof(st7036_cur_shown));// Leerzeichen ins Array schreiben, da jetzt nix mehr angezeigt wird
     3dc:	48 e7       	ldi	r20, 0x78	; 120
     3de:	50 e0       	ldi	r21, 0x00	; 0
     3e0:	60 e2       	ldi	r22, 0x20	; 32
     3e2:	70 e0       	ldi	r23, 0x00	; 0
     3e4:	85 ea       	ldi	r24, 0xA5	; 165
     3e6:	90 e2       	ldi	r25, 0x20	; 32
     3e8:	0e 94 91 19 	call	0x3322	; 0x3322 <memset>
	mcu_wait_ms(1);
     3ec:	81 e0       	ldi	r24, 0x01	; 1
     3ee:	90 e0       	ldi	r25, 0x00	; 0
     3f0:	0e 94 93 17 	call	0x2f26	; 0x2f26 <mcu_wait_ms>
	st7036_goto(0, 0);	// Schneller als der "Return Home" Befehl...
     3f4:	60 e0       	ldi	r22, 0x00	; 0
     3f6:	80 e0       	ldi	r24, 0x00	; 0
     3f8:	0c 94 ba 01 	jmp	0x374	; 0x374 <st7036_goto>

000003fc <st7036_init>:

/************************************************
 * Externe Funktionen
 ***********************************************/
void st7036_init(ST7036_DISPLAY_TYPE type, MCU_IO_PIN cs, MCU_IO_PIN rs,
		MCU_SPI_NUM num, uint32_t spi_speed) {
     3fc:	cf 92       	push	r12
     3fe:	df 92       	push	r13
     400:	ef 92       	push	r14
     402:	ff 92       	push	r15
     404:	0f 93       	push	r16
     406:	1f 93       	push	r17
     408:	cf 93       	push	r28
     40a:	c6 2f       	mov	r28, r22
     40c:	67 01       	movw	r12, r14
     40e:	78 01       	movw	r14, r16
	uint8_t var_reg_function_set = ST7036_OPT_FUNCTION_SET_8BIT_MODE;
	uint8_t var_reg_bias = ST7036_OPT_BIAS_DIV_5;

	st7036_type = type;
     410:	80 93 9e 20 	sts	0x209E, r24
     414:	90 93 9f 20 	sts	0x209F, r25
	st7036_chip_select = cs;
     418:	60 93 a0 20 	sts	0x20A0, r22
	st7036_register_select = rs;
     41c:	40 93 a1 20 	sts	0x20A1, r20
	st7036_spi_num = num;
     420:	20 93 a2 20 	sts	0x20A2, r18

	// Spalten und Zeilen laden
	st7036_row_num = (type >> 8) & 0xFF;
     424:	90 93 a3 20 	sts	0x20A3, r25
	st7036_col_num = type & 0xFF;
     428:	80 93 a4 20 	sts	0x20A4, r24
	memset(st7036_cur_shown, 0x20, sizeof(st7036_cur_shown));// Leerzeichen ins Array schreiben, da diese beim Start gezeigt werden
     42c:	48 e7       	ldi	r20, 0x78	; 120
     42e:	50 e0       	ldi	r21, 0x00	; 0
     430:	60 e2       	ldi	r22, 0x20	; 32
     432:	70 e0       	ldi	r23, 0x00	; 0
     434:	85 ea       	ldi	r24, 0xA5	; 165
     436:	90 e2       	ldi	r25, 0x20	; 32
     438:	0e 94 91 19 	call	0x3322	; 0x3322 <memset>

	// IO Pins initialisieren
	mcu_io_set_dir(st7036_chip_select, MCU_IO_DIR_OUT);
     43c:	61 e0       	ldi	r22, 0x01	; 1
     43e:	8c 2f       	mov	r24, r28
     440:	0e 94 89 08 	call	0x1112	; 0x1112 <mcu_io_set_dir>
	mcu_io_set(st7036_chip_select, 1);
     444:	61 e0       	ldi	r22, 0x01	; 1
     446:	80 91 a0 20 	lds	r24, 0x20A0
     44a:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_io_set>
	mcu_io_set_dir(st7036_register_select, MCU_IO_DIR_OUT);
     44e:	61 e0       	ldi	r22, 0x01	; 1
     450:	80 91 a1 20 	lds	r24, 0x20A1
     454:	0e 94 89 08 	call	0x1112	; 0x1112 <mcu_io_set_dir>
	mcu_io_set(st7036_register_select, 0);
     458:	60 e0       	ldi	r22, 0x00	; 0
     45a:	80 91 a1 20 	lds	r24, 0x20A1
     45e:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_io_set>

	// SPI initialisieren
	mcu_spi_init(st7036_spi_num, MCU_SPI_MODE_3, spi_speed);
     462:	a7 01       	movw	r20, r14
     464:	96 01       	movw	r18, r12
     466:	63 e0       	ldi	r22, 0x03	; 3
     468:	80 91 a2 20 	lds	r24, 0x20A2
     46c:	0e 94 bc 15 	call	0x2b78	; 0x2b78 <mcu_spi_init>
     470:	e0 91 a3 20 	lds	r30, 0x20A3
     474:	e2 50       	subi	r30, 0x02	; 2
     476:	e2 30       	cpi	r30, 0x02	; 2
     478:	a8 f1       	brcs	.+106    	; 0x4e4 <st7036_init+0xe8>

	// Auf Display Typ prüfen
	switch (st7036_row_num) {
     47a:	61 e1       	ldi	r22, 0x11	; 17
     47c:	f1 2c       	mov	r15, r1
     47e:	c0 e1       	ldi	r28, 0x10	; 16
		var_reg_function_set |= ST7036_OPT_FUNCTION_SET_2_LINE_MODE; // Für 2 und 3 Linien!
		break;
	}

	// ST7036 Initialisierungsroutine	
	st7036_wr_register(ST7036_REG_FUNCTION_SET,
     480:	80 e2       	ldi	r24, 0x20	; 32
     482:	0e 94 8a 01 	call	0x314	; 0x314 <st7036_wr_register>
			var_reg_function_set | ST7036_OPT_FUNCTION_SET_INST_SET_EXT_1);	// Displayabhängige Funktionen, die vorher gesetzt wurden
	st7036_wr_register(ST7036_REG_BIAS, var_reg_bias);// Hat Display Typ abhängige Funktionen, die gesetzt wurden
     486:	6f 2d       	mov	r22, r15
     488:	84 e1       	ldi	r24, 0x14	; 20
     48a:	0e 94 8a 01 	call	0x314	; 0x314 <st7036_wr_register>
	st7036_wr_register(ST7036_REG_POWER_ICON_CONTROL,
     48e:	64 e0       	ldi	r22, 0x04	; 4
     490:	80 e5       	ldi	r24, 0x50	; 80
     492:	0e 94 8a 01 	call	0x314	; 0x314 <st7036_wr_register>
	ST7036_OPT_POWER_ICON_BOOSTER_ON);
	//st7036_wr_register(ST7036_REG_FOLLOWER_CONTROL, ST7036_REG_FOLLOWER_CONTROL_INTERNAL_ON | 0x05);	// 0x05 für die Stromversorgung
	st7036_wr_register(ST7036_REG_FOLLOWER_CONTROL,
     496:	6e e0       	ldi	r22, 0x0E	; 14
     498:	80 e6       	ldi	r24, 0x60	; 96
     49a:	0e 94 8a 01 	call	0x314	; 0x314 <st7036_wr_register>
	ST7036_REG_FOLLOWER_CONTROL_INTERNAL_ON | 0x06);// 0x06 für die Stromversorgung
	st7036_wr_register(ST7036_REG_CONTRAST_SET, 0x0C);	// 0x0C für den Kontrast
     49e:	6c e0       	ldi	r22, 0x0C	; 12
     4a0:	80 e7       	ldi	r24, 0x70	; 112
     4a2:	0e 94 8a 01 	call	0x314	; 0x314 <st7036_wr_register>
	st7036_wr_register(ST7036_REG_FUNCTION_SET, var_reg_function_set);
     4a6:	6c 2f       	mov	r22, r28
     4a8:	80 e2       	ldi	r24, 0x20	; 32
     4aa:	0e 94 8a 01 	call	0x314	; 0x314 <st7036_wr_register>
	st7036_wr_register(ST7036_REG_DISPLAY_ONOFF,
     4ae:	64 e0       	ldi	r22, 0x04	; 4
     4b0:	88 e0       	ldi	r24, 0x08	; 8
     4b2:	0e 94 8a 01 	call	0x314	; 0x314 <st7036_wr_register>
	ST7036_OPT_DISPLAY_ONOFF_DISPLAY_ON);
	st7036_wr_register(ST7036_REG_CLEAR, 0);
     4b6:	60 e0       	ldi	r22, 0x00	; 0
     4b8:	81 e0       	ldi	r24, 0x01	; 1
     4ba:	0e 94 8a 01 	call	0x314	; 0x314 <st7036_wr_register>
	st7036_wr_register(ST7036_REG_ENTRY_MODE,
     4be:	62 e0       	ldi	r22, 0x02	; 2
     4c0:	84 e0       	ldi	r24, 0x04	; 4
     4c2:	0e 94 8a 01 	call	0x314	; 0x314 <st7036_wr_register>
	ST7036_OPT_ENTRY_MODE_INCREMENT_ADRESS);
	st7036_clear();
     4c6:	0e 94 ea 01 	call	0x3d4	; 0x3d4 <st7036_clear>
	temp_var_reg_function_set = var_reg_function_set;
     4ca:	c0 93 3a 22 	sts	0x223A, r28
	contrast_value = 0x0C;
     4ce:	8c e0       	ldi	r24, 0x0C	; 12
     4d0:	80 93 39 22 	sts	0x2239, r24
}
     4d4:	cf 91       	pop	r28
     4d6:	1f 91       	pop	r17
     4d8:	0f 91       	pop	r16
     4da:	ff 90       	pop	r15
     4dc:	ef 90       	pop	r14
     4de:	df 90       	pop	r13
     4e0:	cf 90       	pop	r12
     4e2:	08 95       	ret
     4e4:	f0 e0       	ldi	r31, 0x00	; 0
     4e6:	e4 5d       	subi	r30, 0xD4	; 212
     4e8:	ff 4d       	sbci	r31, 0xDF	; 223
     4ea:	f0 80       	ld	r15, Z

	// SPI initialisieren
	mcu_spi_init(st7036_spi_num, MCU_SPI_MODE_3, spi_speed);

	// Auf Display Typ prüfen
	switch (st7036_row_num) {
     4ec:	69 e1       	ldi	r22, 0x19	; 25
     4ee:	c8 e1       	ldi	r28, 0x18	; 24
     4f0:	c7 cf       	rjmp	.-114    	; 0x480 <st7036_init+0x84>

000004f2 <st7036_home>:
	if (st7036_cur_pos_col == st7036_col_num)// Überprüfen ob Zeilenende erreicht wurde
		st7036_next_line();
}

void st7036_home(void) {
	st7036_goto(0, 0);	// Schneller als der "Return Home" Befehl...
     4f2:	60 e0       	ldi	r22, 0x00	; 0
     4f4:	80 e0       	ldi	r24, 0x00	; 0
     4f6:	0c 94 ba 01 	jmp	0x374	; 0x374 <st7036_goto>

000004fa <st7036_next_line>:
		st7036_goto(st7036_cur_pos_row, st7036_cur_pos_col + 1);// Nächstes Zeichen in Zeile
}

void st7036_next_line() {
	st7036_goto(
			(st7036_cur_pos_row >= (st7036_row_num - 1)) ?
     4fa:	80 91 1d 21 	lds	r24, 0x211D
     4fe:	48 2f       	mov	r20, r24
     500:	50 e0       	ldi	r21, 0x00	; 0
     502:	20 91 a3 20 	lds	r18, 0x20A3
     506:	30 e0       	ldi	r19, 0x00	; 0
     508:	21 50       	subi	r18, 0x01	; 1
     50a:	31 09       	sbc	r19, r1
	else
		st7036_goto(st7036_cur_pos_row, st7036_cur_pos_col + 1);// Nächstes Zeichen in Zeile
}

void st7036_next_line() {
	st7036_goto(
     50c:	42 17       	cp	r20, r18
     50e:	53 07       	cpc	r21, r19
     510:	24 f4       	brge	.+8      	; 0x51a <st7036_next_line+0x20>
     512:	8f 5f       	subi	r24, 0xFF	; 255
     514:	60 e0       	ldi	r22, 0x00	; 0
     516:	0c 94 ba 01 	jmp	0x374	; 0x374 <st7036_goto>
     51a:	80 e0       	ldi	r24, 0x00	; 0
     51c:	60 e0       	ldi	r22, 0x00	; 0
     51e:	0c 94 ba 01 	jmp	0x374	; 0x374 <st7036_goto>

00000522 <st7036_putc>:

uint8_t st7036_get_contrast(void) {
	return contrast_value;
}

void st7036_putc(char letter) {
     522:	cf 93       	push	r28
     524:	c8 2f       	mov	r28, r24
	switch (letter) {
     526:	8a 30       	cpi	r24, 0x0A	; 10
     528:	99 f1       	breq	.+102    	; 0x590 <st7036_putc+0x6e>
     52a:	8d 30       	cpi	r24, 0x0D	; 13
     52c:	a1 f1       	breq	.+104    	; 0x596 <st7036_putc+0x74>
		return;
	case '\n':
		st7036_next_line();
		return;
	}
	if (st7036_cur_shown[st7036_cur_pos_row][st7036_cur_pos_col] != letter)	// Zeichen steht nicht auf dem Display
     52e:	80 91 1d 21 	lds	r24, 0x211D
     532:	60 91 1e 21 	lds	r22, 0x211E
     536:	98 e2       	ldi	r25, 0x28	; 40
     538:	89 9f       	mul	r24, r25
     53a:	f0 01       	movw	r30, r0
     53c:	11 24       	eor	r1, r1
     53e:	e6 0f       	add	r30, r22
     540:	f1 1d       	adc	r31, r1
     542:	eb 55       	subi	r30, 0x5B	; 91
     544:	ff 4d       	sbci	r31, 0xDF	; 223
     546:	90 81       	ld	r25, Z
     548:	9c 17       	cp	r25, r28
     54a:	59 f1       	breq	.+86     	; 0x5a2 <st7036_putc+0x80>
			{
		st7036_cur_shown[st7036_cur_pos_row][st7036_cur_pos_col] = letter;// neues Zeichen in Array schreiben
     54c:	c0 83       	st	Z, r28
		st7036_goto(st7036_cur_pos_row, st7036_cur_pos_col);// Zur aktuellen Koordinate springen
     54e:	0e 94 ba 01 	call	0x374	; 0x374 <st7036_goto>
	mcu_wait_us(ST7036_INSTRUCTION_WAIT_US);
	mcu_enable_interrupt();
}

void st7036_wr_letter(char value) {
	mcu_io_set(st7036_register_select, 1);
     552:	61 e0       	ldi	r22, 0x01	; 1
     554:	80 91 a1 20 	lds	r24, 0x20A1
     558:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_io_set>
	mcu_spi_send(st7036_spi_num, value, st7036_chip_select);
     55c:	40 91 a0 20 	lds	r20, 0x20A0
     560:	6c 2f       	mov	r22, r28
     562:	80 91 a2 20 	lds	r24, 0x20A2
     566:	0e 94 39 16 	call	0x2c72	; 0x2c72 <mcu_spi_send>
	mcu_disable_interrupt();
     56a:	0e 94 6f 08 	call	0x10de	; 0x10de <mcu_disable_interrupt>
	mcu_wait_us(ST7036_INSTRUCTION_WAIT_US);
     56e:	8b e1       	ldi	r24, 0x1B	; 27
     570:	90 e0       	ldi	r25, 0x00	; 0
     572:	0e 94 88 17 	call	0x2f10	; 0x2f10 <mcu_wait_us>
	mcu_enable_interrupt();
     576:	0e 94 6d 08 	call	0x10da	; 0x10da <mcu_enable_interrupt>
	if (st7036_cur_shown[st7036_cur_pos_row][st7036_cur_pos_col] != letter)	// Zeichen steht nicht auf dem Display
			{
		st7036_cur_shown[st7036_cur_pos_row][st7036_cur_pos_col] = letter;// neues Zeichen in Array schreiben
		st7036_goto(st7036_cur_pos_row, st7036_cur_pos_col);// Zur aktuellen Koordinate springen
		st7036_wr_letter(letter);					// Daten auf LCD ausgeben
		st7036_cur_pos_col++;	// Buchstabe weiterzaehlen
     57a:	60 91 1e 21 	lds	r22, 0x211E
     57e:	6f 5f       	subi	r22, 0xFF	; 255
     580:	60 93 1e 21 	sts	0x211E, r22
		if (st7036_cursor_active || st7036_blink_active) // Wenn Cursor aktiv ist oder Blinken Aktiv ist muss visuell das nächste Zeichen angezeigt werden
			st7036_shift_right();						// Also shiften
		else
			st7036_cur_pos_col++;	// Buchstabe weiterzaehlen
	}
	if (st7036_cur_pos_col == st7036_col_num)// Überprüfen ob Zeilenende erreicht wurde
     584:	80 91 a4 20 	lds	r24, 0x20A4
     588:	86 17       	cp	r24, r22
     58a:	11 f0       	breq	.+4      	; 0x590 <st7036_putc+0x6e>
		st7036_next_line();
}
     58c:	cf 91       	pop	r28
     58e:	08 95       	ret
     590:	cf 91       	pop	r28
			st7036_shift_right();						// Also shiften
		else
			st7036_cur_pos_col++;	// Buchstabe weiterzaehlen
	}
	if (st7036_cur_pos_col == st7036_col_num)// Überprüfen ob Zeilenende erreicht wurde
		st7036_next_line();
     592:	0c 94 7d 02 	jmp	0x4fa	; 0x4fa <st7036_next_line>
}

void st7036_putc(char letter) {
	switch (letter) {
	case '\r':
		st7036_goto(st7036_cur_pos_row, 0);
     596:	60 e0       	ldi	r22, 0x00	; 0
     598:	80 91 1d 21 	lds	r24, 0x211D
		else
			st7036_cur_pos_col++;	// Buchstabe weiterzaehlen
	}
	if (st7036_cur_pos_col == st7036_col_num)// Überprüfen ob Zeilenende erreicht wurde
		st7036_next_line();
}
     59c:	cf 91       	pop	r28
}

void st7036_putc(char letter) {
	switch (letter) {
	case '\r':
		st7036_goto(st7036_cur_pos_row, 0);
     59e:	0c 94 ba 01 	jmp	0x374	; 0x374 <st7036_goto>
	} else // Zeichen steht bereits auf dem Display
	{
		if (st7036_cursor_active || st7036_blink_active) // Wenn Cursor aktiv ist oder Blinken Aktiv ist muss visuell das nächste Zeichen angezeigt werden
			st7036_shift_right();						// Also shiften
		else
			st7036_cur_pos_col++;	// Buchstabe weiterzaehlen
     5a2:	6f 5f       	subi	r22, 0xFF	; 255
     5a4:	60 93 1e 21 	sts	0x211E, r22
     5a8:	ed cf       	rjmp	.-38     	; 0x584 <st7036_putc+0x62>

000005aa <fifo_init>:
 */
static uint16_t fifo_get_median16(fifo_struct *bs);


FIFO_RESULT fifo_init(fifo_struct *bs, uint8_t elementsize, void *buf, uint16_t total_elements)
{
     5aa:	fc 01       	movw	r30, r24
	uint32_t tmp = elementsize * total_elements;
	if(elementsize<1)	return FIFO_ELEMENTSIZE_INVALID;
     5ac:	66 23       	and	r22, r22
     5ae:	c1 f0       	breq	.+48     	; 0x5e0 <fifo_init+0x36>
	if(tmp>=65536)		return FIFO_BUFFERSIZE_INVALID;
	bs->data = (uint8_t*)buf;
     5b0:	40 83       	st	Z, r20
     5b2:	51 83       	std	Z+1, r21	; 0x01
	bs->max_elements = total_elements;
     5b4:	24 83       	std	Z+4, r18	; 0x04
     5b6:	35 83       	std	Z+5, r19	; 0x05
	bs->element_size = elementsize;
     5b8:	70 e0       	ldi	r23, 0x00	; 0
     5ba:	62 83       	std	Z+2, r22	; 0x02
     5bc:	73 83       	std	Z+3, r23	; 0x03
	bs->max_len = total_elements * elementsize;
     5be:	26 9f       	mul	r18, r22
     5c0:	c0 01       	movw	r24, r0
     5c2:	27 9f       	mul	r18, r23
     5c4:	90 0d       	add	r25, r0
     5c6:	36 9f       	mul	r19, r22
     5c8:	90 0d       	add	r25, r0
     5ca:	11 24       	eor	r1, r1
     5cc:	86 83       	std	Z+6, r24	; 0x06
     5ce:	97 83       	std	Z+7, r25	; 0x07
	return FIFO_OK;
}

inline void fifo_clear(fifo_struct *bs)
{
	bs->read_pos = 0;
     5d0:	10 86       	std	Z+8, r1	; 0x08
     5d2:	11 86       	std	Z+9, r1	; 0x09
	bs->write_pos = 0;
     5d4:	12 86       	std	Z+10, r1	; 0x0a
     5d6:	13 86       	std	Z+11, r1	; 0x0b
	bs->entries = 0;
     5d8:	14 86       	std	Z+12, r1	; 0x0c
     5da:	15 86       	std	Z+13, r1	; 0x0d
	bs->data = (uint8_t*)buf;
	bs->max_elements = total_elements;
	bs->element_size = elementsize;
	bs->max_len = total_elements * elementsize;
	fifo_clear(bs);
	return FIFO_OK;
     5dc:	80 e0       	ldi	r24, 0x00	; 0
     5de:	08 95       	ret


FIFO_RESULT fifo_init(fifo_struct *bs, uint8_t elementsize, void *buf, uint16_t total_elements)
{
	uint32_t tmp = elementsize * total_elements;
	if(elementsize<1)	return FIFO_ELEMENTSIZE_INVALID;
     5e0:	81 e0       	ldi	r24, 0x01	; 1
	bs->max_elements = total_elements;
	bs->element_size = elementsize;
	bs->max_len = total_elements * elementsize;
	fifo_clear(bs);
	return FIFO_OK;
}
     5e2:	08 95       	ret

000005e4 <fifo_clear>:

inline void fifo_clear(fifo_struct *bs)
{
     5e4:	fc 01       	movw	r30, r24
	bs->read_pos = 0;
     5e6:	10 86       	std	Z+8, r1	; 0x08
     5e8:	11 86       	std	Z+9, r1	; 0x09
	bs->write_pos = 0;
     5ea:	12 86       	std	Z+10, r1	; 0x0a
     5ec:	13 86       	std	Z+11, r1	; 0x0b
	bs->entries = 0;
     5ee:	14 86       	std	Z+12, r1	; 0x0c
     5f0:	15 86       	std	Z+13, r1	; 0x0d
     5f2:	08 95       	ret

000005f4 <fifo_put>:
{
	return fifo_put(bs, (uint8_t*)&c);
}

bool fifo_put(fifo_struct *bs, uint8_t* c)
{
     5f4:	0f 93       	push	r16
     5f6:	1f 93       	push	r17
     5f8:	cf 93       	push	r28
     5fa:	df 93       	push	r29
     5fc:	1f 92       	push	r1
     5fe:	1f 92       	push	r1
     600:	cd b7       	in	r28, 0x3d	; 61
     602:	de b7       	in	r29, 0x3e	; 62
     604:	8c 01       	movw	r16, r24
	mcu_disable_interrupt();
     606:	69 83       	std	Y+1, r22	; 0x01
     608:	7a 83       	std	Y+2, r23	; 0x02
     60a:	0e 94 6f 08 	call	0x10de	; 0x10de <mcu_disable_interrupt>
	if(bs->entries<bs->max_elements)
     60e:	f8 01       	movw	r30, r16
     610:	24 85       	ldd	r18, Z+12	; 0x0c
     612:	35 85       	ldd	r19, Z+13	; 0x0d
     614:	84 81       	ldd	r24, Z+4	; 0x04
     616:	95 81       	ldd	r25, Z+5	; 0x05
     618:	69 81       	ldd	r22, Y+1	; 0x01
     61a:	7a 81       	ldd	r23, Y+2	; 0x02
     61c:	28 17       	cp	r18, r24
     61e:	39 07       	cpc	r19, r25
     620:	50 f0       	brcs	.+20     	; 0x636 <fifo_put+0x42>
		bs->write_pos = (bs->write_pos+bs->element_size)%bs->max_len;
		(bs->entries)++;
		mcu_enable_interrupt();
		return true;
	}
	mcu_enable_interrupt();
     622:	0e 94 6d 08 	call	0x10da	; 0x10da <mcu_enable_interrupt>
	return false;
     626:	80 e0       	ldi	r24, 0x00	; 0
}
     628:	0f 90       	pop	r0
     62a:	0f 90       	pop	r0
     62c:	df 91       	pop	r29
     62e:	cf 91       	pop	r28
     630:	1f 91       	pop	r17
     632:	0f 91       	pop	r16
     634:	08 95       	ret
bool fifo_put(fifo_struct *bs, uint8_t* c)
{
	mcu_disable_interrupt();
	if(bs->entries<bs->max_elements)
	{
		memcpy(bs->data+bs->write_pos, c, bs->element_size);
     636:	20 81       	ld	r18, Z
     638:	31 81       	ldd	r19, Z+1	; 0x01
     63a:	82 85       	ldd	r24, Z+10	; 0x0a
     63c:	93 85       	ldd	r25, Z+11	; 0x0b
     63e:	28 0f       	add	r18, r24
     640:	39 1f       	adc	r19, r25
     642:	42 81       	ldd	r20, Z+2	; 0x02
     644:	53 81       	ldd	r21, Z+3	; 0x03
     646:	c9 01       	movw	r24, r18
     648:	0e 94 88 19 	call	0x3310	; 0x3310 <memcpy>
		bs->write_pos = (bs->write_pos+bs->element_size)%bs->max_len;
     64c:	f8 01       	movw	r30, r16
     64e:	82 81       	ldd	r24, Z+2	; 0x02
     650:	93 81       	ldd	r25, Z+3	; 0x03
     652:	22 85       	ldd	r18, Z+10	; 0x0a
     654:	33 85       	ldd	r19, Z+11	; 0x0b
     656:	82 0f       	add	r24, r18
     658:	93 1f       	adc	r25, r19
     65a:	66 81       	ldd	r22, Z+6	; 0x06
     65c:	77 81       	ldd	r23, Z+7	; 0x07
     65e:	0e 94 35 19 	call	0x326a	; 0x326a <__udivmodhi4>
     662:	82 87       	std	Z+10, r24	; 0x0a
     664:	93 87       	std	Z+11, r25	; 0x0b
		(bs->entries)++;
     666:	84 85       	ldd	r24, Z+12	; 0x0c
     668:	95 85       	ldd	r25, Z+13	; 0x0d
     66a:	01 96       	adiw	r24, 0x01	; 1
     66c:	84 87       	std	Z+12, r24	; 0x0c
     66e:	95 87       	std	Z+13, r25	; 0x0d
		mcu_enable_interrupt();
     670:	0e 94 6d 08 	call	0x10da	; 0x10da <mcu_enable_interrupt>
     674:	81 e0       	ldi	r24, 0x01	; 1
		return true;
	}
	mcu_enable_interrupt();
	return false;
}
     676:	0f 90       	pop	r0
     678:	0f 90       	pop	r0
     67a:	df 91       	pop	r29
     67c:	cf 91       	pop	r28
     67e:	1f 91       	pop	r17
     680:	0f 91       	pop	r16
     682:	08 95       	ret

00000684 <fifo_put32>:
{
	return fifo_put(bs, (uint8_t*)&c);
}

inline bool fifo_put32(fifo_struct*bs, uint32_t c)
{
     684:	cf 93       	push	r28
     686:	df 93       	push	r29
     688:	00 d0       	rcall	.+0      	; 0x68a <fifo_put32+0x6>
     68a:	1f 92       	push	r1
     68c:	cd b7       	in	r28, 0x3d	; 61
     68e:	de b7       	in	r29, 0x3e	; 62
     690:	49 83       	std	Y+1, r20	; 0x01
     692:	5a 83       	std	Y+2, r21	; 0x02
     694:	6b 83       	std	Y+3, r22	; 0x03
     696:	7c 83       	std	Y+4, r23	; 0x04
	return fifo_put(bs, (uint8_t*)&c);
     698:	be 01       	movw	r22, r28
     69a:	6f 5f       	subi	r22, 0xFF	; 255
     69c:	7f 4f       	sbci	r23, 0xFF	; 255
     69e:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <fifo_put>
}
     6a2:	24 96       	adiw	r28, 0x04	; 4
     6a4:	cd bf       	out	0x3d, r28	; 61
     6a6:	de bf       	out	0x3e, r29	; 62
     6a8:	df 91       	pop	r29
     6aa:	cf 91       	pop	r28
     6ac:	08 95       	ret

000006ae <fifo_put16>:
{
	return fifo_put(bs, (uint8_t*)&c);
}

inline bool fifo_put16(fifo_struct*bs, uint16_t c)
{
     6ae:	cf 93       	push	r28
     6b0:	df 93       	push	r29
     6b2:	1f 92       	push	r1
     6b4:	1f 92       	push	r1
     6b6:	cd b7       	in	r28, 0x3d	; 61
     6b8:	de b7       	in	r29, 0x3e	; 62
     6ba:	69 83       	std	Y+1, r22	; 0x01
     6bc:	7a 83       	std	Y+2, r23	; 0x02
	return fifo_put(bs, (uint8_t*)&c);
     6be:	be 01       	movw	r22, r28
     6c0:	6f 5f       	subi	r22, 0xFF	; 255
     6c2:	7f 4f       	sbci	r23, 0xFF	; 255
     6c4:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <fifo_put>
}
     6c8:	0f 90       	pop	r0
     6ca:	0f 90       	pop	r0
     6cc:	df 91       	pop	r29
     6ce:	cf 91       	pop	r28
     6d0:	08 95       	ret

000006d2 <fifo_put8>:
	bs->write_pos = 0;
	bs->entries = 0;
}

inline bool fifo_put8(fifo_struct*bs, uint8_t c)
{
     6d2:	cf 93       	push	r28
     6d4:	df 93       	push	r29
     6d6:	1f 92       	push	r1
     6d8:	cd b7       	in	r28, 0x3d	; 61
     6da:	de b7       	in	r29, 0x3e	; 62
     6dc:	69 83       	std	Y+1, r22	; 0x01
	return fifo_put(bs, (uint8_t*)&c);
     6de:	be 01       	movw	r22, r28
     6e0:	6f 5f       	subi	r22, 0xFF	; 255
     6e2:	7f 4f       	sbci	r23, 0xFF	; 255
     6e4:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <fifo_put>
}
     6e8:	0f 90       	pop	r0
     6ea:	df 91       	pop	r29
     6ec:	cf 91       	pop	r28
     6ee:	08 95       	ret

000006f0 <fifo_get>:
	mcu_enable_interrupt();
	return false;
}

bool fifo_get(fifo_struct *bs, uint8_t* c)
{
     6f0:	0f 93       	push	r16
     6f2:	1f 93       	push	r17
     6f4:	cf 93       	push	r28
     6f6:	df 93       	push	r29
     6f8:	ec 01       	movw	r28, r24
     6fa:	8b 01       	movw	r16, r22
	mcu_disable_interrupt();
     6fc:	0e 94 6f 08 	call	0x10de	; 0x10de <mcu_disable_interrupt>
	if(bs->entries>0)
     700:	2c 85       	ldd	r18, Y+12	; 0x0c
     702:	3d 85       	ldd	r19, Y+13	; 0x0d
     704:	23 2b       	or	r18, r19
     706:	41 f4       	brne	.+16     	; 0x718 <fifo_get+0x28>
		bs->read_pos = (bs->read_pos+bs->element_size)%bs->max_len;
		(bs->entries)--;
		mcu_enable_interrupt();
		return true;
	}
	mcu_enable_interrupt();
     708:	0e 94 6d 08 	call	0x10da	; 0x10da <mcu_enable_interrupt>
	return false;
     70c:	80 e0       	ldi	r24, 0x00	; 0
}
     70e:	df 91       	pop	r29
     710:	cf 91       	pop	r28
     712:	1f 91       	pop	r17
     714:	0f 91       	pop	r16
     716:	08 95       	ret
bool fifo_get(fifo_struct *bs, uint8_t* c)
{
	mcu_disable_interrupt();
	if(bs->entries>0)
	{
		memcpy(c, bs->data+bs->read_pos, bs->element_size);
     718:	28 81       	ld	r18, Y
     71a:	39 81       	ldd	r19, Y+1	; 0x01
     71c:	48 85       	ldd	r20, Y+8	; 0x08
     71e:	59 85       	ldd	r21, Y+9	; 0x09
     720:	24 0f       	add	r18, r20
     722:	35 1f       	adc	r19, r21
     724:	4a 81       	ldd	r20, Y+2	; 0x02
     726:	5b 81       	ldd	r21, Y+3	; 0x03
     728:	b9 01       	movw	r22, r18
     72a:	c8 01       	movw	r24, r16
     72c:	0e 94 88 19 	call	0x3310	; 0x3310 <memcpy>
		bs->read_pos = (bs->read_pos+bs->element_size)%bs->max_len;
     730:	8a 81       	ldd	r24, Y+2	; 0x02
     732:	9b 81       	ldd	r25, Y+3	; 0x03
     734:	28 85       	ldd	r18, Y+8	; 0x08
     736:	39 85       	ldd	r19, Y+9	; 0x09
     738:	82 0f       	add	r24, r18
     73a:	93 1f       	adc	r25, r19
     73c:	6e 81       	ldd	r22, Y+6	; 0x06
     73e:	7f 81       	ldd	r23, Y+7	; 0x07
     740:	0e 94 35 19 	call	0x326a	; 0x326a <__udivmodhi4>
     744:	88 87       	std	Y+8, r24	; 0x08
     746:	99 87       	std	Y+9, r25	; 0x09
		(bs->entries)--;
     748:	8c 85       	ldd	r24, Y+12	; 0x0c
     74a:	9d 85       	ldd	r25, Y+13	; 0x0d
     74c:	01 97       	sbiw	r24, 0x01	; 1
     74e:	8c 87       	std	Y+12, r24	; 0x0c
     750:	9d 87       	std	Y+13, r25	; 0x0d
		mcu_enable_interrupt();
     752:	0e 94 6d 08 	call	0x10da	; 0x10da <mcu_enable_interrupt>
     756:	81 e0       	ldi	r24, 0x01	; 1
		return true;
	}
	mcu_enable_interrupt();
	return false;
}
     758:	df 91       	pop	r29
     75a:	cf 91       	pop	r28
     75c:	1f 91       	pop	r17
     75e:	0f 91       	pop	r16
     760:	08 95       	ret

00000762 <fifo_get8>:

inline uint8_t fifo_get8(fifo_struct* bs)
{
     762:	cf 93       	push	r28
     764:	df 93       	push	r29
     766:	1f 92       	push	r1
     768:	cd b7       	in	r28, 0x3d	; 61
     76a:	de b7       	in	r29, 0x3e	; 62
	uint8_t c = 0;
     76c:	19 82       	std	Y+1, r1	; 0x01
	fifo_get(bs, (uint8_t*)&c);
     76e:	be 01       	movw	r22, r28
     770:	6f 5f       	subi	r22, 0xFF	; 255
     772:	7f 4f       	sbci	r23, 0xFF	; 255
     774:	0e 94 78 03 	call	0x6f0	; 0x6f0 <fifo_get>
	return c;
}
     778:	89 81       	ldd	r24, Y+1	; 0x01
     77a:	0f 90       	pop	r0
     77c:	df 91       	pop	r29
     77e:	cf 91       	pop	r28
     780:	08 95       	ret

00000782 <fifo_get16>:

inline uint16_t fifo_get16(fifo_struct* bs)
{
     782:	cf 93       	push	r28
     784:	df 93       	push	r29
     786:	1f 92       	push	r1
     788:	1f 92       	push	r1
     78a:	cd b7       	in	r28, 0x3d	; 61
     78c:	de b7       	in	r29, 0x3e	; 62
	uint16_t c = 0;
     78e:	19 82       	std	Y+1, r1	; 0x01
     790:	1a 82       	std	Y+2, r1	; 0x02
	fifo_get(bs, (uint8_t*)&c);
     792:	be 01       	movw	r22, r28
     794:	6f 5f       	subi	r22, 0xFF	; 255
     796:	7f 4f       	sbci	r23, 0xFF	; 255
     798:	0e 94 78 03 	call	0x6f0	; 0x6f0 <fifo_get>
	return c;
}
     79c:	89 81       	ldd	r24, Y+1	; 0x01
     79e:	9a 81       	ldd	r25, Y+2	; 0x02
     7a0:	0f 90       	pop	r0
     7a2:	0f 90       	pop	r0
     7a4:	df 91       	pop	r29
     7a6:	cf 91       	pop	r28
     7a8:	08 95       	ret

000007aa <fifo_get32>:

inline uint32_t fifo_get32(fifo_struct* bs)
{
     7aa:	cf 93       	push	r28
     7ac:	df 93       	push	r29
     7ae:	00 d0       	rcall	.+0      	; 0x7b0 <fifo_get32+0x6>
     7b0:	1f 92       	push	r1
     7b2:	cd b7       	in	r28, 0x3d	; 61
     7b4:	de b7       	in	r29, 0x3e	; 62
	uint32_t c = 0;
     7b6:	19 82       	std	Y+1, r1	; 0x01
     7b8:	1a 82       	std	Y+2, r1	; 0x02
     7ba:	1b 82       	std	Y+3, r1	; 0x03
     7bc:	1c 82       	std	Y+4, r1	; 0x04
	fifo_get(bs, (uint8_t*)&c);
     7be:	be 01       	movw	r22, r28
     7c0:	6f 5f       	subi	r22, 0xFF	; 255
     7c2:	7f 4f       	sbci	r23, 0xFF	; 255
     7c4:	0e 94 78 03 	call	0x6f0	; 0x6f0 <fifo_get>
	return c;
     7c8:	69 81       	ldd	r22, Y+1	; 0x01
     7ca:	7a 81       	ldd	r23, Y+2	; 0x02
}
     7cc:	8b 81       	ldd	r24, Y+3	; 0x03
     7ce:	9c 81       	ldd	r25, Y+4	; 0x04
     7d0:	24 96       	adiw	r28, 0x04	; 4
     7d2:	cd bf       	out	0x3d, r28	; 61
     7d4:	de bf       	out	0x3e, r29	; 62
     7d6:	df 91       	pop	r29
     7d8:	cf 91       	pop	r28
     7da:	08 95       	ret

000007dc <fifo_data_available>:


inline uint16_t fifo_data_available(fifo_struct *bs)
{
     7dc:	fc 01       	movw	r30, r24
	return bs->entries;
}
     7de:	84 85       	ldd	r24, Z+12	; 0x0c
     7e0:	95 85       	ldd	r25, Z+13	; 0x0d
     7e2:	08 95       	ret

000007e4 <fifo_is_full>:


inline bool fifo_is_full(fifo_struct *bs)
{
     7e4:	fc 01       	movw	r30, r24
	return (bs->entries>=bs->max_elements);
     7e6:	81 e0       	ldi	r24, 0x01	; 1
     7e8:	44 85       	ldd	r20, Z+12	; 0x0c
     7ea:	55 85       	ldd	r21, Z+13	; 0x0d
     7ec:	24 81       	ldd	r18, Z+4	; 0x04
     7ee:	35 81       	ldd	r19, Z+5	; 0x05
     7f0:	42 17       	cp	r20, r18
     7f2:	53 07       	cpc	r21, r19
     7f4:	08 f4       	brcc	.+2      	; 0x7f8 <fifo_is_full+0x14>
     7f6:	80 e0       	ldi	r24, 0x00	; 0
}
     7f8:	08 95       	ret

000007fa <fifo_get_average>:

uint32_t fifo_get_average(fifo_struct *bs)
{
     7fa:	af 92       	push	r10
     7fc:	bf 92       	push	r11
     7fe:	cf 92       	push	r12
     800:	df 92       	push	r13
     802:	ef 92       	push	r14
     804:	ff 92       	push	r15
     806:	0f 93       	push	r16
     808:	1f 93       	push	r17
     80a:	cf 93       	push	r28
     80c:	df 93       	push	r29
     80e:	00 d0       	rcall	.+0      	; 0x810 <fifo_get_average+0x16>
     810:	1f 92       	push	r1
     812:	cd b7       	in	r28, 0x3d	; 61
     814:	de b7       	in	r29, 0x3e	; 62
     816:	8c 01       	movw	r16, r24
	uint32_t c = 0;
     818:	19 82       	std	Y+1, r1	; 0x01
     81a:	1a 82       	std	Y+2, r1	; 0x02
     81c:	1b 82       	std	Y+3, r1	; 0x03
     81e:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t average = 0;
	uint16_t len = bs->entries;
     820:	fc 01       	movw	r30, r24
     822:	a4 84       	ldd	r10, Z+12	; 0x0c
     824:	b5 84       	ldd	r11, Z+13	; 0x0d
}

uint32_t fifo_get_average(fifo_struct *bs)
{
	uint32_t c = 0;
	uint32_t average = 0;
     826:	c1 2c       	mov	r12, r1
     828:	d1 2c       	mov	r13, r1
     82a:	76 01       	movw	r14, r12
	uint16_t len = bs->entries;
	while(fifo_get(bs, (uint8_t*)&c))
     82c:	08 c0       	rjmp	.+16     	; 0x83e <fifo_get_average+0x44>
		average+=c;
     82e:	89 81       	ldd	r24, Y+1	; 0x01
     830:	9a 81       	ldd	r25, Y+2	; 0x02
     832:	ab 81       	ldd	r26, Y+3	; 0x03
     834:	bc 81       	ldd	r27, Y+4	; 0x04
     836:	c8 0e       	add	r12, r24
     838:	d9 1e       	adc	r13, r25
     83a:	ea 1e       	adc	r14, r26
     83c:	fb 1e       	adc	r15, r27
uint32_t fifo_get_average(fifo_struct *bs)
{
	uint32_t c = 0;
	uint32_t average = 0;
	uint16_t len = bs->entries;
	while(fifo_get(bs, (uint8_t*)&c))
     83e:	be 01       	movw	r22, r28
     840:	6f 5f       	subi	r22, 0xFF	; 255
     842:	7f 4f       	sbci	r23, 0xFF	; 255
     844:	c8 01       	movw	r24, r16
     846:	0e 94 78 03 	call	0x6f0	; 0x6f0 <fifo_get>
     84a:	81 11       	cpse	r24, r1
     84c:	f0 cf       	rjmp	.-32     	; 0x82e <fifo_get_average+0x34>
		average+=c;
	average/=len;
     84e:	95 01       	movw	r18, r10
     850:	40 e0       	ldi	r20, 0x00	; 0
     852:	50 e0       	ldi	r21, 0x00	; 0
     854:	c7 01       	movw	r24, r14
     856:	b6 01       	movw	r22, r12
     858:	0e 94 49 19 	call	0x3292	; 0x3292 <__udivmodsi4>
	return average;
}
     85c:	b9 01       	movw	r22, r18
     85e:	ca 01       	movw	r24, r20
     860:	24 96       	adiw	r28, 0x04	; 4
     862:	cd bf       	out	0x3d, r28	; 61
     864:	de bf       	out	0x3e, r29	; 62
     866:	df 91       	pop	r29
     868:	cf 91       	pop	r28
     86a:	1f 91       	pop	r17
     86c:	0f 91       	pop	r16
     86e:	ff 90       	pop	r15
     870:	ef 90       	pop	r14
     872:	df 90       	pop	r13
     874:	cf 90       	pop	r12
     876:	bf 90       	pop	r11
     878:	af 90       	pop	r10
     87a:	08 95       	ret

0000087c <fifo_get_median>:

uint32_t fifo_get_median(fifo_struct *bs)
{
     87c:	cf 92       	push	r12
     87e:	df 92       	push	r13
     880:	ef 92       	push	r14
     882:	ff 92       	push	r15
     884:	0f 93       	push	r16
     886:	1f 93       	push	r17
     888:	cf 93       	push	r28
     88a:	df 93       	push	r29
     88c:	dc 01       	movw	r26, r24
	/// @todo Median Funktion um Funktionen für 8 Bit und 32 Bit erweitern.
	switch(bs->element_size)
     88e:	12 96       	adiw	r26, 0x02	; 2
     890:	8d 91       	ld	r24, X+
     892:	9c 91       	ld	r25, X
     894:	13 97       	sbiw	r26, 0x03	; 3
     896:	02 97       	sbiw	r24, 0x02	; 2
     898:	71 f0       	breq	.+28     	; 0x8b6 <fifo_get_median+0x3a>
	{
		case 2:		return fifo_get_median16(bs);
		default: 	return 0;
     89a:	00 e0       	ldi	r16, 0x00	; 0
     89c:	10 e0       	ldi	r17, 0x00	; 0
     89e:	98 01       	movw	r18, r16
	}
}
     8a0:	b8 01       	movw	r22, r16
     8a2:	c9 01       	movw	r24, r18
     8a4:	df 91       	pop	r29
     8a6:	cf 91       	pop	r28
     8a8:	1f 91       	pop	r17
     8aa:	0f 91       	pop	r16
     8ac:	ff 90       	pop	r15
     8ae:	ef 90       	pop	r14
     8b0:	df 90       	pop	r13
     8b2:	cf 90       	pop	r12
     8b4:	08 95       	ret

static uint16_t fifo_get_median16(fifo_struct *bs)
{
	uint16_t c = 0;
	uint16_t median = 0;
	uint16_t len = bs->entries;
     8b6:	1c 96       	adiw	r26, 0x0c	; 12
     8b8:	8d 91       	ld	r24, X+
     8ba:	9c 91       	ld	r25, X
     8bc:	1d 97       	sbiw	r26, 0x0d	; 13
	uint16_t i, j;
	uint16_t* b = (uint16_t*)bs->data;
     8be:	0d 91       	ld	r16, X+
     8c0:	1c 91       	ld	r17, X
     8c2:	11 97       	sbiw	r26, 0x01	; 1
	if(len==0)	return 0;
     8c4:	00 97       	sbiw	r24, 0x00	; 0
     8c6:	49 f3       	breq	.-46     	; 0x89a <fifo_get_median+0x1e>
	if(len<=2)	return b[0];
     8c8:	83 30       	cpi	r24, 0x03	; 3
     8ca:	91 05       	cpc	r25, r1
     8cc:	08 f4       	brcc	.+2      	; 0x8d0 <fifo_get_median+0x54>
     8ce:	40 c0       	rjmp	.+128    	; 0x950 <fifo_get_median+0xd4>
     8d0:	ac 01       	movw	r20, r24
     8d2:	41 50       	subi	r20, 0x01	; 1
     8d4:	51 09       	sbc	r21, r1
     8d6:	f8 01       	movw	r30, r16
		average+=c;
	average/=len;
	return average;
}

uint32_t fifo_get_median(fifo_struct *bs)
     8d8:	bc 01       	movw	r22, r24
     8da:	66 0f       	add	r22, r22
     8dc:	77 1f       	adc	r23, r23
     8de:	60 0f       	add	r22, r16
     8e0:	71 1f       	adc	r23, r17
     8e2:	62 50       	subi	r22, 0x02	; 2
     8e4:	71 09       	sbc	r23, r1
     8e6:	20 e0       	ldi	r18, 0x00	; 0
     8e8:	30 e0       	ldi	r19, 0x00	; 0
     8ea:	04 c0       	rjmp	.+8      	; 0x8f4 <fifo_get_median+0x78>
     8ec:	32 96       	adiw	r30, 0x02	; 2
	uint16_t len = bs->entries;
	uint16_t i, j;
	uint16_t* b = (uint16_t*)bs->data;
	if(len==0)	return 0;
	if(len<=2)	return b[0];
	for(i=0; i<len-1; i++)
     8ee:	24 17       	cp	r18, r20
     8f0:	35 07       	cpc	r19, r21
     8f2:	c8 f4       	brcc	.+50     	; 0x926 <fifo_get_median+0xaa>
	{
		for(j=i+1; j<len; j++)
     8f4:	2f 5f       	subi	r18, 0xFF	; 255
     8f6:	3f 4f       	sbci	r19, 0xFF	; 255
     8f8:	28 17       	cp	r18, r24
     8fa:	39 07       	cpc	r19, r25
     8fc:	b8 f7       	brcc	.-18     	; 0x8ec <fifo_get_median+0x70>
     8fe:	ef 01       	movw	r28, r30
		{
			if(b[i]<b[j])
     900:	e0 80       	ld	r14, Z
     902:	f1 80       	ldd	r15, Z+1	; 0x01
     904:	ca 80       	ldd	r12, Y+2	; 0x02
     906:	db 80       	ldd	r13, Y+3	; 0x03
     908:	ec 14       	cp	r14, r12
     90a:	fd 04       	cpc	r15, r13
     90c:	20 f4       	brcc	.+8      	; 0x916 <fifo_get_median+0x9a>
			{
				c = b[i];
				b[i] = b[j];
     90e:	c0 82       	st	Z, r12
     910:	d1 82       	std	Z+1, r13	; 0x01
				b[j] = c;
     912:	ea 82       	std	Y+2, r14	; 0x02
     914:	fb 82       	std	Y+3, r15	; 0x03
     916:	22 96       	adiw	r28, 0x02	; 2
	uint16_t* b = (uint16_t*)bs->data;
	if(len==0)	return 0;
	if(len<=2)	return b[0];
	for(i=0; i<len-1; i++)
	{
		for(j=i+1; j<len; j++)
     918:	c6 17       	cp	r28, r22
     91a:	d7 07       	cpc	r29, r23
     91c:	89 f7       	brne	.-30     	; 0x900 <fifo_get_median+0x84>
     91e:	32 96       	adiw	r30, 0x02	; 2
	uint16_t len = bs->entries;
	uint16_t i, j;
	uint16_t* b = (uint16_t*)bs->data;
	if(len==0)	return 0;
	if(len<=2)	return b[0];
	for(i=0; i<len-1; i++)
     920:	24 17       	cp	r18, r20
     922:	35 07       	cpc	r19, r21
     924:	38 f3       	brcs	.-50     	; 0x8f4 <fifo_get_median+0x78>
				b[i] = b[j];
				b[j] = c;
			}
		}
	}
	median = b[len/2];
     926:	fc 01       	movw	r30, r24
     928:	ee 7f       	andi	r30, 0xFE	; 254
     92a:	e0 0f       	add	r30, r16
     92c:	f1 1f       	adc	r31, r17
     92e:	00 81       	ld	r16, Z
     930:	11 81       	ldd	r17, Z+1	; 0x01
	return FIFO_OK;
}

inline void fifo_clear(fifo_struct *bs)
{
	bs->read_pos = 0;
     932:	18 96       	adiw	r26, 0x08	; 8
     934:	1d 92       	st	X+, r1
     936:	1c 92       	st	X, r1
     938:	19 97       	sbiw	r26, 0x09	; 9
	bs->write_pos = 0;
     93a:	1a 96       	adiw	r26, 0x0a	; 10
     93c:	1d 92       	st	X+, r1
     93e:	1c 92       	st	X, r1
     940:	1b 97       	sbiw	r26, 0x0b	; 11
	bs->entries = 0;
     942:	1c 96       	adiw	r26, 0x0c	; 12
     944:	1d 92       	st	X+, r1
     946:	1c 92       	st	X, r1
     948:	1d 97       	sbiw	r26, 0x0d	; 13
     94a:	20 e0       	ldi	r18, 0x00	; 0
     94c:	30 e0       	ldi	r19, 0x00	; 0
     94e:	a8 cf       	rjmp	.-176    	; 0x8a0 <fifo_get_median+0x24>
     950:	f8 01       	movw	r30, r16
     952:	00 81       	ld	r16, Z
     954:	11 81       	ldd	r17, Z+1	; 0x01
     956:	20 e0       	ldi	r18, 0x00	; 0
     958:	30 e0       	ldi	r19, 0x00	; 0
     95a:	a2 cf       	rjmp	.-188    	; 0x8a0 <fifo_get_median+0x24>

0000095c <mcu_atxega128a1_init>:
	if(frq_ext==0)		return MCU_ERROR_FRQ_EXT_INVALID;	// Division durch 0 verhindern!
	return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_EXTERNAL_OSCILLATOR, (320000000/frq_ext));	// Maximale Frequenz 200 MHz
}

static MCU_RESULT mcu_atxega128a1_init(uint32_t frq_ext, MCU_FRQ_SYS_SOURCE sys_src, MCU_FRQ_PLL_SOURCE pll_src, uint8_t pll_multiplicator)
{	
     95c:	cf 92       	push	r12
     95e:	df 92       	push	r13
     960:	ef 92       	push	r14
     962:	ff 92       	push	r15
     964:	0f 93       	push	r16
     966:	1f 93       	push	r17
	uint8_t pll_src_reg = 0;
	uint32_t pll_src_frq = 0;
	uint8_t clk_src = 0;
	switch(sys_src)
     968:	41 30       	cpi	r20, 0x01	; 1
     96a:	09 f4       	brne	.+2      	; 0x96e <mcu_atxega128a1_init+0x12>
     96c:	a4 c0       	rjmp	.+328    	; 0xab6 <mcu_atxega128a1_init+0x15a>
     96e:	98 f0       	brcs	.+38     	; 0x996 <mcu_atxega128a1_init+0x3a>
     970:	42 30       	cpi	r20, 0x02	; 2
     972:	09 f4       	brne	.+2      	; 0x976 <mcu_atxega128a1_init+0x1a>
     974:	dd c0       	rjmp	.+442    	; 0xb30 <mcu_atxega128a1_init+0x1d4>
     976:	43 30       	cpi	r20, 0x03	; 3
     978:	09 f4       	brne	.+2      	; 0x97c <mcu_atxega128a1_init+0x20>
     97a:	43 c0       	rjmp	.+134    	; 0xa02 <mcu_atxega128a1_init+0xa6>
					while(!(OSC.STATUS&0x02));						// Warten bis Clock Stabil ist
					pll_src_reg = 0x80;
					pll_src_frq = 8000000;
				break;

				case MCU_FRQ_PLL_SRC_NONE:						return MCU_ERROR_FRQ_MCU_INVALID;	// Wenn die Quelle der System Clock die PLL ist, muss diese auch eine Quelle haben
     97c:	02 e0       	ldi	r16, 0x02	; 2
     97e:	10 e0       	ldi	r17, 0x00	; 0
     980:	20 e0       	ldi	r18, 0x00	; 0
     982:	30 e0       	ldi	r19, 0x00	; 0
	mcu_frq_peripheral_hz = mcu_frq_sys_hz;
	
	PMIC.CTRL |= 0x07;  //High-, Medium und Low-Level Interrupts freigeben

	return MCU_OK;
}
     984:	b8 01       	movw	r22, r16
     986:	c9 01       	movw	r24, r18
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	cf 90       	pop	r12
     994:	08 95       	ret
	uint32_t pll_src_frq = 0;
	uint8_t clk_src = 0;
	switch(sys_src)
	{
		case MCU_FRQ_SYS_SRC_EXTERNAL_OSCILLATOR:
			if(frq_ext>16000000)	return MCU_ERROR_FRQ_EXT_INVALID;	// Der ATXMega 128 A1 verträgt maximal 16 MHz!
     996:	61 30       	cpi	r22, 0x01	; 1
     998:	24 e2       	ldi	r18, 0x24	; 36
     99a:	72 07       	cpc	r23, r18
     99c:	24 ef       	ldi	r18, 0xF4	; 244
     99e:	82 07       	cpc	r24, r18
     9a0:	91 05       	cpc	r25, r1
     9a2:	08 f0       	brcs	.+2      	; 0x9a6 <mcu_atxega128a1_init+0x4a>
     9a4:	dc c0       	rjmp	.+440    	; 0xb5e <mcu_atxega128a1_init+0x202>
			if(frq_ext<400000)		return MCU_ERROR_FRQ_EXT_INVALID;	// Es werden mindestens 400 kHz benötigt!
     9a6:	60 38       	cpi	r22, 0x80	; 128
     9a8:	2a e1       	ldi	r18, 0x1A	; 26
     9aa:	72 07       	cpc	r23, r18
     9ac:	26 e0       	ldi	r18, 0x06	; 6
     9ae:	82 07       	cpc	r24, r18
     9b0:	91 05       	cpc	r25, r1
     9b2:	08 f4       	brcc	.+2      	; 0x9b6 <mcu_atxega128a1_init+0x5a>
     9b4:	d4 c0       	rjmp	.+424    	; 0xb5e <mcu_atxega128a1_init+0x202>

			if(frq_ext>=12000000)		OSC.XOSCCTRL = 0xC3;	// Range 12-16 und CTAL_256CLK
     9b6:	61 15       	cp	r22, r1
     9b8:	2b e1       	ldi	r18, 0x1B	; 27
     9ba:	72 07       	cpc	r23, r18
     9bc:	27 eb       	ldi	r18, 0xB7	; 183
     9be:	82 07       	cpc	r24, r18
     9c0:	91 05       	cpc	r25, r1
     9c2:	08 f0       	brcs	.+2      	; 0x9c6 <mcu_atxega128a1_init+0x6a>
     9c4:	d1 c0       	rjmp	.+418    	; 0xb68 <mcu_atxega128a1_init+0x20c>
			else if(frq_ext>=9000000)	OSC.XOSCCTRL = 0x83;	// Range 9-12 und CTAL_256CLK
     9c6:	60 34       	cpi	r22, 0x40	; 64
     9c8:	24 e5       	ldi	r18, 0x54	; 84
     9ca:	72 07       	cpc	r23, r18
     9cc:	29 e8       	ldi	r18, 0x89	; 137
     9ce:	82 07       	cpc	r24, r18
     9d0:	91 05       	cpc	r25, r1
     9d2:	08 f4       	brcc	.+2      	; 0x9d6 <mcu_atxega128a1_init+0x7a>
     9d4:	ee c0       	rjmp	.+476    	; 0xbb2 <mcu_atxega128a1_init+0x256>
     9d6:	23 e8       	ldi	r18, 0x83	; 131
     9d8:	20 93 52 00 	sts	0x0052, r18
			else if(frq_ext>=2000000)	OSC.XOSCCTRL = 0x43;	// Range 2-9 und CTAL_256CLK
			else						OSC.XOSCCTRL = 0x03;	// Range 0.4-2 und CTAL_256CLK

			OSC.CTRL |= 0x08;								// Enable Bit setzen
     9dc:	20 91 50 00 	lds	r18, 0x0050
     9e0:	28 60       	ori	r18, 0x08	; 8
     9e2:	20 93 50 00 	sts	0x0050, r18
			while(!(OSC.STATUS&0x08));						// Warten bis Clock Stabil ist
     9e6:	20 91 51 00 	lds	r18, 0x0051
     9ea:	23 ff       	sbrs	r18, 3
     9ec:	fc cf       	rjmp	.-8      	; 0x9e6 <mcu_atxega128a1_init+0x8a>
			mcu_frq_sys_hz = frq_ext;
     9ee:	60 93 27 21 	sts	0x2127, r22
     9f2:	70 93 28 21 	sts	0x2128, r23
     9f6:	80 93 29 21 	sts	0x2129, r24
     9fa:	90 93 2a 21 	sts	0x212A, r25
			clk_src = CLK_SCLKSEL_XOSC_gc;
     9fe:	83 e0       	ldi	r24, 0x03	; 3
		break;
     a00:	70 c0       	rjmp	.+224    	; 0xae2 <mcu_atxega128a1_init+0x186>
			mcu_frq_sys_hz = 32000000;
			clk_src = CLK_SCLKSEL_RC32M_gc;
		break;

		case MCU_FRQ_SYS_SRC_PLL:
			if(pll_multiplicator == 0 || pll_multiplicator>31)	return MCU_ERROR_FRQ_MCU_INVALID;	// Multiplikator muss 1-31 sein
     a02:	30 2f       	mov	r19, r16
     a04:	31 50       	subi	r19, 0x01	; 1
     a06:	3f 31       	cpi	r19, 0x1F	; 31
     a08:	08 f0       	brcs	.+2      	; 0xa0c <mcu_atxega128a1_init+0xb0>
     a0a:	b8 cf       	rjmp	.-144    	; 0x97c <mcu_atxega128a1_init+0x20>
			OSC.CTRL &= ~0x01;	// PLL deaktivieren!
     a0c:	30 91 50 00 	lds	r19, 0x0050
     a10:	3e 7f       	andi	r19, 0xFE	; 254
     a12:	30 93 50 00 	sts	0x0050, r19
			switch(pll_src)
     a16:	21 30       	cpi	r18, 0x01	; 1
     a18:	09 f4       	brne	.+2      	; 0xa1c <mcu_atxega128a1_init+0xc0>
     a1a:	aa c0       	rjmp	.+340    	; 0xb70 <mcu_atxega128a1_init+0x214>
     a1c:	08 f0       	brcs	.+2      	; 0xa20 <mcu_atxega128a1_init+0xc4>
     a1e:	b7 c0       	rjmp	.+366    	; 0xb8e <mcu_atxega128a1_init+0x232>
			{
				case MCU_FRQ_PLL_SRC_EXTERNAL_OSCILLATOR:
					if(frq_ext<400000 || frq_ext>16000000)		return MCU_ERROR_FRQ_EXT_INVALID;	// Externer Quarz außerhalb der Spezifikation!
     a20:	20 e8       	ldi	r18, 0x80	; 128
     a22:	c2 2e       	mov	r12, r18
     a24:	25 ee       	ldi	r18, 0xE5	; 229
     a26:	d2 2e       	mov	r13, r18
     a28:	29 ef       	ldi	r18, 0xF9	; 249
     a2a:	e2 2e       	mov	r14, r18
     a2c:	ff 24       	eor	r15, r15
     a2e:	fa 94       	dec	r15
     a30:	c6 0e       	add	r12, r22
     a32:	d7 1e       	adc	r13, r23
     a34:	e8 1e       	adc	r14, r24
     a36:	f9 1e       	adc	r15, r25
     a38:	21 e8       	ldi	r18, 0x81	; 129
     a3a:	c2 16       	cp	r12, r18
     a3c:	29 e0       	ldi	r18, 0x09	; 9
     a3e:	d2 06       	cpc	r13, r18
     a40:	2e ee       	ldi	r18, 0xEE	; 238
     a42:	e2 06       	cpc	r14, r18
     a44:	f1 04       	cpc	r15, r1
     a46:	08 f0       	brcs	.+2      	; 0xa4a <mcu_atxega128a1_init+0xee>
     a48:	8a c0       	rjmp	.+276    	; 0xb5e <mcu_atxega128a1_init+0x202>
     a4a:	9b 01       	movw	r18, r22
     a4c:	ac 01       	movw	r20, r24
					// TODO: Bei Anwendung möglicherweise dieselben Register setzen, wie oben bei der externen Clock?
					pll_src_reg = 0xC0;
     a4e:	e0 ec       	ldi	r30, 0xC0	; 192

				case MCU_FRQ_PLL_SRC_NONE:						return MCU_ERROR_FRQ_MCU_INVALID;	// Wenn die Quelle der System Clock die PLL ist, muss diese auch eine Quelle haben

				default:										return MCU_ERROR_FRQ_MCU_INVALID;	// S.o. PLL muss Quelle haben
			}
			mcu_frq_pll_hz = pll_src_frq * pll_multiplicator;
     a50:	a0 2f       	mov	r26, r16
     a52:	b0 e0       	ldi	r27, 0x00	; 0
     a54:	0e 94 71 19 	call	0x32e2	; 0x32e2 <__muluhisi3>
     a58:	60 93 2b 21 	sts	0x212B, r22
     a5c:	70 93 2c 21 	sts	0x212C, r23
     a60:	80 93 2d 21 	sts	0x212D, r24
     a64:	90 93 2e 21 	sts	0x212E, r25
			if(mcu_frq_pll_hz<10000000)							return MCU_ERROR_FRQ_MCU_INVALID;	// PLL Clock muss mindestens 10 MHz sein!
     a68:	60 38       	cpi	r22, 0x80	; 128
     a6a:	26 e9       	ldi	r18, 0x96	; 150
     a6c:	72 07       	cpc	r23, r18
     a6e:	28 e9       	ldi	r18, 0x98	; 152
     a70:	82 07       	cpc	r24, r18
     a72:	91 05       	cpc	r25, r1
     a74:	08 f4       	brcc	.+2      	; 0xa78 <mcu_atxega128a1_init+0x11c>
     a76:	82 cf       	rjmp	.-252    	; 0x97c <mcu_atxega128a1_init+0x20>
			if(mcu_frq_pll_hz>200000000)						return MCU_ERROR_FRQ_MCU_INVALID;	// PLL Clock darf maximal 200 MHz sein!
     a78:	61 30       	cpi	r22, 0x01	; 1
     a7a:	22 ec       	ldi	r18, 0xC2	; 194
     a7c:	72 07       	cpc	r23, r18
     a7e:	2b ee       	ldi	r18, 0xEB	; 235
     a80:	82 07       	cpc	r24, r18
     a82:	2b e0       	ldi	r18, 0x0B	; 11
     a84:	92 07       	cpc	r25, r18
     a86:	08 f0       	brcs	.+2      	; 0xa8a <mcu_atxega128a1_init+0x12e>
     a88:	79 cf       	rjmp	.-270    	; 0x97c <mcu_atxega128a1_init+0x20>
			// PLL setzen nach [3] Seite 6
			OSC.PLLCTRL = pll_src_reg | pll_multiplicator;	// PLL Source und Multiplikator setzen
     a8a:	e0 2b       	or	r30, r16
     a8c:	e0 93 55 00 	sts	0x0055, r30
			OSC.CTRL |= 0x10;								// PLL Enable Bit setzen
     a90:	20 91 50 00 	lds	r18, 0x0050
     a94:	20 61       	ori	r18, 0x10	; 16
     a96:	20 93 50 00 	sts	0x0050, r18
			while(!(OSC.STATUS&0x10));
     a9a:	20 91 51 00 	lds	r18, 0x0051
     a9e:	24 ff       	sbrs	r18, 4
     aa0:	fc cf       	rjmp	.-8      	; 0xa9a <mcu_atxega128a1_init+0x13e>
			mcu_frq_sys_hz = mcu_frq_pll_hz;
     aa2:	60 93 27 21 	sts	0x2127, r22
     aa6:	70 93 28 21 	sts	0x2128, r23
     aaa:	80 93 29 21 	sts	0x2129, r24
     aae:	90 93 2a 21 	sts	0x212A, r25
			clk_src = CLK_SCLKSEL_PLL_gc;
     ab2:	84 e0       	ldi	r24, 0x04	; 4
		break;
     ab4:	16 c0       	rjmp	.+44     	; 0xae2 <mcu_atxega128a1_init+0x186>
			mcu_frq_sys_hz = frq_ext;
			clk_src = CLK_SCLKSEL_XOSC_gc;
		break;

		case MCU_FRQ_SYS_SRC_INTERNAL_2MHZ:
			OSC.CTRL |= 0x01;								// Enable Bit setzen
     ab6:	80 91 50 00 	lds	r24, 0x0050
     aba:	81 60       	ori	r24, 0x01	; 1
     abc:	80 93 50 00 	sts	0x0050, r24
			while(!(OSC.STATUS&0x01));						// Warten bis Clock Stabil ist
     ac0:	80 91 51 00 	lds	r24, 0x0051
     ac4:	80 ff       	sbrs	r24, 0
     ac6:	fc cf       	rjmp	.-8      	; 0xac0 <mcu_atxega128a1_init+0x164>
			mcu_frq_sys_hz = 2000000;
     ac8:	80 e8       	ldi	r24, 0x80	; 128
     aca:	94 e8       	ldi	r25, 0x84	; 132
     acc:	ae e1       	ldi	r26, 0x1E	; 30
     ace:	b0 e0       	ldi	r27, 0x00	; 0
     ad0:	80 93 27 21 	sts	0x2127, r24
     ad4:	90 93 28 21 	sts	0x2128, r25
     ad8:	a0 93 29 21 	sts	0x2129, r26
     adc:	b0 93 2a 21 	sts	0x212A, r27
			clk_src = CLK_SCLKSEL_RC2M_gc;
     ae0:	80 e0       	ldi	r24, 0x00	; 0
			clk_src = CLK_SCLKSEL_PLL_gc;
		break;
		default:												return MCU_ERROR_FRQ_MCU_INVALID;	// Ungültige System Clock Source
	}

	CCP = CCP_IOREG_gc;	// Protection entfernen um Clock zu setzen
     ae2:	98 ed       	ldi	r25, 0xD8	; 216
     ae4:	94 bf       	out	0x34, r25	; 52
	CLK.CTRL = clk_src;
     ae6:	80 93 40 00 	sts	0x0040, r24
	CLK.PSCTRL = 0x00;	// No Division -> In Zukunft vielleicht auch einstellbar, wenn nötig
     aea:	10 92 41 00 	sts	0x0041, r1

	mcu_frq_cpu_hz = mcu_frq_sys_hz;
     aee:	80 91 27 21 	lds	r24, 0x2127
     af2:	90 91 28 21 	lds	r25, 0x2128
     af6:	a0 91 29 21 	lds	r26, 0x2129
     afa:	b0 91 2a 21 	lds	r27, 0x212A
     afe:	80 93 1f 21 	sts	0x211F, r24
     b02:	90 93 20 21 	sts	0x2120, r25
     b06:	a0 93 21 21 	sts	0x2121, r26
     b0a:	b0 93 22 21 	sts	0x2122, r27
	mcu_frq_peripheral_hz = mcu_frq_sys_hz;
     b0e:	80 93 23 21 	sts	0x2123, r24
     b12:	90 93 24 21 	sts	0x2124, r25
     b16:	a0 93 25 21 	sts	0x2125, r26
     b1a:	b0 93 26 21 	sts	0x2126, r27
	
	PMIC.CTRL |= 0x07;  //High-, Medium und Low-Level Interrupts freigeben
     b1e:	80 91 a2 00 	lds	r24, 0x00A2
     b22:	87 60       	ori	r24, 0x07	; 7
     b24:	80 93 a2 00 	sts	0x00A2, r24

	return MCU_OK;
     b28:	00 e0       	ldi	r16, 0x00	; 0
     b2a:	10 e0       	ldi	r17, 0x00	; 0
     b2c:	98 01       	movw	r18, r16
     b2e:	2a cf       	rjmp	.-428    	; 0x984 <mcu_atxega128a1_init+0x28>
			mcu_frq_sys_hz = 2000000;
			clk_src = CLK_SCLKSEL_RC2M_gc;
		break;

		case MCU_FRQ_SYS_SRC_INTERNAL_32MHZ:
			OSC.CTRL |= 0x02;								// Enable Bit setzen
     b30:	80 91 50 00 	lds	r24, 0x0050
     b34:	82 60       	ori	r24, 0x02	; 2
     b36:	80 93 50 00 	sts	0x0050, r24
			while(!(OSC.STATUS&0x02));						// Warten bis Clock Stabil ist
     b3a:	80 91 51 00 	lds	r24, 0x0051
     b3e:	81 ff       	sbrs	r24, 1
     b40:	fc cf       	rjmp	.-8      	; 0xb3a <mcu_atxega128a1_init+0x1de>
			mcu_frq_sys_hz = 32000000;
     b42:	80 e0       	ldi	r24, 0x00	; 0
     b44:	98 e4       	ldi	r25, 0x48	; 72
     b46:	a8 ee       	ldi	r26, 0xE8	; 232
     b48:	b1 e0       	ldi	r27, 0x01	; 1
     b4a:	80 93 27 21 	sts	0x2127, r24
     b4e:	90 93 28 21 	sts	0x2128, r25
     b52:	a0 93 29 21 	sts	0x2129, r26
     b56:	b0 93 2a 21 	sts	0x212A, r27
			clk_src = CLK_SCLKSEL_RC32M_gc;
     b5a:	81 e0       	ldi	r24, 0x01	; 1
		break;
     b5c:	c2 cf       	rjmp	.-124    	; 0xae2 <mcu_atxega128a1_init+0x186>
	uint32_t pll_src_frq = 0;
	uint8_t clk_src = 0;
	switch(sys_src)
	{
		case MCU_FRQ_SYS_SRC_EXTERNAL_OSCILLATOR:
			if(frq_ext>16000000)	return MCU_ERROR_FRQ_EXT_INVALID;	// Der ATXMega 128 A1 verträgt maximal 16 MHz!
     b5e:	01 e0       	ldi	r16, 0x01	; 1
     b60:	10 e0       	ldi	r17, 0x00	; 0
     b62:	20 e0       	ldi	r18, 0x00	; 0
     b64:	30 e0       	ldi	r19, 0x00	; 0
     b66:	0e cf       	rjmp	.-484    	; 0x984 <mcu_atxega128a1_init+0x28>
			if(frq_ext<400000)		return MCU_ERROR_FRQ_EXT_INVALID;	// Es werden mindestens 400 kHz benötigt!

			if(frq_ext>=12000000)		OSC.XOSCCTRL = 0xC3;	// Range 12-16 und CTAL_256CLK
     b68:	23 ec       	ldi	r18, 0xC3	; 195
     b6a:	20 93 52 00 	sts	0x0052, r18
     b6e:	36 cf       	rjmp	.-404    	; 0x9dc <mcu_atxega128a1_init+0x80>
					pll_src_reg = 0xC0;
					pll_src_frq = frq_ext;
				break;

				case MCU_FRQ_PLL_SRC_INTERNAL_2MHZ:
					OSC.CTRL |= 0x01;								// Enable Bit setzen
     b70:	80 91 50 00 	lds	r24, 0x0050
     b74:	81 60       	ori	r24, 0x01	; 1
     b76:	80 93 50 00 	sts	0x0050, r24
					while(!(OSC.STATUS&0x01));						// Warten bis Clock Stabil ist
     b7a:	80 91 51 00 	lds	r24, 0x0051
     b7e:	80 ff       	sbrs	r24, 0
     b80:	fc cf       	rjmp	.-8      	; 0xb7a <mcu_atxega128a1_init+0x21e>
					pll_src_reg = 0x00;
					pll_src_frq = 2000000;
     b82:	20 e8       	ldi	r18, 0x80	; 128
     b84:	34 e8       	ldi	r19, 0x84	; 132
     b86:	4e e1       	ldi	r20, 0x1E	; 30
     b88:	50 e0       	ldi	r21, 0x00	; 0
				break;

				case MCU_FRQ_PLL_SRC_INTERNAL_2MHZ:
					OSC.CTRL |= 0x01;								// Enable Bit setzen
					while(!(OSC.STATUS&0x01));						// Warten bis Clock Stabil ist
					pll_src_reg = 0x00;
     b8a:	e0 e0       	ldi	r30, 0x00	; 0
     b8c:	61 cf       	rjmp	.-318    	; 0xa50 <mcu_atxega128a1_init+0xf4>
		break;

		case MCU_FRQ_SYS_SRC_PLL:
			if(pll_multiplicator == 0 || pll_multiplicator>31)	return MCU_ERROR_FRQ_MCU_INVALID;	// Multiplikator muss 1-31 sein
			OSC.CTRL &= ~0x01;	// PLL deaktivieren!
			switch(pll_src)
     b8e:	22 30       	cpi	r18, 0x02	; 2
     b90:	09 f0       	breq	.+2      	; 0xb94 <mcu_atxega128a1_init+0x238>
     b92:	f4 ce       	rjmp	.-536    	; 0x97c <mcu_atxega128a1_init+0x20>
					pll_src_reg = 0x00;
					pll_src_frq = 2000000;
				break;

				case MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4:
					OSC.CTRL |= 0x02;								// Enable Bit setzen
     b94:	80 91 50 00 	lds	r24, 0x0050
     b98:	82 60       	ori	r24, 0x02	; 2
     b9a:	80 93 50 00 	sts	0x0050, r24
					while(!(OSC.STATUS&0x02));						// Warten bis Clock Stabil ist
     b9e:	80 91 51 00 	lds	r24, 0x0051
     ba2:	81 ff       	sbrs	r24, 1
     ba4:	fc cf       	rjmp	.-8      	; 0xb9e <mcu_atxega128a1_init+0x242>
					pll_src_reg = 0x80;
					pll_src_frq = 8000000;
     ba6:	20 e0       	ldi	r18, 0x00	; 0
     ba8:	32 e1       	ldi	r19, 0x12	; 18
     baa:	4a e7       	ldi	r20, 0x7A	; 122
     bac:	50 e0       	ldi	r21, 0x00	; 0
				break;

				case MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4:
					OSC.CTRL |= 0x02;								// Enable Bit setzen
					while(!(OSC.STATUS&0x02));						// Warten bis Clock Stabil ist
					pll_src_reg = 0x80;
     bae:	e0 e8       	ldi	r30, 0x80	; 128
     bb0:	4f cf       	rjmp	.-354    	; 0xa50 <mcu_atxega128a1_init+0xf4>
			if(frq_ext>16000000)	return MCU_ERROR_FRQ_EXT_INVALID;	// Der ATXMega 128 A1 verträgt maximal 16 MHz!
			if(frq_ext<400000)		return MCU_ERROR_FRQ_EXT_INVALID;	// Es werden mindestens 400 kHz benötigt!

			if(frq_ext>=12000000)		OSC.XOSCCTRL = 0xC3;	// Range 12-16 und CTAL_256CLK
			else if(frq_ext>=9000000)	OSC.XOSCCTRL = 0x83;	// Range 9-12 und CTAL_256CLK
			else if(frq_ext>=2000000)	OSC.XOSCCTRL = 0x43;	// Range 2-9 und CTAL_256CLK
     bb2:	60 38       	cpi	r22, 0x80	; 128
     bb4:	24 e8       	ldi	r18, 0x84	; 132
     bb6:	72 07       	cpc	r23, r18
     bb8:	2e e1       	ldi	r18, 0x1E	; 30
     bba:	82 07       	cpc	r24, r18
     bbc:	91 05       	cpc	r25, r1
     bbe:	20 f0       	brcs	.+8      	; 0xbc8 <mcu_atxega128a1_init+0x26c>
     bc0:	23 e4       	ldi	r18, 0x43	; 67
     bc2:	20 93 52 00 	sts	0x0052, r18
     bc6:	0a cf       	rjmp	.-492    	; 0x9dc <mcu_atxega128a1_init+0x80>
			else						OSC.XOSCCTRL = 0x03;	// Range 0.4-2 und CTAL_256CLK
     bc8:	23 e0       	ldi	r18, 0x03	; 3
     bca:	20 93 52 00 	sts	0x0052, r18
     bce:	06 cf       	rjmp	.-500    	; 0x9dc <mcu_atxega128a1_init+0x80>

00000bd0 <mcu_get_port_reg>:
	}
}

static PORT_t* mcu_get_port_reg(MCU_IO_PIN p)
{
	switch(p&0xF0)
     bd0:	80 7f       	andi	r24, 0xF0	; 240
     bd2:	80 34       	cpi	r24, 0x40	; 64
     bd4:	41 f1       	breq	.+80     	; 0xc26 <mcu_get_port_reg+0x56>
     bd6:	58 f0       	brcs	.+22     	; 0xbee <mcu_get_port_reg+0x1e>
     bd8:	80 37       	cpi	r24, 0x70	; 112
     bda:	59 f1       	breq	.+86     	; 0xc32 <mcu_get_port_reg+0x62>
     bdc:	90 f4       	brcc	.+36     	; 0xc02 <mcu_get_port_reg+0x32>
     bde:	80 35       	cpi	r24, 0x50	; 80
     be0:	71 f1       	breq	.+92     	; 0xc3e <mcu_get_port_reg+0x6e>
     be2:	80 36       	cpi	r24, 0x60	; 96
     be4:	49 f1       	breq	.+82     	; 0xc38 <mcu_get_port_reg+0x68>
		case PF_0: 	return &PORTF;
		case PH_0: 	return &PORTH;
		case PJ_0: 	return &PORTJ;
		case PK_0: 	return &PORTK;
		case PQ_0:	return &PORTQ;
		default: 	return NULL;
     be6:	20 e0       	ldi	r18, 0x00	; 0
     be8:	30 e0       	ldi	r19, 0x00	; 0
	}
}
     bea:	c9 01       	movw	r24, r18
     bec:	08 95       	ret
	}
}

static PORT_t* mcu_get_port_reg(MCU_IO_PIN p)
{
	switch(p&0xF0)
     bee:	80 31       	cpi	r24, 0x10	; 16
     bf0:	b9 f0       	breq	.+46     	; 0xc20 <mcu_get_port_reg+0x50>
     bf2:	70 f0       	brcs	.+28     	; 0xc10 <mcu_get_port_reg+0x40>
     bf4:	80 32       	cpi	r24, 0x20	; 32
     bf6:	d1 f0       	breq	.+52     	; 0xc2c <mcu_get_port_reg+0x5c>
     bf8:	80 33       	cpi	r24, 0x30	; 48
     bfa:	a9 f7       	brne	.-22     	; 0xbe6 <mcu_get_port_reg+0x16>
	{
		case PA_0: 	return &PORTA;
		case PB_0: 	return &PORTB;
		case PC_0: 	return &PORTC;
		case PD_0: 	return &PORTD;
     bfc:	20 e6       	ldi	r18, 0x60	; 96
     bfe:	36 e0       	ldi	r19, 0x06	; 6
     c00:	f4 cf       	rjmp	.-24     	; 0xbea <mcu_get_port_reg+0x1a>
	}
}

static PORT_t* mcu_get_port_reg(MCU_IO_PIN p)
{
	switch(p&0xF0)
     c02:	80 38       	cpi	r24, 0x80	; 128
     c04:	51 f0       	breq	.+20     	; 0xc1a <mcu_get_port_reg+0x4a>
     c06:	80 39       	cpi	r24, 0x90	; 144
     c08:	71 f7       	brne	.-36     	; 0xbe6 <mcu_get_port_reg+0x16>
		case PE_0: 	return &PORTE;
		case PF_0: 	return &PORTF;
		case PH_0: 	return &PORTH;
		case PJ_0: 	return &PORTJ;
		case PK_0: 	return &PORTK;
		case PQ_0:	return &PORTQ;
     c0a:	20 ec       	ldi	r18, 0xC0	; 192
     c0c:	37 e0       	ldi	r19, 0x07	; 7
     c0e:	ed cf       	rjmp	.-38     	; 0xbea <mcu_get_port_reg+0x1a>
	}
}

static PORT_t* mcu_get_port_reg(MCU_IO_PIN p)
{
	switch(p&0xF0)
     c10:	81 11       	cpse	r24, r1
     c12:	e9 cf       	rjmp	.-46     	; 0xbe6 <mcu_get_port_reg+0x16>
	{
		case PA_0: 	return &PORTA;
     c14:	20 e0       	ldi	r18, 0x00	; 0
     c16:	36 e0       	ldi	r19, 0x06	; 6
     c18:	e8 cf       	rjmp	.-48     	; 0xbea <mcu_get_port_reg+0x1a>
		case PD_0: 	return &PORTD;
		case PE_0: 	return &PORTE;
		case PF_0: 	return &PORTF;
		case PH_0: 	return &PORTH;
		case PJ_0: 	return &PORTJ;
		case PK_0: 	return &PORTK;
     c1a:	20 e2       	ldi	r18, 0x20	; 32
     c1c:	37 e0       	ldi	r19, 0x07	; 7
     c1e:	e5 cf       	rjmp	.-54     	; 0xbea <mcu_get_port_reg+0x1a>
static PORT_t* mcu_get_port_reg(MCU_IO_PIN p)
{
	switch(p&0xF0)
	{
		case PA_0: 	return &PORTA;
		case PB_0: 	return &PORTB;
     c20:	20 e2       	ldi	r18, 0x20	; 32
     c22:	36 e0       	ldi	r19, 0x06	; 6
     c24:	e2 cf       	rjmp	.-60     	; 0xbea <mcu_get_port_reg+0x1a>
		case PC_0: 	return &PORTC;
		case PD_0: 	return &PORTD;
		case PE_0: 	return &PORTE;
     c26:	20 e8       	ldi	r18, 0x80	; 128
     c28:	36 e0       	ldi	r19, 0x06	; 6
     c2a:	df cf       	rjmp	.-66     	; 0xbea <mcu_get_port_reg+0x1a>
{
	switch(p&0xF0)
	{
		case PA_0: 	return &PORTA;
		case PB_0: 	return &PORTB;
		case PC_0: 	return &PORTC;
     c2c:	20 e4       	ldi	r18, 0x40	; 64
     c2e:	36 e0       	ldi	r19, 0x06	; 6
     c30:	dc cf       	rjmp	.-72     	; 0xbea <mcu_get_port_reg+0x1a>
		case PD_0: 	return &PORTD;
		case PE_0: 	return &PORTE;
		case PF_0: 	return &PORTF;
		case PH_0: 	return &PORTH;
		case PJ_0: 	return &PORTJ;
     c32:	20 e0       	ldi	r18, 0x00	; 0
     c34:	37 e0       	ldi	r19, 0x07	; 7
     c36:	d9 cf       	rjmp	.-78     	; 0xbea <mcu_get_port_reg+0x1a>
		case PB_0: 	return &PORTB;
		case PC_0: 	return &PORTC;
		case PD_0: 	return &PORTD;
		case PE_0: 	return &PORTE;
		case PF_0: 	return &PORTF;
		case PH_0: 	return &PORTH;
     c38:	20 ee       	ldi	r18, 0xE0	; 224
     c3a:	36 e0       	ldi	r19, 0x06	; 6
     c3c:	d6 cf       	rjmp	.-84     	; 0xbea <mcu_get_port_reg+0x1a>
		case PA_0: 	return &PORTA;
		case PB_0: 	return &PORTB;
		case PC_0: 	return &PORTC;
		case PD_0: 	return &PORTD;
		case PE_0: 	return &PORTE;
		case PF_0: 	return &PORTF;
     c3e:	20 ea       	ldi	r18, 0xA0	; 160
     c40:	36 e0       	ldi	r19, 0x06	; 6
     c42:	d3 cf       	rjmp	.-90     	; 0xbea <mcu_get_port_reg+0x1a>

00000c44 <mcu_set_port_pinnctrl>:
		default: 	return NULL;
	}
}

static void mcu_set_port_pinnctrl(MCU_IO_PIN p, bool is_set, uint8_t value)
{
     c44:	1f 93       	push	r17
     c46:	cf 93       	push	r28
     c48:	df 93       	push	r29
     c4a:	1f 92       	push	r1
     c4c:	1f 92       	push	r1
     c4e:	cd b7       	in	r28, 0x3d	; 61
     c50:	de b7       	in	r29, 0x3e	; 62
     c52:	18 2f       	mov	r17, r24
	PORT_t * p_reg = mcu_get_port_reg(p);
     c54:	4a 83       	std	Y+2, r20	; 0x02
     c56:	69 83       	std	Y+1, r22	; 0x01
     c58:	0e 94 e8 05 	call	0xbd0	; 0xbd0 <mcu_get_port_reg>
     c5c:	fc 01       	movw	r30, r24
	if(p_reg!=NULL)
     c5e:	4a 81       	ldd	r20, Y+2	; 0x02
     c60:	69 81       	ldd	r22, Y+1	; 0x01
     c62:	00 97       	sbiw	r24, 0x00	; 0
     c64:	61 f0       	breq	.+24     	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
	{
		switch(p&0x0F)
     c66:	81 2f       	mov	r24, r17
     c68:	8f 70       	andi	r24, 0x0F	; 15
     c6a:	83 30       	cpi	r24, 0x03	; 3
     c6c:	f1 f1       	breq	.+124    	; 0xcea <mcu_set_port_pinnctrl+0xa6>
     c6e:	68 f0       	brcs	.+26     	; 0xc8a <mcu_set_port_pinnctrl+0x46>
     c70:	85 30       	cpi	r24, 0x05	; 5
     c72:	49 f1       	breq	.+82     	; 0xcc6 <mcu_set_port_pinnctrl+0x82>
     c74:	a0 f0       	brcs	.+40     	; 0xc9e <mcu_set_port_pinnctrl+0x5a>
     c76:	86 30       	cpi	r24, 0x06	; 6
     c78:	61 f1       	breq	.+88     	; 0xcd2 <mcu_set_port_pinnctrl+0x8e>
     c7a:	87 30       	cpi	r24, 0x07	; 7
     c7c:	e9 f0       	breq	.+58     	; 0xcb8 <mcu_set_port_pinnctrl+0x74>
			case 5:	if(is_set)	p_reg->PIN5CTRL |= value;	else 	p_reg->PIN5CTRL &= (~value);	break;
			case 6:	if(is_set)	p_reg->PIN6CTRL |= value;	else 	p_reg->PIN6CTRL &= (~value);	break;
			case 7:	if(is_set)	p_reg->PIN7CTRL |= value;	else 	p_reg->PIN7CTRL &= (~value);	break;
		}
	}
}
     c7e:	0f 90       	pop	r0
     c80:	0f 90       	pop	r0
     c82:	df 91       	pop	r29
     c84:	cf 91       	pop	r28
     c86:	1f 91       	pop	r17
     c88:	08 95       	ret
static void mcu_set_port_pinnctrl(MCU_IO_PIN p, bool is_set, uint8_t value)
{
	PORT_t * p_reg = mcu_get_port_reg(p);
	if(p_reg!=NULL)
	{
		switch(p&0x0F)
     c8a:	81 30       	cpi	r24, 0x01	; 1
     c8c:	41 f1       	breq	.+80     	; 0xcde <mcu_set_port_pinnctrl+0x9a>
     c8e:	70 f0       	brcs	.+28     	; 0xcac <mcu_set_port_pinnctrl+0x68>
		{
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
			case 1:	if(is_set)	p_reg->PIN1CTRL |= value;	else 	p_reg->PIN1CTRL &= (~value);	break;
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
     c90:	82 89       	ldd	r24, Z+18	; 0x12
     c92:	66 23       	and	r22, r22
     c94:	09 f4       	brne	.+2      	; 0xc98 <mcu_set_port_pinnctrl+0x54>
     c96:	3f c0       	rjmp	.+126    	; 0xd16 <mcu_set_port_pinnctrl+0xd2>
     c98:	84 2b       	or	r24, r20
     c9a:	82 8b       	std	Z+18, r24	; 0x12
     c9c:	f0 cf       	rjmp	.-32     	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
			case 3:	if(is_set)	p_reg->PIN3CTRL |= value;	else 	p_reg->PIN3CTRL &= (~value);	break;
			case 4:	if(is_set)	p_reg->PIN4CTRL |= value;	else 	p_reg->PIN4CTRL &= (~value);	break;
     c9e:	84 89       	ldd	r24, Z+20	; 0x14
     ca0:	66 23       	and	r22, r22
     ca2:	09 f4       	brne	.+2      	; 0xca6 <mcu_set_port_pinnctrl+0x62>
     ca4:	40 c0       	rjmp	.+128    	; 0xd26 <mcu_set_port_pinnctrl+0xe2>
     ca6:	84 2b       	or	r24, r20
     ca8:	84 8b       	std	Z+20, r24	; 0x14
     caa:	e9 cf       	rjmp	.-46     	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
	PORT_t * p_reg = mcu_get_port_reg(p);
	if(p_reg!=NULL)
	{
		switch(p&0x0F)
		{
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
     cac:	80 89       	ldd	r24, Z+16	; 0x10
     cae:	66 23       	and	r22, r22
     cb0:	b1 f1       	breq	.+108    	; 0xd1e <mcu_set_port_pinnctrl+0xda>
     cb2:	84 2b       	or	r24, r20
     cb4:	80 8b       	std	Z+16, r24	; 0x10
     cb6:	e3 cf       	rjmp	.-58     	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
			case 3:	if(is_set)	p_reg->PIN3CTRL |= value;	else 	p_reg->PIN3CTRL &= (~value);	break;
			case 4:	if(is_set)	p_reg->PIN4CTRL |= value;	else 	p_reg->PIN4CTRL &= (~value);	break;
			case 5:	if(is_set)	p_reg->PIN5CTRL |= value;	else 	p_reg->PIN5CTRL &= (~value);	break;
			case 6:	if(is_set)	p_reg->PIN6CTRL |= value;	else 	p_reg->PIN6CTRL &= (~value);	break;
			case 7:	if(is_set)	p_reg->PIN7CTRL |= value;	else 	p_reg->PIN7CTRL &= (~value);	break;
     cb8:	87 89       	ldd	r24, Z+23	; 0x17
     cba:	61 11       	cpse	r22, r1
     cbc:	38 c0       	rjmp	.+112    	; 0xd2e <mcu_set_port_pinnctrl+0xea>
     cbe:	40 95       	com	r20
     cc0:	48 23       	and	r20, r24
     cc2:	47 8b       	std	Z+23, r20	; 0x17
     cc4:	dc cf       	rjmp	.-72     	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
			case 1:	if(is_set)	p_reg->PIN1CTRL |= value;	else 	p_reg->PIN1CTRL &= (~value);	break;
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
			case 3:	if(is_set)	p_reg->PIN3CTRL |= value;	else 	p_reg->PIN3CTRL &= (~value);	break;
			case 4:	if(is_set)	p_reg->PIN4CTRL |= value;	else 	p_reg->PIN4CTRL &= (~value);	break;
			case 5:	if(is_set)	p_reg->PIN5CTRL |= value;	else 	p_reg->PIN5CTRL &= (~value);	break;
     cc6:	85 89       	ldd	r24, Z+21	; 0x15
     cc8:	66 23       	and	r22, r22
     cca:	09 f1       	breq	.+66     	; 0xd0e <mcu_set_port_pinnctrl+0xca>
     ccc:	84 2b       	or	r24, r20
     cce:	85 8b       	std	Z+21, r24	; 0x15
     cd0:	d6 cf       	rjmp	.-84     	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
			case 6:	if(is_set)	p_reg->PIN6CTRL |= value;	else 	p_reg->PIN6CTRL &= (~value);	break;
     cd2:	86 89       	ldd	r24, Z+22	; 0x16
     cd4:	66 23       	and	r22, r22
     cd6:	b9 f0       	breq	.+46     	; 0xd06 <mcu_set_port_pinnctrl+0xc2>
     cd8:	84 2b       	or	r24, r20
     cda:	86 8b       	std	Z+22, r24	; 0x16
     cdc:	d0 cf       	rjmp	.-96     	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
	if(p_reg!=NULL)
	{
		switch(p&0x0F)
		{
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
			case 1:	if(is_set)	p_reg->PIN1CTRL |= value;	else 	p_reg->PIN1CTRL &= (~value);	break;
     cde:	81 89       	ldd	r24, Z+17	; 0x11
     ce0:	66 23       	and	r22, r22
     ce2:	69 f0       	breq	.+26     	; 0xcfe <mcu_set_port_pinnctrl+0xba>
     ce4:	84 2b       	or	r24, r20
     ce6:	81 8b       	std	Z+17, r24	; 0x11
     ce8:	ca cf       	rjmp	.-108    	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
			case 3:	if(is_set)	p_reg->PIN3CTRL |= value;	else 	p_reg->PIN3CTRL &= (~value);	break;
     cea:	83 89       	ldd	r24, Z+19	; 0x13
     cec:	66 23       	and	r22, r22
     cee:	19 f0       	breq	.+6      	; 0xcf6 <mcu_set_port_pinnctrl+0xb2>
     cf0:	84 2b       	or	r24, r20
     cf2:	83 8b       	std	Z+19, r24	; 0x13
     cf4:	c4 cf       	rjmp	.-120    	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
     cf6:	40 95       	com	r20
     cf8:	48 23       	and	r20, r24
     cfa:	43 8b       	std	Z+19, r20	; 0x13
     cfc:	c0 cf       	rjmp	.-128    	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
	if(p_reg!=NULL)
	{
		switch(p&0x0F)
		{
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
			case 1:	if(is_set)	p_reg->PIN1CTRL |= value;	else 	p_reg->PIN1CTRL &= (~value);	break;
     cfe:	40 95       	com	r20
     d00:	48 23       	and	r20, r24
     d02:	41 8b       	std	Z+17, r20	; 0x11
     d04:	bc cf       	rjmp	.-136    	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
			case 3:	if(is_set)	p_reg->PIN3CTRL |= value;	else 	p_reg->PIN3CTRL &= (~value);	break;
			case 4:	if(is_set)	p_reg->PIN4CTRL |= value;	else 	p_reg->PIN4CTRL &= (~value);	break;
			case 5:	if(is_set)	p_reg->PIN5CTRL |= value;	else 	p_reg->PIN5CTRL &= (~value);	break;
			case 6:	if(is_set)	p_reg->PIN6CTRL |= value;	else 	p_reg->PIN6CTRL &= (~value);	break;
     d06:	40 95       	com	r20
     d08:	48 23       	and	r20, r24
     d0a:	46 8b       	std	Z+22, r20	; 0x16
     d0c:	b8 cf       	rjmp	.-144    	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
			case 1:	if(is_set)	p_reg->PIN1CTRL |= value;	else 	p_reg->PIN1CTRL &= (~value);	break;
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
			case 3:	if(is_set)	p_reg->PIN3CTRL |= value;	else 	p_reg->PIN3CTRL &= (~value);	break;
			case 4:	if(is_set)	p_reg->PIN4CTRL |= value;	else 	p_reg->PIN4CTRL &= (~value);	break;
			case 5:	if(is_set)	p_reg->PIN5CTRL |= value;	else 	p_reg->PIN5CTRL &= (~value);	break;
     d0e:	40 95       	com	r20
     d10:	48 23       	and	r20, r24
     d12:	45 8b       	std	Z+21, r20	; 0x15
     d14:	b4 cf       	rjmp	.-152    	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
	{
		switch(p&0x0F)
		{
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
			case 1:	if(is_set)	p_reg->PIN1CTRL |= value;	else 	p_reg->PIN1CTRL &= (~value);	break;
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
     d16:	40 95       	com	r20
     d18:	48 23       	and	r20, r24
     d1a:	42 8b       	std	Z+18, r20	; 0x12
     d1c:	b0 cf       	rjmp	.-160    	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
	PORT_t * p_reg = mcu_get_port_reg(p);
	if(p_reg!=NULL)
	{
		switch(p&0x0F)
		{
			case 0:	if(is_set)	p_reg->PIN0CTRL |= value;	else 	p_reg->PIN0CTRL &= (~value);	break;
     d1e:	40 95       	com	r20
     d20:	48 23       	and	r20, r24
     d22:	40 8b       	std	Z+16, r20	; 0x10
     d24:	ac cf       	rjmp	.-168    	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
			case 1:	if(is_set)	p_reg->PIN1CTRL |= value;	else 	p_reg->PIN1CTRL &= (~value);	break;
			case 2:	if(is_set)	p_reg->PIN2CTRL |= value;	else 	p_reg->PIN2CTRL &= (~value);	break;
			case 3:	if(is_set)	p_reg->PIN3CTRL |= value;	else 	p_reg->PIN3CTRL &= (~value);	break;
			case 4:	if(is_set)	p_reg->PIN4CTRL |= value;	else 	p_reg->PIN4CTRL &= (~value);	break;
     d26:	40 95       	com	r20
     d28:	48 23       	and	r20, r24
     d2a:	44 8b       	std	Z+20, r20	; 0x14
     d2c:	a8 cf       	rjmp	.-176    	; 0xc7e <mcu_set_port_pinnctrl+0x3a>
			case 5:	if(is_set)	p_reg->PIN5CTRL |= value;	else 	p_reg->PIN5CTRL &= (~value);	break;
			case 6:	if(is_set)	p_reg->PIN6CTRL |= value;	else 	p_reg->PIN6CTRL &= (~value);	break;
			case 7:	if(is_set)	p_reg->PIN7CTRL |= value;	else 	p_reg->PIN7CTRL &= (~value);	break;
     d2e:	84 2b       	or	r24, r20
     d30:	87 8b       	std	Z+23, r24	; 0x17
     d32:	a5 cf       	rjmp	.-182    	; 0xc7e <mcu_set_port_pinnctrl+0x3a>

00000d34 <mcu_io_int_set_intctrl>:
	mcu_io_int_set_intctrl(num, true, lvl);
}

static void mcu_io_int_set_intctrl(MCU_IO_INT_NUM num, bool is_set, uint8_t val)
{
	if((num&0x01)==1)	val<<=2;	// Wenn Num Gerade, dann INT0, sonst INT1
     d34:	80 ff       	sbrs	r24, 0
     d36:	02 c0       	rjmp	.+4      	; 0xd3c <mcu_io_int_set_intctrl+0x8>
     d38:	44 0f       	add	r20, r20
     d3a:	44 0f       	add	r20, r20
	switch(num)
     d3c:	e8 2f       	mov	r30, r24
     d3e:	f0 e0       	ldi	r31, 0x00	; 0
     d40:	e4 31       	cpi	r30, 0x14	; 20
     d42:	f1 05       	cpc	r31, r1
     d44:	60 f4       	brcc	.+24     	; 0xd5e <mcu_io_int_set_intctrl+0x2a>
     d46:	e6 50       	subi	r30, 0x06	; 6
     d48:	ff 4f       	sbci	r31, 0xFF	; 255
     d4a:	0c 94 6b 19 	jmp	0x32d6	; 0x32d6 <__tablejump2__>

		case MCU_IO_INT_NUM_PK_INT0:	case MCU_IO_INT_NUM_PK_INT1:
			if(is_set)	PORTK_INTCTRL |= val;	else	PORTK_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PQ_INT0:	case MCU_IO_INT_NUM_PQ_INT1:
			if(is_set)	PORTQ_INTCTRL |= val;	else	PORTQ_INTCTRL &= ~val;	break;
     d4e:	80 91 c9 07 	lds	r24, 0x07C9
     d52:	61 11       	cpse	r22, r1
     d54:	7e c0       	rjmp	.+252    	; 0xe52 <mcu_io_int_set_intctrl+0x11e>
     d56:	40 95       	com	r20
     d58:	48 23       	and	r20, r24
     d5a:	40 93 c9 07 	sts	0x07C9, r20
     d5e:	08 95       	ret

		case MCU_IO_INT_NUM_PJ_INT0:	case MCU_IO_INT_NUM_PJ_INT1:
			if(is_set)	PORTJ_INTCTRL |= val;	else	PORTJ_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PK_INT0:	case MCU_IO_INT_NUM_PK_INT1:
			if(is_set)	PORTK_INTCTRL |= val;	else	PORTK_INTCTRL &= ~val;	break;
     d60:	80 91 29 07 	lds	r24, 0x0729
     d64:	66 23       	and	r22, r22
     d66:	09 f4       	brne	.+2      	; 0xd6a <mcu_io_int_set_intctrl+0x36>
     d68:	6f c0       	rjmp	.+222    	; 0xe48 <mcu_io_int_set_intctrl+0x114>
     d6a:	84 2b       	or	r24, r20
     d6c:	80 93 29 07 	sts	0x0729, r24
     d70:	08 95       	ret
{
	if((num&0x01)==1)	val<<=2;	// Wenn Num Gerade, dann INT0, sonst INT1
	switch(num)
	{
		case MCU_IO_INT_NUM_PA_INT0:	case MCU_IO_INT_NUM_PA_INT1:
			if(is_set)	PORTA_INTCTRL |= val;	else	PORTA_INTCTRL &= ~val;	break;
     d72:	80 91 09 06 	lds	r24, 0x0609
     d76:	66 23       	and	r22, r22
     d78:	09 f4       	brne	.+2      	; 0xd7c <mcu_io_int_set_intctrl+0x48>
     d7a:	61 c0       	rjmp	.+194    	; 0xe3e <mcu_io_int_set_intctrl+0x10a>
     d7c:	84 2b       	or	r24, r20
     d7e:	80 93 09 06 	sts	0x0609, r24
     d82:	08 95       	ret

		case MCU_IO_INT_NUM_PB_INT0:	case MCU_IO_INT_NUM_PB_INT1:
			if(is_set)	PORTB_INTCTRL |= val;	else	PORTB_INTCTRL &= ~val;	break;
     d84:	80 91 29 06 	lds	r24, 0x0629
     d88:	66 23       	and	r22, r22
     d8a:	09 f4       	brne	.+2      	; 0xd8e <mcu_io_int_set_intctrl+0x5a>
     d8c:	53 c0       	rjmp	.+166    	; 0xe34 <mcu_io_int_set_intctrl+0x100>
     d8e:	84 2b       	or	r24, r20
     d90:	80 93 29 06 	sts	0x0629, r24
     d94:	08 95       	ret

		case MCU_IO_INT_NUM_PC_INT0:	case MCU_IO_INT_NUM_PC_INT1:
			if(is_set)	PORTC_INTCTRL |= val;	else	PORTC_INTCTRL &= ~val;	break;
     d96:	80 91 49 06 	lds	r24, 0x0649
     d9a:	66 23       	and	r22, r22
     d9c:	09 f4       	brne	.+2      	; 0xda0 <mcu_io_int_set_intctrl+0x6c>
     d9e:	45 c0       	rjmp	.+138    	; 0xe2a <mcu_io_int_set_intctrl+0xf6>
     da0:	84 2b       	or	r24, r20
     da2:	80 93 49 06 	sts	0x0649, r24
     da6:	08 95       	ret

		case MCU_IO_INT_NUM_PD_INT0:	case MCU_IO_INT_NUM_PD_INT1:
			if(is_set)	PORTD_INTCTRL |= val;	else	PORTD_INTCTRL &= ~val;	break;
     da8:	80 91 69 06 	lds	r24, 0x0669
     dac:	66 23       	and	r22, r22
     dae:	c1 f1       	breq	.+112    	; 0xe20 <mcu_io_int_set_intctrl+0xec>
     db0:	84 2b       	or	r24, r20
     db2:	80 93 69 06 	sts	0x0669, r24
     db6:	08 95       	ret

		case MCU_IO_INT_NUM_PE_INT0:	case MCU_IO_INT_NUM_PE_INT1:
			if(is_set)	PORTE_INTCTRL |= val;	else	PORTE_INTCTRL &= ~val;	break;
     db8:	80 91 89 06 	lds	r24, 0x0689
     dbc:	66 23       	and	r22, r22
     dbe:	59 f1       	breq	.+86     	; 0xe16 <mcu_io_int_set_intctrl+0xe2>
     dc0:	84 2b       	or	r24, r20
     dc2:	80 93 89 06 	sts	0x0689, r24
     dc6:	08 95       	ret

		case MCU_IO_INT_NUM_PF_INT0:	case MCU_IO_INT_NUM_PF_INT1:
			if(is_set)	PORTF_INTCTRL |= val;	else	PORTF_INTCTRL &= ~val;	break;
     dc8:	80 91 a9 06 	lds	r24, 0x06A9
     dcc:	66 23       	and	r22, r22
     dce:	f1 f0       	breq	.+60     	; 0xe0c <mcu_io_int_set_intctrl+0xd8>
     dd0:	84 2b       	or	r24, r20
     dd2:	80 93 a9 06 	sts	0x06A9, r24
     dd6:	08 95       	ret

		case MCU_IO_INT_NUM_PH_INT0:	case MCU_IO_INT_NUM_PH_INT1:
			if(is_set)	PORTH_INTCTRL |= val;	else	PORTH_INTCTRL &= ~val;	break;
     dd8:	80 91 e9 06 	lds	r24, 0x06E9
     ddc:	66 23       	and	r22, r22
     dde:	89 f0       	breq	.+34     	; 0xe02 <mcu_io_int_set_intctrl+0xce>
     de0:	84 2b       	or	r24, r20
     de2:	80 93 e9 06 	sts	0x06E9, r24
     de6:	08 95       	ret

		case MCU_IO_INT_NUM_PJ_INT0:	case MCU_IO_INT_NUM_PJ_INT1:
			if(is_set)	PORTJ_INTCTRL |= val;	else	PORTJ_INTCTRL &= ~val;	break;
     de8:	80 91 09 07 	lds	r24, 0x0709
     dec:	66 23       	and	r22, r22
     dee:	21 f0       	breq	.+8      	; 0xdf8 <mcu_io_int_set_intctrl+0xc4>
     df0:	84 2b       	or	r24, r20
     df2:	80 93 09 07 	sts	0x0709, r24
     df6:	08 95       	ret
     df8:	40 95       	com	r20
     dfa:	48 23       	and	r20, r24
     dfc:	40 93 09 07 	sts	0x0709, r20
     e00:	08 95       	ret

		case MCU_IO_INT_NUM_PF_INT0:	case MCU_IO_INT_NUM_PF_INT1:
			if(is_set)	PORTF_INTCTRL |= val;	else	PORTF_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PH_INT0:	case MCU_IO_INT_NUM_PH_INT1:
			if(is_set)	PORTH_INTCTRL |= val;	else	PORTH_INTCTRL &= ~val;	break;
     e02:	40 95       	com	r20
     e04:	48 23       	and	r20, r24
     e06:	40 93 e9 06 	sts	0x06E9, r20
     e0a:	08 95       	ret

		case MCU_IO_INT_NUM_PE_INT0:	case MCU_IO_INT_NUM_PE_INT1:
			if(is_set)	PORTE_INTCTRL |= val;	else	PORTE_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PF_INT0:	case MCU_IO_INT_NUM_PF_INT1:
			if(is_set)	PORTF_INTCTRL |= val;	else	PORTF_INTCTRL &= ~val;	break;
     e0c:	40 95       	com	r20
     e0e:	48 23       	and	r20, r24
     e10:	40 93 a9 06 	sts	0x06A9, r20
     e14:	08 95       	ret

		case MCU_IO_INT_NUM_PD_INT0:	case MCU_IO_INT_NUM_PD_INT1:
			if(is_set)	PORTD_INTCTRL |= val;	else	PORTD_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PE_INT0:	case MCU_IO_INT_NUM_PE_INT1:
			if(is_set)	PORTE_INTCTRL |= val;	else	PORTE_INTCTRL &= ~val;	break;
     e16:	40 95       	com	r20
     e18:	48 23       	and	r20, r24
     e1a:	40 93 89 06 	sts	0x0689, r20
     e1e:	08 95       	ret

		case MCU_IO_INT_NUM_PC_INT0:	case MCU_IO_INT_NUM_PC_INT1:
			if(is_set)	PORTC_INTCTRL |= val;	else	PORTC_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PD_INT0:	case MCU_IO_INT_NUM_PD_INT1:
			if(is_set)	PORTD_INTCTRL |= val;	else	PORTD_INTCTRL &= ~val;	break;
     e20:	40 95       	com	r20
     e22:	48 23       	and	r20, r24
     e24:	40 93 69 06 	sts	0x0669, r20
     e28:	08 95       	ret

		case MCU_IO_INT_NUM_PB_INT0:	case MCU_IO_INT_NUM_PB_INT1:
			if(is_set)	PORTB_INTCTRL |= val;	else	PORTB_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PC_INT0:	case MCU_IO_INT_NUM_PC_INT1:
			if(is_set)	PORTC_INTCTRL |= val;	else	PORTC_INTCTRL &= ~val;	break;
     e2a:	40 95       	com	r20
     e2c:	48 23       	and	r20, r24
     e2e:	40 93 49 06 	sts	0x0649, r20
     e32:	08 95       	ret
	{
		case MCU_IO_INT_NUM_PA_INT0:	case MCU_IO_INT_NUM_PA_INT1:
			if(is_set)	PORTA_INTCTRL |= val;	else	PORTA_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PB_INT0:	case MCU_IO_INT_NUM_PB_INT1:
			if(is_set)	PORTB_INTCTRL |= val;	else	PORTB_INTCTRL &= ~val;	break;
     e34:	40 95       	com	r20
     e36:	48 23       	and	r20, r24
     e38:	40 93 29 06 	sts	0x0629, r20
     e3c:	08 95       	ret
{
	if((num&0x01)==1)	val<<=2;	// Wenn Num Gerade, dann INT0, sonst INT1
	switch(num)
	{
		case MCU_IO_INT_NUM_PA_INT0:	case MCU_IO_INT_NUM_PA_INT1:
			if(is_set)	PORTA_INTCTRL |= val;	else	PORTA_INTCTRL &= ~val;	break;
     e3e:	40 95       	com	r20
     e40:	48 23       	and	r20, r24
     e42:	40 93 09 06 	sts	0x0609, r20
     e46:	08 95       	ret

		case MCU_IO_INT_NUM_PJ_INT0:	case MCU_IO_INT_NUM_PJ_INT1:
			if(is_set)	PORTJ_INTCTRL |= val;	else	PORTJ_INTCTRL &= ~val;	break;

		case MCU_IO_INT_NUM_PK_INT0:	case MCU_IO_INT_NUM_PK_INT1:
			if(is_set)	PORTK_INTCTRL |= val;	else	PORTK_INTCTRL &= ~val;	break;
     e48:	40 95       	com	r20
     e4a:	48 23       	and	r20, r24
     e4c:	40 93 29 07 	sts	0x0729, r20
     e50:	08 95       	ret

		case MCU_IO_INT_NUM_PQ_INT0:	case MCU_IO_INT_NUM_PQ_INT1:
			if(is_set)	PORTQ_INTCTRL |= val;	else	PORTQ_INTCTRL &= ~val;	break;
     e52:	84 2b       	or	r24, r20
     e54:	80 93 c9 07 	sts	0x07C9, r24
     e58:	08 95       	ret

00000e5a <mcu_timer_set_start.part.0>:

static void mcu_timer_set_start(MCU_TIMER_NUM num, bool is_on)
{
	if(num>=MCU_TIMER_NUM_MAX)	return;

	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
     e5a:	83 30       	cpi	r24, 0x03	; 3
     e5c:	09 f4       	brne	.+2      	; 0xe60 <mcu_timer_set_start.part.0+0x6>
     e5e:	51 c0       	rjmp	.+162    	; 0xf02 <mcu_timer_set_start.part.0+0xa8>
     e60:	78 f0       	brcs	.+30     	; 0xe80 <mcu_timer_set_start.part.0+0x26>
     e62:	85 30       	cpi	r24, 0x05	; 5
     e64:	c1 f1       	breq	.+112    	; 0xed6 <mcu_timer_set_start.part.0+0x7c>
     e66:	d8 f4       	brcc	.+54     	; 0xe9e <mcu_timer_set_start.part.0+0x44>
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D1:	TCD1.CNT = 0;	TCD1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E0:	TCE0.CNT = 0;	TCE0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     e68:	10 92 20 0a 	sts	0x0A20, r1
     e6c:	10 92 21 0a 	sts	0x0A21, r1
     e70:	66 23       	and	r22, r22
     e72:	09 f4       	brne	.+2      	; 0xe76 <mcu_timer_set_start.part.0+0x1c>
     e74:	5e c0       	rjmp	.+188    	; 0xf32 <mcu_timer_set_start.part.0+0xd8>
     e76:	80 91 70 21 	lds	r24, 0x2170
     e7a:	80 93 06 0a 	sts	0x0A06, r24
     e7e:	08 95       	ret

static void mcu_timer_set_start(MCU_TIMER_NUM num, bool is_on)
{
	if(num>=MCU_TIMER_NUM_MAX)	return;

	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
     e80:	81 30       	cpi	r24, 0x01	; 1
     e82:	a1 f1       	breq	.+104    	; 0xeec <mcu_timer_set_start.part.0+0x92>
     e84:	88 f0       	brcs	.+34     	; 0xea8 <mcu_timer_set_start.part.0+0x4e>
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     e86:	10 92 20 09 	sts	0x0920, r1
     e8a:	10 92 21 09 	sts	0x0921, r1
     e8e:	66 23       	and	r22, r22
     e90:	09 f4       	brne	.+2      	; 0xe94 <mcu_timer_set_start.part.0+0x3a>
     e92:	59 c0       	rjmp	.+178    	; 0xf46 <mcu_timer_set_start.part.0+0xec>
     e94:	80 91 6e 21 	lds	r24, 0x216E
     e98:	80 93 06 09 	sts	0x0906, r24
     e9c:	08 95       	ret

static void mcu_timer_set_start(MCU_TIMER_NUM num, bool is_on)
{
	if(num>=MCU_TIMER_NUM_MAX)	return;

	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
     e9e:	86 30       	cpi	r24, 0x06	; 6
     ea0:	d9 f1       	breq	.+118    	; 0xf18 <mcu_timer_set_start.part.0+0xbe>
     ea2:	87 30       	cpi	r24, 0x07	; 7
     ea4:	69 f0       	breq	.+26     	; 0xec0 <mcu_timer_set_start.part.0+0x66>
     ea6:	08 95       	ret
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     ea8:	10 92 20 08 	sts	0x0820, r1
     eac:	10 92 21 08 	sts	0x0821, r1
     eb0:	66 23       	and	r22, r22
     eb2:	09 f4       	brne	.+2      	; 0xeb6 <mcu_timer_set_start.part.0+0x5c>
     eb4:	4a c0       	rjmp	.+148    	; 0xf4a <mcu_timer_set_start.part.0+0xf0>
     eb6:	80 91 6c 21 	lds	r24, 0x216C
     eba:	80 93 06 08 	sts	0x0806, r24
     ebe:	08 95       	ret
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D1:	TCD1.CNT = 0;	TCD1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E0:	TCE0.CNT = 0;	TCE0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E1:	TCE1.CNT = 0;	TCE1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_F0:	TCF0.CNT = 0;	TCF0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_F1:	TCF1.CNT = 0;	TCF1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     ec0:	10 92 60 0b 	sts	0x0B60, r1
     ec4:	10 92 61 0b 	sts	0x0B61, r1
     ec8:	66 23       	and	r22, r22
     eca:	89 f1       	breq	.+98     	; 0xf2e <mcu_timer_set_start.part.0+0xd4>
     ecc:	80 91 73 21 	lds	r24, 0x2173
     ed0:	80 93 46 0b 	sts	0x0B46, r24
     ed4:	08 95       	ret
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D1:	TCD1.CNT = 0;	TCD1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E0:	TCE0.CNT = 0;	TCE0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E1:	TCE1.CNT = 0;	TCE1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     ed6:	10 92 60 0a 	sts	0x0A60, r1
     eda:	10 92 61 0a 	sts	0x0A61, r1
     ede:	66 23       	and	r22, r22
     ee0:	81 f1       	breq	.+96     	; 0xf42 <mcu_timer_set_start.part.0+0xe8>
     ee2:	80 91 71 21 	lds	r24, 0x2171
     ee6:	80 93 46 0a 	sts	0x0A46, r24
     eea:	08 95       	ret
	if(num>=MCU_TIMER_NUM_MAX)	return;

	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     eec:	10 92 60 08 	sts	0x0860, r1
     ef0:	10 92 61 08 	sts	0x0861, r1
     ef4:	66 23       	and	r22, r22
     ef6:	19 f1       	breq	.+70     	; 0xf3e <mcu_timer_set_start.part.0+0xe4>
     ef8:	80 91 6d 21 	lds	r24, 0x216D
     efc:	80 93 46 08 	sts	0x0846, r24
     f00:	08 95       	ret
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D1:	TCD1.CNT = 0;	TCD1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f02:	10 92 60 09 	sts	0x0960, r1
     f06:	10 92 61 09 	sts	0x0961, r1
     f0a:	66 23       	and	r22, r22
     f0c:	b1 f0       	breq	.+44     	; 0xf3a <mcu_timer_set_start.part.0+0xe0>
     f0e:	80 91 6f 21 	lds	r24, 0x216F
     f12:	80 93 46 09 	sts	0x0946, r24
     f16:	08 95       	ret
		case MCU_TIMER_NUM_E0:	TCE0.CNT = 0;	TCE0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E1:	TCE1.CNT = 0;	TCE1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_F0:	TCF0.CNT = 0;	TCF0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f18:	10 92 20 0b 	sts	0x0B20, r1
     f1c:	10 92 21 0b 	sts	0x0B21, r1
     f20:	66 23       	and	r22, r22
     f22:	49 f0       	breq	.+18     	; 0xf36 <mcu_timer_set_start.part.0+0xdc>
     f24:	80 91 72 21 	lds	r24, 0x2172
     f28:	80 93 06 0b 	sts	0x0B06, r24
     f2c:	08 95       	ret
		case MCU_TIMER_NUM_F1:	TCF1.CNT = 0;	TCF1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f2e:	80 e0       	ldi	r24, 0x00	; 0
     f30:	cf cf       	rjmp	.-98     	; 0xed0 <mcu_timer_set_start.part.0+0x76>
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D1:	TCD1.CNT = 0;	TCD1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E0:	TCE0.CNT = 0;	TCE0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f32:	80 e0       	ldi	r24, 0x00	; 0
     f34:	a2 cf       	rjmp	.-188    	; 0xe7a <mcu_timer_set_start.part.0+0x20>
		case MCU_TIMER_NUM_E1:	TCE1.CNT = 0;	TCE1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_F0:	TCF0.CNT = 0;	TCF0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f36:	80 e0       	ldi	r24, 0x00	; 0
     f38:	f7 cf       	rjmp	.-18     	; 0xf28 <mcu_timer_set_start.part.0+0xce>
	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D1:	TCD1.CNT = 0;	TCD1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f3a:	80 e0       	ldi	r24, 0x00	; 0
     f3c:	ea cf       	rjmp	.-44     	; 0xf12 <mcu_timer_set_start.part.0+0xb8>
	if(num>=MCU_TIMER_NUM_MAX)	return;

	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f3e:	80 e0       	ldi	r24, 0x00	; 0
     f40:	dd cf       	rjmp	.-70     	; 0xefc <mcu_timer_set_start.part.0+0xa2>
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D1:	TCD1.CNT = 0;	TCD1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E0:	TCE0.CNT = 0;	TCE0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_E1:	TCE1.CNT = 0;	TCE1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f42:	80 e0       	ldi	r24, 0x00	; 0
     f44:	d0 cf       	rjmp	.-96     	; 0xee6 <mcu_timer_set_start.part.0+0x8c>

	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_C1:	TCC1.CNT = 0;	TCC1.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
		case MCU_TIMER_NUM_D0:	TCD0.CNT = 0;	TCD0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f46:	80 e0       	ldi	r24, 0x00	; 0
     f48:	a7 cf       	rjmp	.-178    	; 0xe98 <mcu_timer_set_start.part.0+0x3e>
{
	if(num>=MCU_TIMER_NUM_MAX)	return;

	switch(num )				// Timer zurücksetzen und Level setzen oder löschen
	{
		case MCU_TIMER_NUM_C0:	TCC0.CNT = 0;	TCC0.INTCTRLA = (is_on?mcu_timer_interrupt_lvl[num]:0x00);	break;
     f4a:	80 e0       	ldi	r24, 0x00	; 0
     f4c:	b6 cf       	rjmp	.-148    	; 0xeba <mcu_timer_set_start.part.0+0x60>

00000f4e <mcu_uart_rcv_interrupt.part.1>:
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	fifo_clear(&mcu_uart_buf[num]);
	return MCU_OK;
}

static void mcu_uart_rcv_interrupt(MCU_UART_NUM num)
     f4e:	28 2f       	mov	r18, r24
     f50:	30 e0       	ldi	r19, 0x00	; 0
     f52:	22 0f       	add	r18, r18
     f54:	33 1f       	adc	r19, r19
     f56:	f9 01       	movw	r30, r18
     f58:	e5 5c       	subi	r30, 0xC5	; 197
     f5a:	ff 4d       	sbci	r31, 0xDF	; 223
     f5c:	01 90       	ld	r0, Z+
     f5e:	f0 81       	ld	r31, Z
     f60:	e0 2d       	mov	r30, r0
{
	uint8_t rcv;
	if(num>=MCU_UART_TOTAL_NUMBER)	return;						// Abbrechen wenn UART ungültig
	while(!(mcu_uart_usartxn[num]->STATUS & USART_RXCIF_bm));	// Warten bis das Byte im Empfangsregister steht.
     f62:	81 81       	ldd	r24, Z+1	; 0x01
     f64:	87 ff       	sbrs	r24, 7
     f66:	fd cf       	rjmp	.-6      	; 0xf62 <mcu_uart_rcv_interrupt.part.1+0x14>
	rcv = mcu_uart_usartxn[num]->DATA;
     f68:	80 81       	ld	r24, Z
	if(mcu_uart_alternative_receive[num])	((void(*)(uint8_t))mcu_uart_alternative_receive[num])(rcv);	// Wenn Alternativer Empfang gesetzt ist, diesem das Byte übergeben
     f6a:	f9 01       	movw	r30, r18
     f6c:	ec 50       	subi	r30, 0x0C	; 12
     f6e:	fe 4d       	sbci	r31, 0xDE	; 222
     f70:	01 90       	ld	r0, Z+
     f72:	f0 81       	ld	r31, Z
     f74:	e0 2d       	mov	r30, r0
     f76:	30 97       	sbiw	r30, 0x00	; 0
     f78:	09 f0       	breq	.+2      	; 0xf7c <mcu_uart_rcv_interrupt.part.1+0x2e>
     f7a:	19 94       	eijmp
	else									fifo_put8(&mcu_uart_buf[num], rcv);					// Sonst in Empfangsbuffer kopieren
     f7c:	a9 01       	movw	r20, r18
     f7e:	44 0f       	add	r20, r20
     f80:	55 1f       	adc	r21, r21
     f82:	44 0f       	add	r20, r20
     f84:	55 1f       	adc	r21, r21
     f86:	44 0f       	add	r20, r20
     f88:	55 1f       	adc	r21, r21
     f8a:	42 1b       	sub	r20, r18
     f8c:	53 0b       	sbc	r21, r19
     f8e:	68 2f       	mov	r22, r24
     f90:	ca 01       	movw	r24, r20
     f92:	8c 57       	subi	r24, 0x7C	; 124
     f94:	9e 4d       	sbci	r25, 0xDE	; 222
     f96:	0c 94 69 03 	jmp	0x6d2	; 0x6d2 <fifo_put8>

00000f9a <mcu_get_frq_external>:
#endif

/**********************
 * Funktionen
 *********************/
uint32_t mcu_get_frq_external(void){ 			return mcu_frq_ext_hz; }
     f9a:	60 e0       	ldi	r22, 0x00	; 0
     f9c:	70 e0       	ldi	r23, 0x00	; 0
     f9e:	cb 01       	movw	r24, r22
     fa0:	08 95       	ret

00000fa2 <mcu_get_frq_cpu>:
uint32_t mcu_get_frq_cpu(void){ 				return mcu_frq_cpu_hz; }
     fa2:	60 91 1f 21 	lds	r22, 0x211F
     fa6:	70 91 20 21 	lds	r23, 0x2120
     faa:	80 91 21 21 	lds	r24, 0x2121
     fae:	90 91 22 21 	lds	r25, 0x2122
     fb2:	08 95       	ret

00000fb4 <mcu_get_frq_peripheral>:
uint32_t mcu_get_frq_peripheral(void){ 		return mcu_frq_peripheral_hz; }
     fb4:	60 91 23 21 	lds	r22, 0x2123
     fb8:	70 91 24 21 	lds	r23, 0x2124
     fbc:	80 91 25 21 	lds	r24, 0x2125
     fc0:	90 91 26 21 	lds	r25, 0x2126
     fc4:	08 95       	ret

00000fc6 <mcu_init>:


MCU_RESULT mcu_init(uint32_t frq_ext, uint32_t frq_cpu, uint32_t frq_peripheral)
{
     fc6:	ef 92       	push	r14
     fc8:	ff 92       	push	r15
     fca:	0f 93       	push	r16
     fcc:	1f 93       	push	r17
	if(frq_cpu!=frq_peripheral)
     fce:	2e 15       	cp	r18, r14
     fd0:	3f 05       	cpc	r19, r15
     fd2:	40 07       	cpc	r20, r16
     fd4:	51 07       	cpc	r21, r17
     fd6:	59 f0       	breq	.+22     	; 0xfee <mcu_init+0x28>
		return MCU_ERROR_FRQ_PERIPHERAL_INVALID;	/** @todo Peripherie Clock /2 bzw /4 berücksichtigen */
     fd8:	04 e0       	ldi	r16, 0x04	; 4
     fda:	10 e0       	ldi	r17, 0x00	; 0
     fdc:	20 e0       	ldi	r18, 0x00	; 0
     fde:	30 e0       	ldi	r19, 0x00	; 0

		case 200000000:	// 200 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4, 25);	// Vorsicht: Prozessor wird heiß!
	}
	return MCU_ERROR_FRQ_MCU_INVALID;
}
     fe0:	b8 01       	movw	r22, r16
     fe2:	c9 01       	movw	r24, r18
     fe4:	1f 91       	pop	r17
     fe6:	0f 91       	pop	r16
     fe8:	ff 90       	pop	r15
     fea:	ef 90       	pop	r14
     fec:	08 95       	ret
MCU_RESULT mcu_init(uint32_t frq_ext, uint32_t frq_cpu, uint32_t frq_peripheral)
{
	if(frq_cpu!=frq_peripheral)
		return MCU_ERROR_FRQ_PERIPHERAL_INVALID;	/** @todo Peripherie Clock /2 bzw /4 berücksichtigen */

	switch(frq_cpu)			/** @todo Andere Frequenzen als 200, 32 , 8 und 2 MHz berechnen! */
     fee:	21 15       	cp	r18, r1
     ff0:	e2 e1       	ldi	r30, 0x12	; 18
     ff2:	3e 07       	cpc	r19, r30
     ff4:	ea e7       	ldi	r30, 0x7A	; 122
     ff6:	4e 07       	cpc	r20, r30
     ff8:	51 05       	cpc	r21, r1
     ffa:	41 f1       	breq	.+80     	; 0x104c <mcu_init+0x86>
     ffc:	68 f4       	brcc	.+26     	; 0x1018 <mcu_init+0x52>
     ffe:	20 38       	cpi	r18, 0x80	; 128
    1000:	34 48       	sbci	r19, 0x84	; 132
    1002:	4e 41       	sbci	r20, 0x1E	; 30
    1004:	51 05       	cpc	r21, r1
    1006:	a9 f4       	brne	.+42     	; 0x1032 <mcu_init+0x6c>
	{
		case 2000000:	// 2 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_INTERNAL_2MHZ, MCU_FRQ_PLL_SRC_NONE, 0);
    1008:	00 e0       	ldi	r16, 0x00	; 0
    100a:	23 e0       	ldi	r18, 0x03	; 3
    100c:	41 e0       	ldi	r20, 0x01	; 1
    100e:	0e 94 ae 04 	call	0x95c	; 0x95c <mcu_atxega128a1_init>
    1012:	8b 01       	movw	r16, r22
    1014:	9c 01       	movw	r18, r24
    1016:	e4 cf       	rjmp	.-56     	; 0xfe0 <mcu_init+0x1a>
MCU_RESULT mcu_init(uint32_t frq_ext, uint32_t frq_cpu, uint32_t frq_peripheral)
{
	if(frq_cpu!=frq_peripheral)
		return MCU_ERROR_FRQ_PERIPHERAL_INVALID;	/** @todo Peripherie Clock /2 bzw /4 berücksichtigen */

	switch(frq_cpu)			/** @todo Andere Frequenzen als 200, 32 , 8 und 2 MHz berechnen! */
    1018:	21 15       	cp	r18, r1
    101a:	e8 e4       	ldi	r30, 0x48	; 72
    101c:	3e 07       	cpc	r19, r30
    101e:	e8 ee       	ldi	r30, 0xE8	; 232
    1020:	4e 07       	cpc	r20, r30
    1022:	e1 e0       	ldi	r30, 0x01	; 1
    1024:	5e 07       	cpc	r21, r30
    1026:	51 f0       	breq	.+20     	; 0x103c <mcu_init+0x76>
    1028:	21 15       	cp	r18, r1
    102a:	32 4c       	sbci	r19, 0xC2	; 194
    102c:	4b 4e       	sbci	r20, 0xEB	; 235
    102e:	5b 40       	sbci	r21, 0x0B	; 11
    1030:	a9 f0       	breq	.+42     	; 0x105c <mcu_init+0x96>
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_INTERNAL_32MHZ, MCU_FRQ_PLL_SRC_NONE, 1);

		case 200000000:	// 200 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4, 25);	// Vorsicht: Prozessor wird heiß!
	}
	return MCU_ERROR_FRQ_MCU_INVALID;
    1032:	02 e0       	ldi	r16, 0x02	; 2
    1034:	10 e0       	ldi	r17, 0x00	; 0
    1036:	20 e0       	ldi	r18, 0x00	; 0
    1038:	30 e0       	ldi	r19, 0x00	; 0
    103a:	d2 cf       	rjmp	.-92     	; 0xfe0 <mcu_init+0x1a>

		case 8000000:	// 8 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4, 1);

		case 32000000:	// 32 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_INTERNAL_32MHZ, MCU_FRQ_PLL_SRC_NONE, 1);
    103c:	01 e0       	ldi	r16, 0x01	; 1
    103e:	23 e0       	ldi	r18, 0x03	; 3
    1040:	42 e0       	ldi	r20, 0x02	; 2
    1042:	0e 94 ae 04 	call	0x95c	; 0x95c <mcu_atxega128a1_init>
    1046:	8b 01       	movw	r16, r22
    1048:	9c 01       	movw	r18, r24
    104a:	ca cf       	rjmp	.-108    	; 0xfe0 <mcu_init+0x1a>
	{
		case 2000000:	// 2 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_INTERNAL_2MHZ, MCU_FRQ_PLL_SRC_NONE, 0);

		case 8000000:	// 8 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4, 1);
    104c:	01 e0       	ldi	r16, 0x01	; 1
    104e:	22 e0       	ldi	r18, 0x02	; 2
    1050:	43 e0       	ldi	r20, 0x03	; 3
    1052:	0e 94 ae 04 	call	0x95c	; 0x95c <mcu_atxega128a1_init>
    1056:	8b 01       	movw	r16, r22
    1058:	9c 01       	movw	r18, r24
    105a:	c2 cf       	rjmp	.-124    	; 0xfe0 <mcu_init+0x1a>

		case 32000000:	// 32 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_INTERNAL_32MHZ, MCU_FRQ_PLL_SRC_NONE, 1);

		case 200000000:	// 200 MHz
			return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_INTERNAL_32MHZ_DIV_4, 25);	// Vorsicht: Prozessor wird heiß!
    105c:	09 e1       	ldi	r16, 0x19	; 25
    105e:	22 e0       	ldi	r18, 0x02	; 2
    1060:	43 e0       	ldi	r20, 0x03	; 3
    1062:	0e 94 ae 04 	call	0x95c	; 0x95c <mcu_atxega128a1_init>
    1066:	8b 01       	movw	r16, r22
    1068:	9c 01       	movw	r18, r24
    106a:	ba cf       	rjmp	.-140    	; 0xfe0 <mcu_init+0x1a>

0000106c <mcu_init_max_internal>:
	}
	return MCU_ERROR_FRQ_MCU_INVALID;
}

MCU_RESULT mcu_init_max_internal()
{
    106c:	0f 93       	push	r16
	/// @todo	Maximal möglich wären 200 MHz, jedoch wird dann der Prozessor heiß. Deswegen ist es aktuell auf 32 MHz eingestellt.
	return mcu_atxega128a1_init(0, MCU_FRQ_SYS_SRC_INTERNAL_32MHZ, MCU_FRQ_PLL_SRC_NONE, 1);
    106e:	01 e0       	ldi	r16, 0x01	; 1
    1070:	23 e0       	ldi	r18, 0x03	; 3
    1072:	42 e0       	ldi	r20, 0x02	; 2
    1074:	60 e0       	ldi	r22, 0x00	; 0
    1076:	70 e0       	ldi	r23, 0x00	; 0
    1078:	cb 01       	movw	r24, r22
    107a:	0e 94 ae 04 	call	0x95c	; 0x95c <mcu_atxega128a1_init>
}
    107e:	0f 91       	pop	r16
    1080:	08 95       	ret

00001082 <mcu_init_max_external>:

MCU_RESULT mcu_init_max_external(uint32_t frq_ext)
{
    1082:	cf 92       	push	r12
    1084:	df 92       	push	r13
    1086:	ef 92       	push	r14
    1088:	ff 92       	push	r15
    108a:	0f 93       	push	r16
    108c:	1f 93       	push	r17
    108e:	6b 01       	movw	r12, r22
    1090:	7c 01       	movw	r14, r24
	/// @todo	Maximal wäre 200 MHz möglich, jedoch wire bei mcu_init_max_internal erwähnt auf 32 MHz reduziert.
	if(frq_ext==0)		return MCU_ERROR_FRQ_EXT_INVALID;	// Division durch 0 verhindern!
    1092:	61 15       	cp	r22, r1
    1094:	71 05       	cpc	r23, r1
    1096:	81 05       	cpc	r24, r1
    1098:	91 05       	cpc	r25, r1
    109a:	69 f4       	brne	.+26     	; 0x10b6 <mcu_init_max_external+0x34>
    109c:	01 e0       	ldi	r16, 0x01	; 1
    109e:	10 e0       	ldi	r17, 0x00	; 0
    10a0:	20 e0       	ldi	r18, 0x00	; 0
    10a2:	30 e0       	ldi	r19, 0x00	; 0
	return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_EXTERNAL_OSCILLATOR, (320000000/frq_ext));	// Maximale Frequenz 200 MHz
}
    10a4:	b8 01       	movw	r22, r16
    10a6:	c9 01       	movw	r24, r18
    10a8:	1f 91       	pop	r17
    10aa:	0f 91       	pop	r16
    10ac:	ff 90       	pop	r15
    10ae:	ef 90       	pop	r14
    10b0:	df 90       	pop	r13
    10b2:	cf 90       	pop	r12
    10b4:	08 95       	ret

MCU_RESULT mcu_init_max_external(uint32_t frq_ext)
{
	/// @todo	Maximal wäre 200 MHz möglich, jedoch wire bei mcu_init_max_internal erwähnt auf 32 MHz reduziert.
	if(frq_ext==0)		return MCU_ERROR_FRQ_EXT_INVALID;	// Division durch 0 verhindern!
	return mcu_atxega128a1_init(frq_ext, MCU_FRQ_SYS_SRC_PLL, MCU_FRQ_PLL_SRC_EXTERNAL_OSCILLATOR, (320000000/frq_ext));	// Maximale Frequenz 200 MHz
    10b6:	60 e0       	ldi	r22, 0x00	; 0
    10b8:	70 ed       	ldi	r23, 0xD0	; 208
    10ba:	82 e1       	ldi	r24, 0x12	; 18
    10bc:	93 e1       	ldi	r25, 0x13	; 19
    10be:	a7 01       	movw	r20, r14
    10c0:	96 01       	movw	r18, r12
    10c2:	0e 94 49 19 	call	0x3292	; 0x3292 <__udivmodsi4>
    10c6:	02 2f       	mov	r16, r18
    10c8:	20 e0       	ldi	r18, 0x00	; 0
    10ca:	43 e0       	ldi	r20, 0x03	; 3
    10cc:	c7 01       	movw	r24, r14
    10ce:	b6 01       	movw	r22, r12
    10d0:	0e 94 ae 04 	call	0x95c	; 0x95c <mcu_atxega128a1_init>
    10d4:	8b 01       	movw	r16, r22
    10d6:	9c 01       	movw	r18, r24
    10d8:	e5 cf       	rjmp	.-54     	; 0x10a4 <mcu_init_max_external+0x22>

000010da <mcu_enable_interrupt>:
	return MCU_OK;
}

void mcu_enable_interrupt(void)
{
	sei();
    10da:	78 94       	sei
    10dc:	08 95       	ret

000010de <mcu_disable_interrupt>:
}

void mcu_disable_interrupt(void)
{
	cli();
    10de:	f8 94       	cli
    10e0:	08 95       	ret

000010e2 <mcu_soft_reset>:
}

void mcu_soft_reset(void)
{
	CCP = CCP_IOREG_gc;
    10e2:	88 ed       	ldi	r24, 0xD8	; 216
    10e4:	84 bf       	out	0x34, r24	; 52
	RST.CTRL = 1;
    10e6:	81 e0       	ldi	r24, 0x01	; 1
    10e8:	e8 e7       	ldi	r30, 0x78	; 120
    10ea:	f0 e0       	ldi	r31, 0x00	; 0
    10ec:	81 83       	std	Z+1, r24	; 0x01
    10ee:	08 95       	ret

000010f0 <mcu_io_set_port_dir>:
}

void mcu_io_set_port_dir(MCU_IO_PIN p, uint8_t d)
{
    10f0:	cf 93       	push	r28
    10f2:	df 93       	push	r29
    10f4:	1f 92       	push	r1
    10f6:	cd b7       	in	r28, 0x3d	; 61
    10f8:	de b7       	in	r29, 0x3e	; 62
	PORT_t * p_reg = mcu_get_port_reg(p);
    10fa:	69 83       	std	Y+1, r22	; 0x01
    10fc:	0e 94 e8 05 	call	0xbd0	; 0xbd0 <mcu_get_port_reg>
	if(p_reg!=NULL)
    1100:	69 81       	ldd	r22, Y+1	; 0x01
    1102:	00 97       	sbiw	r24, 0x00	; 0
    1104:	11 f0       	breq	.+4      	; 0x110a <mcu_io_set_port_dir+0x1a>
		p_reg->DIR = d;
    1106:	fc 01       	movw	r30, r24
    1108:	60 83       	st	Z, r22
}
    110a:	0f 90       	pop	r0
    110c:	df 91       	pop	r29
    110e:	cf 91       	pop	r28
    1110:	08 95       	ret

00001112 <mcu_io_set_dir>:

void mcu_io_set_dir(MCU_IO_PIN p, MCU_IO_DIRECTION d)
{
    1112:	1f 93       	push	r17
    1114:	cf 93       	push	r28
    1116:	df 93       	push	r29
    1118:	1f 92       	push	r1
    111a:	cd b7       	in	r28, 0x3d	; 61
    111c:	de b7       	in	r29, 0x3e	; 62
    111e:	18 2f       	mov	r17, r24
	PORT_t * p_reg = mcu_get_port_reg(p);
    1120:	69 83       	std	Y+1, r22	; 0x01
    1122:	0e 94 e8 05 	call	0xbd0	; 0xbd0 <mcu_get_port_reg>
    1126:	fc 01       	movw	r30, r24
	if(p_reg!=NULL)
    1128:	69 81       	ldd	r22, Y+1	; 0x01
    112a:	00 97       	sbiw	r24, 0x00	; 0
    112c:	39 f0       	breq	.+14     	; 0x113c <mcu_io_set_dir+0x2a>
	}
}

static uint8_t mcu_io_get_pin_bin(MCU_IO_PIN p)
{
	switch(p&0x0F)
    112e:	1f 70       	andi	r17, 0x0F	; 15
void mcu_io_set_dir(MCU_IO_PIN p, MCU_IO_DIRECTION d)
{
	PORT_t * p_reg = mcu_get_port_reg(p);
	if(p_reg!=NULL)
	{
		if(d==MCU_IO_DIR_OUT)
    1130:	61 30       	cpi	r22, 0x01	; 1
    1132:	81 f0       	breq	.+32     	; 0x1154 <mcu_io_set_dir+0x42>
    1134:	18 30       	cpi	r17, 0x08	; 8
    1136:	38 f0       	brcs	.+14     	; 0x1146 <mcu_io_set_dir+0x34>
    1138:	80 e0       	ldi	r24, 0x00	; 0
			p_reg->DIRSET = mcu_io_get_pin_bin(p);
		else
			p_reg->DIRCLR = mcu_io_get_pin_bin(p);
    113a:	82 83       	std	Z+2, r24	; 0x02
	}
}
    113c:	0f 90       	pop	r0
    113e:	df 91       	pop	r29
    1140:	cf 91       	pop	r28
    1142:	1f 91       	pop	r17
    1144:	08 95       	ret
    1146:	a1 2f       	mov	r26, r17
    1148:	b0 e0       	ldi	r27, 0x00	; 0
    114a:	ad 5c       	subi	r26, 0xCD	; 205
    114c:	bf 4d       	sbci	r27, 0xDF	; 223
    114e:	8c 91       	ld	r24, X
	if(p_reg!=NULL)
	{
		if(d==MCU_IO_DIR_OUT)
			p_reg->DIRSET = mcu_io_get_pin_bin(p);
		else
			p_reg->DIRCLR = mcu_io_get_pin_bin(p);
    1150:	82 83       	std	Z+2, r24	; 0x02
    1152:	f4 cf       	rjmp	.-24     	; 0x113c <mcu_io_set_dir+0x2a>
    1154:	18 30       	cpi	r17, 0x08	; 8
    1156:	58 f4       	brcc	.+22     	; 0x116e <mcu_io_set_dir+0x5c>
    1158:	a1 2f       	mov	r26, r17
    115a:	b0 e0       	ldi	r27, 0x00	; 0
    115c:	ad 5c       	subi	r26, 0xCD	; 205
    115e:	bf 4d       	sbci	r27, 0xDF	; 223
    1160:	8c 91       	ld	r24, X
{
	PORT_t * p_reg = mcu_get_port_reg(p);
	if(p_reg!=NULL)
	{
		if(d==MCU_IO_DIR_OUT)
			p_reg->DIRSET = mcu_io_get_pin_bin(p);
    1162:	81 83       	std	Z+1, r24	; 0x01
		else
			p_reg->DIRCLR = mcu_io_get_pin_bin(p);
	}
}
    1164:	0f 90       	pop	r0
    1166:	df 91       	pop	r29
    1168:	cf 91       	pop	r28
    116a:	1f 91       	pop	r17
    116c:	08 95       	ret
    116e:	80 e0       	ldi	r24, 0x00	; 0
{
	PORT_t * p_reg = mcu_get_port_reg(p);
	if(p_reg!=NULL)
	{
		if(d==MCU_IO_DIR_OUT)
			p_reg->DIRSET = mcu_io_get_pin_bin(p);
    1170:	81 83       	std	Z+1, r24	; 0x01
    1172:	f8 cf       	rjmp	.-16     	; 0x1164 <mcu_io_set_dir+0x52>

00001174 <mcu_io_set_pullup>:
	}
}

void mcu_io_set_pullup(MCU_IO_PIN p, bool pullup_active)
{
	mcu_set_port_pinnctrl(p, pullup_active, 0x38);
    1174:	48 e3       	ldi	r20, 0x38	; 56
    1176:	0c 94 22 06 	jmp	0xc44	; 0xc44 <mcu_set_port_pinnctrl>

0000117a <mcu_io_set>:
}

void mcu_io_set(MCU_IO_PIN p, uint8_t d)
{
    117a:	1f 93       	push	r17
    117c:	cf 93       	push	r28
    117e:	df 93       	push	r29
    1180:	1f 92       	push	r1
    1182:	cd b7       	in	r28, 0x3d	; 61
    1184:	de b7       	in	r29, 0x3e	; 62
    1186:	18 2f       	mov	r17, r24
	PORT_t * p_reg = mcu_get_port_reg(p);
    1188:	69 83       	std	Y+1, r22	; 0x01
    118a:	0e 94 e8 05 	call	0xbd0	; 0xbd0 <mcu_get_port_reg>
    118e:	9c 01       	movw	r18, r24
	}
}

static uint8_t mcu_io_get_pin_bin(MCU_IO_PIN p)
{
	switch(p&0x0F)
    1190:	a1 2f       	mov	r26, r17
    1192:	af 70       	andi	r26, 0x0F	; 15
    1194:	69 81       	ldd	r22, Y+1	; 0x01
    1196:	a8 30       	cpi	r26, 0x08	; 8
    1198:	48 f0       	brcs	.+18     	; 0x11ac <mcu_io_set+0x32>

void mcu_io_set(MCU_IO_PIN p, uint8_t d)
{
	PORT_t * p_reg = mcu_get_port_reg(p);
	uint8_t pin_bin = mcu_io_get_pin_bin(p);
	if(p_reg!=NULL)
    119a:	00 97       	sbiw	r24, 0x00	; 0
    119c:	f9 f0       	breq	.+62     	; 0x11dc <mcu_io_set+0x62>
	{
		if(!pin_bin)
			p_reg->OUT = d;
    119e:	f9 01       	movw	r30, r18
    11a0:	64 83       	std	Z+4, r22	; 0x04
	else
	{
		if(p==PIN_EXTERNAL)
			mcu_external_pin = d;
	}
}
    11a2:	0f 90       	pop	r0
    11a4:	df 91       	pop	r29
    11a6:	cf 91       	pop	r28
    11a8:	1f 91       	pop	r17
    11aa:	08 95       	ret
    11ac:	b0 e0       	ldi	r27, 0x00	; 0
    11ae:	ad 5c       	subi	r26, 0xCD	; 205
    11b0:	bf 4d       	sbci	r27, 0xDF	; 223
    11b2:	8c 91       	ld	r24, X

void mcu_io_set(MCU_IO_PIN p, uint8_t d)
{
	PORT_t * p_reg = mcu_get_port_reg(p);
	uint8_t pin_bin = mcu_io_get_pin_bin(p);
	if(p_reg!=NULL)
    11b4:	21 15       	cp	r18, r1
    11b6:	31 05       	cpc	r19, r1
    11b8:	89 f0       	breq	.+34     	; 0x11dc <mcu_io_set+0x62>
	{
		if(!pin_bin)
    11ba:	88 23       	and	r24, r24
    11bc:	81 f3       	breq	.-32     	; 0x119e <mcu_io_set+0x24>
			p_reg->OUT = d;
		else
		{
			if(d)
				p_reg->OUTSET = pin_bin;
    11be:	f9 01       	movw	r30, r18
	{
		if(!pin_bin)
			p_reg->OUT = d;
		else
		{
			if(d)
    11c0:	61 11       	cpse	r22, r1
    11c2:	06 c0       	rjmp	.+12     	; 0x11d0 <mcu_io_set+0x56>
				p_reg->OUTSET = pin_bin;
			else
				p_reg->OUTCLR = pin_bin;
    11c4:	86 83       	std	Z+6, r24	; 0x06
	else
	{
		if(p==PIN_EXTERNAL)
			mcu_external_pin = d;
	}
}
    11c6:	0f 90       	pop	r0
    11c8:	df 91       	pop	r29
    11ca:	cf 91       	pop	r28
    11cc:	1f 91       	pop	r17
    11ce:	08 95       	ret
		if(!pin_bin)
			p_reg->OUT = d;
		else
		{
			if(d)
				p_reg->OUTSET = pin_bin;
    11d0:	85 83       	std	Z+5, r24	; 0x05
	else
	{
		if(p==PIN_EXTERNAL)
			mcu_external_pin = d;
	}
}
    11d2:	0f 90       	pop	r0
    11d4:	df 91       	pop	r29
    11d6:	cf 91       	pop	r28
    11d8:	1f 91       	pop	r17
    11da:	08 95       	ret
				p_reg->OUTCLR = pin_bin;
		}
	}
	else
	{
		if(p==PIN_EXTERNAL)
    11dc:	10 3e       	cpi	r17, 0xE0	; 224
    11de:	99 f7       	brne	.-26     	; 0x11c6 <mcu_io_set+0x4c>
			mcu_external_pin = d;
    11e0:	60 93 2f 21 	sts	0x212F, r22
    11e4:	f0 cf       	rjmp	.-32     	; 0x11c6 <mcu_io_set+0x4c>

000011e6 <mcu_io_get>:
	}
}

uint8_t mcu_io_get(MCU_IO_PIN p)
{
    11e6:	cf 93       	push	r28
    11e8:	df 93       	push	r29
    11ea:	c8 2f       	mov	r28, r24
	uint8_t p_num = p&0x0F;
    11ec:	d8 2f       	mov	r29, r24
    11ee:	df 70       	andi	r29, 0x0F	; 15
	PORT_t * p_reg = mcu_get_port_reg(p);
    11f0:	0e 94 e8 05 	call	0xbd0	; 0xbd0 <mcu_get_port_reg>
    11f4:	fc 01       	movw	r30, r24
	if(p_num>7 && p_num<0x0F)		// Nur gültige Port Pins, oder gesamten Port zulassen
    11f6:	8d 2f       	mov	r24, r29
    11f8:	88 50       	subi	r24, 0x08	; 8
    11fa:	87 30       	cpi	r24, 0x07	; 7
    11fc:	e0 f0       	brcs	.+56     	; 0x1236 <mcu_io_get+0x50>
		return 0;
	if(p_reg!=NULL)
    11fe:	30 97       	sbiw	r30, 0x00	; 0
    1200:	c1 f0       	breq	.+48     	; 0x1232 <mcu_io_get+0x4c>
    1202:	d8 30       	cpi	r29, 0x08	; 8
    1204:	90 f4       	brcc	.+36     	; 0x122a <mcu_io_get+0x44>
	{
		if(!mcu_io_get_pin_bin(p))
    1206:	ad 2f       	mov	r26, r29
    1208:	b0 e0       	ldi	r27, 0x00	; 0
    120a:	ad 5c       	subi	r26, 0xCD	; 205
    120c:	bf 4d       	sbci	r27, 0xDF	; 223
    120e:	8c 91       	ld	r24, X
    1210:	88 23       	and	r24, r24
    1212:	59 f0       	breq	.+22     	; 0x122a <mcu_io_get+0x44>
			return p_reg->IN;
		else
			return (p_reg->IN>>p_num)&1;
    1214:	80 85       	ldd	r24, Z+8	; 0x08
    1216:	90 e0       	ldi	r25, 0x00	; 0
    1218:	02 c0       	rjmp	.+4      	; 0x121e <mcu_io_get+0x38>
    121a:	95 95       	asr	r25
    121c:	87 95       	ror	r24
    121e:	da 95       	dec	r29
    1220:	e2 f7       	brpl	.-8      	; 0x121a <mcu_io_get+0x34>
    1222:	81 70       	andi	r24, 0x01	; 1
		if(p==PIN_EXTERNAL)
			return mcu_external_pin;
		else
			return 0;
	}
}
    1224:	df 91       	pop	r29
    1226:	cf 91       	pop	r28
    1228:	08 95       	ret
	if(p_num>7 && p_num<0x0F)		// Nur gültige Port Pins, oder gesamten Port zulassen
		return 0;
	if(p_reg!=NULL)
	{
		if(!mcu_io_get_pin_bin(p))
			return p_reg->IN;
    122a:	80 85       	ldd	r24, Z+8	; 0x08
		if(p==PIN_EXTERNAL)
			return mcu_external_pin;
		else
			return 0;
	}
}
    122c:	df 91       	pop	r29
    122e:	cf 91       	pop	r28
    1230:	08 95       	ret
		else
			return (p_reg->IN>>p_num)&1;
	}
	else
	{
		if(p==PIN_EXTERNAL)
    1232:	c0 3e       	cpi	r28, 0xE0	; 224
    1234:	21 f0       	breq	.+8      	; 0x123e <mcu_io_get+0x58>
uint8_t mcu_io_get(MCU_IO_PIN p)
{
	uint8_t p_num = p&0x0F;
	PORT_t * p_reg = mcu_get_port_reg(p);
	if(p_num>7 && p_num<0x0F)		// Nur gültige Port Pins, oder gesamten Port zulassen
		return 0;
    1236:	80 e0       	ldi	r24, 0x00	; 0
		if(p==PIN_EXTERNAL)
			return mcu_external_pin;
		else
			return 0;
	}
}
    1238:	df 91       	pop	r29
    123a:	cf 91       	pop	r28
    123c:	08 95       	ret
			return (p_reg->IN>>p_num)&1;
	}
	else
	{
		if(p==PIN_EXTERNAL)
			return mcu_external_pin;
    123e:	80 91 2f 21 	lds	r24, 0x212F
    1242:	f0 cf       	rjmp	.-32     	; 0x1224 <mcu_io_get+0x3e>

00001244 <__vector_66>:

#if MCU_PERIPHERY_ENABLE_IO_INTERRUPT

static void *mcu_int_io_callback[MCU_IO_INT_NUM_MAX];	/**< Enthält die Callback Funktionen der Interrupts */

ISR (PORTA_INT0_vect)  {	PORTA_INTFLAGS |= 0x01;		if(mcu_int_io_callback[0])	((void(*)(void))mcu_int_io_callback[0])();		}	/**< IO Interrupt A0 ausführen und Callback aufrufen */
    1244:	1f 92       	push	r1
    1246:	0f 92       	push	r0
    1248:	0f b6       	in	r0, 0x3f	; 63
    124a:	0f 92       	push	r0
    124c:	11 24       	eor	r1, r1
    124e:	08 b6       	in	r0, 0x38	; 56
    1250:	0f 92       	push	r0
    1252:	18 be       	out	0x38, r1	; 56
    1254:	09 b6       	in	r0, 0x39	; 57
    1256:	0f 92       	push	r0
    1258:	19 be       	out	0x39, r1	; 57
    125a:	0b b6       	in	r0, 0x3b	; 59
    125c:	0f 92       	push	r0
    125e:	1b be       	out	0x3b, r1	; 59
    1260:	2f 93       	push	r18
    1262:	3f 93       	push	r19
    1264:	4f 93       	push	r20
    1266:	5f 93       	push	r21
    1268:	6f 93       	push	r22
    126a:	7f 93       	push	r23
    126c:	8f 93       	push	r24
    126e:	9f 93       	push	r25
    1270:	af 93       	push	r26
    1272:	bf 93       	push	r27
    1274:	ef 93       	push	r30
    1276:	ff 93       	push	r31
    1278:	80 91 0c 06 	lds	r24, 0x060C
    127c:	81 60       	ori	r24, 0x01	; 1
    127e:	80 93 0c 06 	sts	0x060C, r24
    1282:	e0 91 30 21 	lds	r30, 0x2130
    1286:	f0 91 31 21 	lds	r31, 0x2131
    128a:	30 97       	sbiw	r30, 0x00	; 0
    128c:	09 f0       	breq	.+2      	; 0x1290 <__vector_66+0x4c>
    128e:	19 95       	eicall
    1290:	ff 91       	pop	r31
    1292:	ef 91       	pop	r30
    1294:	bf 91       	pop	r27
    1296:	af 91       	pop	r26
    1298:	9f 91       	pop	r25
    129a:	8f 91       	pop	r24
    129c:	7f 91       	pop	r23
    129e:	6f 91       	pop	r22
    12a0:	5f 91       	pop	r21
    12a2:	4f 91       	pop	r20
    12a4:	3f 91       	pop	r19
    12a6:	2f 91       	pop	r18
    12a8:	0f 90       	pop	r0
    12aa:	0b be       	out	0x3b, r0	; 59
    12ac:	0f 90       	pop	r0
    12ae:	09 be       	out	0x39, r0	; 57
    12b0:	0f 90       	pop	r0
    12b2:	08 be       	out	0x38, r0	; 56
    12b4:	0f 90       	pop	r0
    12b6:	0f be       	out	0x3f, r0	; 63
    12b8:	0f 90       	pop	r0
    12ba:	1f 90       	pop	r1
    12bc:	18 95       	reti

000012be <__vector_67>:
ISR (PORTA_INT1_vect)  {	PORTA_INTFLAGS |= 0x02;		if(mcu_int_io_callback[1])	((void(*)(void))mcu_int_io_callback[1])();		}	/**< IO Interrupt A1 ausführen und Callback aufrufen */
    12be:	1f 92       	push	r1
    12c0:	0f 92       	push	r0
    12c2:	0f b6       	in	r0, 0x3f	; 63
    12c4:	0f 92       	push	r0
    12c6:	11 24       	eor	r1, r1
    12c8:	08 b6       	in	r0, 0x38	; 56
    12ca:	0f 92       	push	r0
    12cc:	18 be       	out	0x38, r1	; 56
    12ce:	09 b6       	in	r0, 0x39	; 57
    12d0:	0f 92       	push	r0
    12d2:	19 be       	out	0x39, r1	; 57
    12d4:	0b b6       	in	r0, 0x3b	; 59
    12d6:	0f 92       	push	r0
    12d8:	1b be       	out	0x3b, r1	; 59
    12da:	2f 93       	push	r18
    12dc:	3f 93       	push	r19
    12de:	4f 93       	push	r20
    12e0:	5f 93       	push	r21
    12e2:	6f 93       	push	r22
    12e4:	7f 93       	push	r23
    12e6:	8f 93       	push	r24
    12e8:	9f 93       	push	r25
    12ea:	af 93       	push	r26
    12ec:	bf 93       	push	r27
    12ee:	ef 93       	push	r30
    12f0:	ff 93       	push	r31
    12f2:	80 91 0c 06 	lds	r24, 0x060C
    12f6:	82 60       	ori	r24, 0x02	; 2
    12f8:	80 93 0c 06 	sts	0x060C, r24
    12fc:	e0 91 32 21 	lds	r30, 0x2132
    1300:	f0 91 33 21 	lds	r31, 0x2133
    1304:	30 97       	sbiw	r30, 0x00	; 0
    1306:	09 f0       	breq	.+2      	; 0x130a <__vector_67+0x4c>
    1308:	19 95       	eicall
    130a:	ff 91       	pop	r31
    130c:	ef 91       	pop	r30
    130e:	bf 91       	pop	r27
    1310:	af 91       	pop	r26
    1312:	9f 91       	pop	r25
    1314:	8f 91       	pop	r24
    1316:	7f 91       	pop	r23
    1318:	6f 91       	pop	r22
    131a:	5f 91       	pop	r21
    131c:	4f 91       	pop	r20
    131e:	3f 91       	pop	r19
    1320:	2f 91       	pop	r18
    1322:	0f 90       	pop	r0
    1324:	0b be       	out	0x3b, r0	; 59
    1326:	0f 90       	pop	r0
    1328:	09 be       	out	0x39, r0	; 57
    132a:	0f 90       	pop	r0
    132c:	08 be       	out	0x38, r0	; 56
    132e:	0f 90       	pop	r0
    1330:	0f be       	out	0x3f, r0	; 63
    1332:	0f 90       	pop	r0
    1334:	1f 90       	pop	r1
    1336:	18 95       	reti

00001338 <__vector_34>:
ISR (PORTB_INT0_vect)  {	PORTB_INTFLAGS |= 0x01;		if(mcu_int_io_callback[2])	((void(*)(void))mcu_int_io_callback[2])();		}	/**< IO Interrupt B0 ausführen und Callback aufrufen */
    1338:	1f 92       	push	r1
    133a:	0f 92       	push	r0
    133c:	0f b6       	in	r0, 0x3f	; 63
    133e:	0f 92       	push	r0
    1340:	11 24       	eor	r1, r1
    1342:	08 b6       	in	r0, 0x38	; 56
    1344:	0f 92       	push	r0
    1346:	18 be       	out	0x38, r1	; 56
    1348:	09 b6       	in	r0, 0x39	; 57
    134a:	0f 92       	push	r0
    134c:	19 be       	out	0x39, r1	; 57
    134e:	0b b6       	in	r0, 0x3b	; 59
    1350:	0f 92       	push	r0
    1352:	1b be       	out	0x3b, r1	; 59
    1354:	2f 93       	push	r18
    1356:	3f 93       	push	r19
    1358:	4f 93       	push	r20
    135a:	5f 93       	push	r21
    135c:	6f 93       	push	r22
    135e:	7f 93       	push	r23
    1360:	8f 93       	push	r24
    1362:	9f 93       	push	r25
    1364:	af 93       	push	r26
    1366:	bf 93       	push	r27
    1368:	ef 93       	push	r30
    136a:	ff 93       	push	r31
    136c:	80 91 2c 06 	lds	r24, 0x062C
    1370:	81 60       	ori	r24, 0x01	; 1
    1372:	80 93 2c 06 	sts	0x062C, r24
    1376:	e0 91 34 21 	lds	r30, 0x2134
    137a:	f0 91 35 21 	lds	r31, 0x2135
    137e:	30 97       	sbiw	r30, 0x00	; 0
    1380:	09 f0       	breq	.+2      	; 0x1384 <__vector_34+0x4c>
    1382:	19 95       	eicall
    1384:	ff 91       	pop	r31
    1386:	ef 91       	pop	r30
    1388:	bf 91       	pop	r27
    138a:	af 91       	pop	r26
    138c:	9f 91       	pop	r25
    138e:	8f 91       	pop	r24
    1390:	7f 91       	pop	r23
    1392:	6f 91       	pop	r22
    1394:	5f 91       	pop	r21
    1396:	4f 91       	pop	r20
    1398:	3f 91       	pop	r19
    139a:	2f 91       	pop	r18
    139c:	0f 90       	pop	r0
    139e:	0b be       	out	0x3b, r0	; 59
    13a0:	0f 90       	pop	r0
    13a2:	09 be       	out	0x39, r0	; 57
    13a4:	0f 90       	pop	r0
    13a6:	08 be       	out	0x38, r0	; 56
    13a8:	0f 90       	pop	r0
    13aa:	0f be       	out	0x3f, r0	; 63
    13ac:	0f 90       	pop	r0
    13ae:	1f 90       	pop	r1
    13b0:	18 95       	reti

000013b2 <__vector_35>:
ISR (PORTB_INT1_vect)  {	PORTB_INTFLAGS |= 0x02;		if(mcu_int_io_callback[3])	((void(*)(void))mcu_int_io_callback[3])();		}	/**< IO Interrupt B1 ausführen und Callback aufrufen */
    13b2:	1f 92       	push	r1
    13b4:	0f 92       	push	r0
    13b6:	0f b6       	in	r0, 0x3f	; 63
    13b8:	0f 92       	push	r0
    13ba:	11 24       	eor	r1, r1
    13bc:	08 b6       	in	r0, 0x38	; 56
    13be:	0f 92       	push	r0
    13c0:	18 be       	out	0x38, r1	; 56
    13c2:	09 b6       	in	r0, 0x39	; 57
    13c4:	0f 92       	push	r0
    13c6:	19 be       	out	0x39, r1	; 57
    13c8:	0b b6       	in	r0, 0x3b	; 59
    13ca:	0f 92       	push	r0
    13cc:	1b be       	out	0x3b, r1	; 59
    13ce:	2f 93       	push	r18
    13d0:	3f 93       	push	r19
    13d2:	4f 93       	push	r20
    13d4:	5f 93       	push	r21
    13d6:	6f 93       	push	r22
    13d8:	7f 93       	push	r23
    13da:	8f 93       	push	r24
    13dc:	9f 93       	push	r25
    13de:	af 93       	push	r26
    13e0:	bf 93       	push	r27
    13e2:	ef 93       	push	r30
    13e4:	ff 93       	push	r31
    13e6:	80 91 2c 06 	lds	r24, 0x062C
    13ea:	82 60       	ori	r24, 0x02	; 2
    13ec:	80 93 2c 06 	sts	0x062C, r24
    13f0:	e0 91 36 21 	lds	r30, 0x2136
    13f4:	f0 91 37 21 	lds	r31, 0x2137
    13f8:	30 97       	sbiw	r30, 0x00	; 0
    13fa:	09 f0       	breq	.+2      	; 0x13fe <__vector_35+0x4c>
    13fc:	19 95       	eicall
    13fe:	ff 91       	pop	r31
    1400:	ef 91       	pop	r30
    1402:	bf 91       	pop	r27
    1404:	af 91       	pop	r26
    1406:	9f 91       	pop	r25
    1408:	8f 91       	pop	r24
    140a:	7f 91       	pop	r23
    140c:	6f 91       	pop	r22
    140e:	5f 91       	pop	r21
    1410:	4f 91       	pop	r20
    1412:	3f 91       	pop	r19
    1414:	2f 91       	pop	r18
    1416:	0f 90       	pop	r0
    1418:	0b be       	out	0x3b, r0	; 59
    141a:	0f 90       	pop	r0
    141c:	09 be       	out	0x39, r0	; 57
    141e:	0f 90       	pop	r0
    1420:	08 be       	out	0x38, r0	; 56
    1422:	0f 90       	pop	r0
    1424:	0f be       	out	0x3f, r0	; 63
    1426:	0f 90       	pop	r0
    1428:	1f 90       	pop	r1
    142a:	18 95       	reti

0000142c <__vector_2>:
ISR (PORTC_INT0_vect)  {	PORTC_INTFLAGS |= 0x01;		if(mcu_int_io_callback[4])	((void(*)(void))mcu_int_io_callback[4])();		}	/**< IO Interrupt C0 ausführen und Callback aufrufen */
    142c:	1f 92       	push	r1
    142e:	0f 92       	push	r0
    1430:	0f b6       	in	r0, 0x3f	; 63
    1432:	0f 92       	push	r0
    1434:	11 24       	eor	r1, r1
    1436:	08 b6       	in	r0, 0x38	; 56
    1438:	0f 92       	push	r0
    143a:	18 be       	out	0x38, r1	; 56
    143c:	09 b6       	in	r0, 0x39	; 57
    143e:	0f 92       	push	r0
    1440:	19 be       	out	0x39, r1	; 57
    1442:	0b b6       	in	r0, 0x3b	; 59
    1444:	0f 92       	push	r0
    1446:	1b be       	out	0x3b, r1	; 59
    1448:	2f 93       	push	r18
    144a:	3f 93       	push	r19
    144c:	4f 93       	push	r20
    144e:	5f 93       	push	r21
    1450:	6f 93       	push	r22
    1452:	7f 93       	push	r23
    1454:	8f 93       	push	r24
    1456:	9f 93       	push	r25
    1458:	af 93       	push	r26
    145a:	bf 93       	push	r27
    145c:	ef 93       	push	r30
    145e:	ff 93       	push	r31
    1460:	80 91 4c 06 	lds	r24, 0x064C
    1464:	81 60       	ori	r24, 0x01	; 1
    1466:	80 93 4c 06 	sts	0x064C, r24
    146a:	e0 91 38 21 	lds	r30, 0x2138
    146e:	f0 91 39 21 	lds	r31, 0x2139
    1472:	30 97       	sbiw	r30, 0x00	; 0
    1474:	09 f0       	breq	.+2      	; 0x1478 <__vector_2+0x4c>
    1476:	19 95       	eicall
    1478:	ff 91       	pop	r31
    147a:	ef 91       	pop	r30
    147c:	bf 91       	pop	r27
    147e:	af 91       	pop	r26
    1480:	9f 91       	pop	r25
    1482:	8f 91       	pop	r24
    1484:	7f 91       	pop	r23
    1486:	6f 91       	pop	r22
    1488:	5f 91       	pop	r21
    148a:	4f 91       	pop	r20
    148c:	3f 91       	pop	r19
    148e:	2f 91       	pop	r18
    1490:	0f 90       	pop	r0
    1492:	0b be       	out	0x3b, r0	; 59
    1494:	0f 90       	pop	r0
    1496:	09 be       	out	0x39, r0	; 57
    1498:	0f 90       	pop	r0
    149a:	08 be       	out	0x38, r0	; 56
    149c:	0f 90       	pop	r0
    149e:	0f be       	out	0x3f, r0	; 63
    14a0:	0f 90       	pop	r0
    14a2:	1f 90       	pop	r1
    14a4:	18 95       	reti

000014a6 <__vector_3>:
ISR (PORTC_INT1_vect)  {	PORTC_INTFLAGS |= 0x02;		if(mcu_int_io_callback[5])	((void(*)(void))mcu_int_io_callback[5])();		}	/**< IO Interrupt C1 ausführen und Callback aufrufen */
    14a6:	1f 92       	push	r1
    14a8:	0f 92       	push	r0
    14aa:	0f b6       	in	r0, 0x3f	; 63
    14ac:	0f 92       	push	r0
    14ae:	11 24       	eor	r1, r1
    14b0:	08 b6       	in	r0, 0x38	; 56
    14b2:	0f 92       	push	r0
    14b4:	18 be       	out	0x38, r1	; 56
    14b6:	09 b6       	in	r0, 0x39	; 57
    14b8:	0f 92       	push	r0
    14ba:	19 be       	out	0x39, r1	; 57
    14bc:	0b b6       	in	r0, 0x3b	; 59
    14be:	0f 92       	push	r0
    14c0:	1b be       	out	0x3b, r1	; 59
    14c2:	2f 93       	push	r18
    14c4:	3f 93       	push	r19
    14c6:	4f 93       	push	r20
    14c8:	5f 93       	push	r21
    14ca:	6f 93       	push	r22
    14cc:	7f 93       	push	r23
    14ce:	8f 93       	push	r24
    14d0:	9f 93       	push	r25
    14d2:	af 93       	push	r26
    14d4:	bf 93       	push	r27
    14d6:	ef 93       	push	r30
    14d8:	ff 93       	push	r31
    14da:	80 91 4c 06 	lds	r24, 0x064C
    14de:	82 60       	ori	r24, 0x02	; 2
    14e0:	80 93 4c 06 	sts	0x064C, r24
    14e4:	e0 91 3a 21 	lds	r30, 0x213A
    14e8:	f0 91 3b 21 	lds	r31, 0x213B
    14ec:	30 97       	sbiw	r30, 0x00	; 0
    14ee:	09 f0       	breq	.+2      	; 0x14f2 <__vector_3+0x4c>
    14f0:	19 95       	eicall
    14f2:	ff 91       	pop	r31
    14f4:	ef 91       	pop	r30
    14f6:	bf 91       	pop	r27
    14f8:	af 91       	pop	r26
    14fa:	9f 91       	pop	r25
    14fc:	8f 91       	pop	r24
    14fe:	7f 91       	pop	r23
    1500:	6f 91       	pop	r22
    1502:	5f 91       	pop	r21
    1504:	4f 91       	pop	r20
    1506:	3f 91       	pop	r19
    1508:	2f 91       	pop	r18
    150a:	0f 90       	pop	r0
    150c:	0b be       	out	0x3b, r0	; 59
    150e:	0f 90       	pop	r0
    1510:	09 be       	out	0x39, r0	; 57
    1512:	0f 90       	pop	r0
    1514:	08 be       	out	0x38, r0	; 56
    1516:	0f 90       	pop	r0
    1518:	0f be       	out	0x3f, r0	; 63
    151a:	0f 90       	pop	r0
    151c:	1f 90       	pop	r1
    151e:	18 95       	reti

00001520 <__vector_43>:
//war auskommentiert
//ISR (PORTD_INT0_vect)  {	PORTD_INTFLAGS |= 0x01;		if(mcu_int_io_callback[6])	((void(*)(void))mcu_int_io_callback[6])();		}	/**< IO Interrupt D0 ausführen und Callback aufrufen */
//ISR (PORTD_INT1_vect)  {	PORTD_INTFLAGS |= 0x02;		if(mcu_int_io_callback[7])	((void(*)(void))mcu_int_io_callback[7])();		}	/**< IO Interrupt D1 ausführen und Callback aufrufen */
ISR (PORTE_INT0_vect)  {	PORTE_INTFLAGS |= 0x01;		if(mcu_int_io_callback[8])	((void(*)(void))mcu_int_io_callback[8])();		}	/**< IO Interrupt E0 ausführen und Callback aufrufen */
    1520:	1f 92       	push	r1
    1522:	0f 92       	push	r0
    1524:	0f b6       	in	r0, 0x3f	; 63
    1526:	0f 92       	push	r0
    1528:	11 24       	eor	r1, r1
    152a:	08 b6       	in	r0, 0x38	; 56
    152c:	0f 92       	push	r0
    152e:	18 be       	out	0x38, r1	; 56
    1530:	09 b6       	in	r0, 0x39	; 57
    1532:	0f 92       	push	r0
    1534:	19 be       	out	0x39, r1	; 57
    1536:	0b b6       	in	r0, 0x3b	; 59
    1538:	0f 92       	push	r0
    153a:	1b be       	out	0x3b, r1	; 59
    153c:	2f 93       	push	r18
    153e:	3f 93       	push	r19
    1540:	4f 93       	push	r20
    1542:	5f 93       	push	r21
    1544:	6f 93       	push	r22
    1546:	7f 93       	push	r23
    1548:	8f 93       	push	r24
    154a:	9f 93       	push	r25
    154c:	af 93       	push	r26
    154e:	bf 93       	push	r27
    1550:	ef 93       	push	r30
    1552:	ff 93       	push	r31
    1554:	80 91 8c 06 	lds	r24, 0x068C
    1558:	81 60       	ori	r24, 0x01	; 1
    155a:	80 93 8c 06 	sts	0x068C, r24
    155e:	e0 91 40 21 	lds	r30, 0x2140
    1562:	f0 91 41 21 	lds	r31, 0x2141
    1566:	30 97       	sbiw	r30, 0x00	; 0
    1568:	09 f0       	breq	.+2      	; 0x156c <__vector_43+0x4c>
    156a:	19 95       	eicall
    156c:	ff 91       	pop	r31
    156e:	ef 91       	pop	r30
    1570:	bf 91       	pop	r27
    1572:	af 91       	pop	r26
    1574:	9f 91       	pop	r25
    1576:	8f 91       	pop	r24
    1578:	7f 91       	pop	r23
    157a:	6f 91       	pop	r22
    157c:	5f 91       	pop	r21
    157e:	4f 91       	pop	r20
    1580:	3f 91       	pop	r19
    1582:	2f 91       	pop	r18
    1584:	0f 90       	pop	r0
    1586:	0b be       	out	0x3b, r0	; 59
    1588:	0f 90       	pop	r0
    158a:	09 be       	out	0x39, r0	; 57
    158c:	0f 90       	pop	r0
    158e:	08 be       	out	0x38, r0	; 56
    1590:	0f 90       	pop	r0
    1592:	0f be       	out	0x3f, r0	; 63
    1594:	0f 90       	pop	r0
    1596:	1f 90       	pop	r1
    1598:	18 95       	reti

0000159a <__vector_44>:
ISR (PORTE_INT1_vect)  {	PORTE_INTFLAGS |= 0x02;		if(mcu_int_io_callback[9])	((void(*)(void))mcu_int_io_callback[9])();		}	/**< IO Interrupt E1 ausführen und Callback aufrufen */
    159a:	1f 92       	push	r1
    159c:	0f 92       	push	r0
    159e:	0f b6       	in	r0, 0x3f	; 63
    15a0:	0f 92       	push	r0
    15a2:	11 24       	eor	r1, r1
    15a4:	08 b6       	in	r0, 0x38	; 56
    15a6:	0f 92       	push	r0
    15a8:	18 be       	out	0x38, r1	; 56
    15aa:	09 b6       	in	r0, 0x39	; 57
    15ac:	0f 92       	push	r0
    15ae:	19 be       	out	0x39, r1	; 57
    15b0:	0b b6       	in	r0, 0x3b	; 59
    15b2:	0f 92       	push	r0
    15b4:	1b be       	out	0x3b, r1	; 59
    15b6:	2f 93       	push	r18
    15b8:	3f 93       	push	r19
    15ba:	4f 93       	push	r20
    15bc:	5f 93       	push	r21
    15be:	6f 93       	push	r22
    15c0:	7f 93       	push	r23
    15c2:	8f 93       	push	r24
    15c4:	9f 93       	push	r25
    15c6:	af 93       	push	r26
    15c8:	bf 93       	push	r27
    15ca:	ef 93       	push	r30
    15cc:	ff 93       	push	r31
    15ce:	80 91 8c 06 	lds	r24, 0x068C
    15d2:	82 60       	ori	r24, 0x02	; 2
    15d4:	80 93 8c 06 	sts	0x068C, r24
    15d8:	e0 91 42 21 	lds	r30, 0x2142
    15dc:	f0 91 43 21 	lds	r31, 0x2143
    15e0:	30 97       	sbiw	r30, 0x00	; 0
    15e2:	09 f0       	breq	.+2      	; 0x15e6 <__vector_44+0x4c>
    15e4:	19 95       	eicall
    15e6:	ff 91       	pop	r31
    15e8:	ef 91       	pop	r30
    15ea:	bf 91       	pop	r27
    15ec:	af 91       	pop	r26
    15ee:	9f 91       	pop	r25
    15f0:	8f 91       	pop	r24
    15f2:	7f 91       	pop	r23
    15f4:	6f 91       	pop	r22
    15f6:	5f 91       	pop	r21
    15f8:	4f 91       	pop	r20
    15fa:	3f 91       	pop	r19
    15fc:	2f 91       	pop	r18
    15fe:	0f 90       	pop	r0
    1600:	0b be       	out	0x3b, r0	; 59
    1602:	0f 90       	pop	r0
    1604:	09 be       	out	0x39, r0	; 57
    1606:	0f 90       	pop	r0
    1608:	08 be       	out	0x38, r0	; 56
    160a:	0f 90       	pop	r0
    160c:	0f be       	out	0x3f, r0	; 63
    160e:	0f 90       	pop	r0
    1610:	1f 90       	pop	r1
    1612:	18 95       	reti

00001614 <__vector_104>:
ISR (PORTF_INT0_vect)  {	PORTF_INTFLAGS |= 0x01;		if(mcu_int_io_callback[10])	((void(*)(void))mcu_int_io_callback[10])();		}	/**< IO Interrupt F0 ausführen und Callback aufrufen */
    1614:	1f 92       	push	r1
    1616:	0f 92       	push	r0
    1618:	0f b6       	in	r0, 0x3f	; 63
    161a:	0f 92       	push	r0
    161c:	11 24       	eor	r1, r1
    161e:	08 b6       	in	r0, 0x38	; 56
    1620:	0f 92       	push	r0
    1622:	18 be       	out	0x38, r1	; 56
    1624:	09 b6       	in	r0, 0x39	; 57
    1626:	0f 92       	push	r0
    1628:	19 be       	out	0x39, r1	; 57
    162a:	0b b6       	in	r0, 0x3b	; 59
    162c:	0f 92       	push	r0
    162e:	1b be       	out	0x3b, r1	; 59
    1630:	2f 93       	push	r18
    1632:	3f 93       	push	r19
    1634:	4f 93       	push	r20
    1636:	5f 93       	push	r21
    1638:	6f 93       	push	r22
    163a:	7f 93       	push	r23
    163c:	8f 93       	push	r24
    163e:	9f 93       	push	r25
    1640:	af 93       	push	r26
    1642:	bf 93       	push	r27
    1644:	ef 93       	push	r30
    1646:	ff 93       	push	r31
    1648:	80 91 ac 06 	lds	r24, 0x06AC
    164c:	81 60       	ori	r24, 0x01	; 1
    164e:	80 93 ac 06 	sts	0x06AC, r24
    1652:	e0 91 44 21 	lds	r30, 0x2144
    1656:	f0 91 45 21 	lds	r31, 0x2145
    165a:	30 97       	sbiw	r30, 0x00	; 0
    165c:	09 f0       	breq	.+2      	; 0x1660 <__vector_104+0x4c>
    165e:	19 95       	eicall
    1660:	ff 91       	pop	r31
    1662:	ef 91       	pop	r30
    1664:	bf 91       	pop	r27
    1666:	af 91       	pop	r26
    1668:	9f 91       	pop	r25
    166a:	8f 91       	pop	r24
    166c:	7f 91       	pop	r23
    166e:	6f 91       	pop	r22
    1670:	5f 91       	pop	r21
    1672:	4f 91       	pop	r20
    1674:	3f 91       	pop	r19
    1676:	2f 91       	pop	r18
    1678:	0f 90       	pop	r0
    167a:	0b be       	out	0x3b, r0	; 59
    167c:	0f 90       	pop	r0
    167e:	09 be       	out	0x39, r0	; 57
    1680:	0f 90       	pop	r0
    1682:	08 be       	out	0x38, r0	; 56
    1684:	0f 90       	pop	r0
    1686:	0f be       	out	0x3f, r0	; 63
    1688:	0f 90       	pop	r0
    168a:	1f 90       	pop	r1
    168c:	18 95       	reti

0000168e <__vector_105>:
ISR (PORTF_INT1_vect)  {	PORTF_INTFLAGS |= 0x02;		if(mcu_int_io_callback[11])	((void(*)(void))mcu_int_io_callback[11])();		}	/**< IO Interrupt F1 ausführen und Callback aufrufen */
    168e:	1f 92       	push	r1
    1690:	0f 92       	push	r0
    1692:	0f b6       	in	r0, 0x3f	; 63
    1694:	0f 92       	push	r0
    1696:	11 24       	eor	r1, r1
    1698:	08 b6       	in	r0, 0x38	; 56
    169a:	0f 92       	push	r0
    169c:	18 be       	out	0x38, r1	; 56
    169e:	09 b6       	in	r0, 0x39	; 57
    16a0:	0f 92       	push	r0
    16a2:	19 be       	out	0x39, r1	; 57
    16a4:	0b b6       	in	r0, 0x3b	; 59
    16a6:	0f 92       	push	r0
    16a8:	1b be       	out	0x3b, r1	; 59
    16aa:	2f 93       	push	r18
    16ac:	3f 93       	push	r19
    16ae:	4f 93       	push	r20
    16b0:	5f 93       	push	r21
    16b2:	6f 93       	push	r22
    16b4:	7f 93       	push	r23
    16b6:	8f 93       	push	r24
    16b8:	9f 93       	push	r25
    16ba:	af 93       	push	r26
    16bc:	bf 93       	push	r27
    16be:	ef 93       	push	r30
    16c0:	ff 93       	push	r31
    16c2:	80 91 ac 06 	lds	r24, 0x06AC
    16c6:	82 60       	ori	r24, 0x02	; 2
    16c8:	80 93 ac 06 	sts	0x06AC, r24
    16cc:	e0 91 46 21 	lds	r30, 0x2146
    16d0:	f0 91 47 21 	lds	r31, 0x2147
    16d4:	30 97       	sbiw	r30, 0x00	; 0
    16d6:	09 f0       	breq	.+2      	; 0x16da <__vector_105+0x4c>
    16d8:	19 95       	eicall
    16da:	ff 91       	pop	r31
    16dc:	ef 91       	pop	r30
    16de:	bf 91       	pop	r27
    16e0:	af 91       	pop	r26
    16e2:	9f 91       	pop	r25
    16e4:	8f 91       	pop	r24
    16e6:	7f 91       	pop	r23
    16e8:	6f 91       	pop	r22
    16ea:	5f 91       	pop	r21
    16ec:	4f 91       	pop	r20
    16ee:	3f 91       	pop	r19
    16f0:	2f 91       	pop	r18
    16f2:	0f 90       	pop	r0
    16f4:	0b be       	out	0x3b, r0	; 59
    16f6:	0f 90       	pop	r0
    16f8:	09 be       	out	0x39, r0	; 57
    16fa:	0f 90       	pop	r0
    16fc:	08 be       	out	0x38, r0	; 56
    16fe:	0f 90       	pop	r0
    1700:	0f be       	out	0x3f, r0	; 63
    1702:	0f 90       	pop	r0
    1704:	1f 90       	pop	r1
    1706:	18 95       	reti

00001708 <__vector_96>:
ISR (PORTH_INT0_vect)  {	PORTH_INTFLAGS |= 0x01;		if(mcu_int_io_callback[12])	((void(*)(void))mcu_int_io_callback[12])();		}	/**< IO Interrupt H0 ausführen und Callback aufrufen */
    1708:	1f 92       	push	r1
    170a:	0f 92       	push	r0
    170c:	0f b6       	in	r0, 0x3f	; 63
    170e:	0f 92       	push	r0
    1710:	11 24       	eor	r1, r1
    1712:	08 b6       	in	r0, 0x38	; 56
    1714:	0f 92       	push	r0
    1716:	18 be       	out	0x38, r1	; 56
    1718:	09 b6       	in	r0, 0x39	; 57
    171a:	0f 92       	push	r0
    171c:	19 be       	out	0x39, r1	; 57
    171e:	0b b6       	in	r0, 0x3b	; 59
    1720:	0f 92       	push	r0
    1722:	1b be       	out	0x3b, r1	; 59
    1724:	2f 93       	push	r18
    1726:	3f 93       	push	r19
    1728:	4f 93       	push	r20
    172a:	5f 93       	push	r21
    172c:	6f 93       	push	r22
    172e:	7f 93       	push	r23
    1730:	8f 93       	push	r24
    1732:	9f 93       	push	r25
    1734:	af 93       	push	r26
    1736:	bf 93       	push	r27
    1738:	ef 93       	push	r30
    173a:	ff 93       	push	r31
    173c:	80 91 ec 06 	lds	r24, 0x06EC
    1740:	81 60       	ori	r24, 0x01	; 1
    1742:	80 93 ec 06 	sts	0x06EC, r24
    1746:	e0 91 48 21 	lds	r30, 0x2148
    174a:	f0 91 49 21 	lds	r31, 0x2149
    174e:	30 97       	sbiw	r30, 0x00	; 0
    1750:	09 f0       	breq	.+2      	; 0x1754 <__vector_96+0x4c>
    1752:	19 95       	eicall
    1754:	ff 91       	pop	r31
    1756:	ef 91       	pop	r30
    1758:	bf 91       	pop	r27
    175a:	af 91       	pop	r26
    175c:	9f 91       	pop	r25
    175e:	8f 91       	pop	r24
    1760:	7f 91       	pop	r23
    1762:	6f 91       	pop	r22
    1764:	5f 91       	pop	r21
    1766:	4f 91       	pop	r20
    1768:	3f 91       	pop	r19
    176a:	2f 91       	pop	r18
    176c:	0f 90       	pop	r0
    176e:	0b be       	out	0x3b, r0	; 59
    1770:	0f 90       	pop	r0
    1772:	09 be       	out	0x39, r0	; 57
    1774:	0f 90       	pop	r0
    1776:	08 be       	out	0x38, r0	; 56
    1778:	0f 90       	pop	r0
    177a:	0f be       	out	0x3f, r0	; 63
    177c:	0f 90       	pop	r0
    177e:	1f 90       	pop	r1
    1780:	18 95       	reti

00001782 <__vector_97>:
ISR (PORTH_INT1_vect)  {	PORTH_INTFLAGS |= 0x02;		if(mcu_int_io_callback[13])	((void(*)(void))mcu_int_io_callback[13])();		}	/**< IO Interrupt H1 ausführen und Callback aufrufen */
    1782:	1f 92       	push	r1
    1784:	0f 92       	push	r0
    1786:	0f b6       	in	r0, 0x3f	; 63
    1788:	0f 92       	push	r0
    178a:	11 24       	eor	r1, r1
    178c:	08 b6       	in	r0, 0x38	; 56
    178e:	0f 92       	push	r0
    1790:	18 be       	out	0x38, r1	; 56
    1792:	09 b6       	in	r0, 0x39	; 57
    1794:	0f 92       	push	r0
    1796:	19 be       	out	0x39, r1	; 57
    1798:	0b b6       	in	r0, 0x3b	; 59
    179a:	0f 92       	push	r0
    179c:	1b be       	out	0x3b, r1	; 59
    179e:	2f 93       	push	r18
    17a0:	3f 93       	push	r19
    17a2:	4f 93       	push	r20
    17a4:	5f 93       	push	r21
    17a6:	6f 93       	push	r22
    17a8:	7f 93       	push	r23
    17aa:	8f 93       	push	r24
    17ac:	9f 93       	push	r25
    17ae:	af 93       	push	r26
    17b0:	bf 93       	push	r27
    17b2:	ef 93       	push	r30
    17b4:	ff 93       	push	r31
    17b6:	80 91 ec 06 	lds	r24, 0x06EC
    17ba:	82 60       	ori	r24, 0x02	; 2
    17bc:	80 93 ec 06 	sts	0x06EC, r24
    17c0:	e0 91 4a 21 	lds	r30, 0x214A
    17c4:	f0 91 4b 21 	lds	r31, 0x214B
    17c8:	30 97       	sbiw	r30, 0x00	; 0
    17ca:	09 f0       	breq	.+2      	; 0x17ce <__vector_97+0x4c>
    17cc:	19 95       	eicall
    17ce:	ff 91       	pop	r31
    17d0:	ef 91       	pop	r30
    17d2:	bf 91       	pop	r27
    17d4:	af 91       	pop	r26
    17d6:	9f 91       	pop	r25
    17d8:	8f 91       	pop	r24
    17da:	7f 91       	pop	r23
    17dc:	6f 91       	pop	r22
    17de:	5f 91       	pop	r21
    17e0:	4f 91       	pop	r20
    17e2:	3f 91       	pop	r19
    17e4:	2f 91       	pop	r18
    17e6:	0f 90       	pop	r0
    17e8:	0b be       	out	0x3b, r0	; 59
    17ea:	0f 90       	pop	r0
    17ec:	09 be       	out	0x39, r0	; 57
    17ee:	0f 90       	pop	r0
    17f0:	08 be       	out	0x38, r0	; 56
    17f2:	0f 90       	pop	r0
    17f4:	0f be       	out	0x3f, r0	; 63
    17f6:	0f 90       	pop	r0
    17f8:	1f 90       	pop	r1
    17fa:	18 95       	reti

000017fc <__vector_98>:
ISR (PORTJ_INT0_vect)  {	PORTJ_INTFLAGS |= 0x01;		if(mcu_int_io_callback[14])	((void(*)(void))mcu_int_io_callback[14])();		}	/**< IO Interrupt J0 ausführen und Callback aufrufen */
    17fc:	1f 92       	push	r1
    17fe:	0f 92       	push	r0
    1800:	0f b6       	in	r0, 0x3f	; 63
    1802:	0f 92       	push	r0
    1804:	11 24       	eor	r1, r1
    1806:	08 b6       	in	r0, 0x38	; 56
    1808:	0f 92       	push	r0
    180a:	18 be       	out	0x38, r1	; 56
    180c:	09 b6       	in	r0, 0x39	; 57
    180e:	0f 92       	push	r0
    1810:	19 be       	out	0x39, r1	; 57
    1812:	0b b6       	in	r0, 0x3b	; 59
    1814:	0f 92       	push	r0
    1816:	1b be       	out	0x3b, r1	; 59
    1818:	2f 93       	push	r18
    181a:	3f 93       	push	r19
    181c:	4f 93       	push	r20
    181e:	5f 93       	push	r21
    1820:	6f 93       	push	r22
    1822:	7f 93       	push	r23
    1824:	8f 93       	push	r24
    1826:	9f 93       	push	r25
    1828:	af 93       	push	r26
    182a:	bf 93       	push	r27
    182c:	ef 93       	push	r30
    182e:	ff 93       	push	r31
    1830:	80 91 0c 07 	lds	r24, 0x070C
    1834:	81 60       	ori	r24, 0x01	; 1
    1836:	80 93 0c 07 	sts	0x070C, r24
    183a:	e0 91 4c 21 	lds	r30, 0x214C
    183e:	f0 91 4d 21 	lds	r31, 0x214D
    1842:	30 97       	sbiw	r30, 0x00	; 0
    1844:	09 f0       	breq	.+2      	; 0x1848 <__vector_98+0x4c>
    1846:	19 95       	eicall
    1848:	ff 91       	pop	r31
    184a:	ef 91       	pop	r30
    184c:	bf 91       	pop	r27
    184e:	af 91       	pop	r26
    1850:	9f 91       	pop	r25
    1852:	8f 91       	pop	r24
    1854:	7f 91       	pop	r23
    1856:	6f 91       	pop	r22
    1858:	5f 91       	pop	r21
    185a:	4f 91       	pop	r20
    185c:	3f 91       	pop	r19
    185e:	2f 91       	pop	r18
    1860:	0f 90       	pop	r0
    1862:	0b be       	out	0x3b, r0	; 59
    1864:	0f 90       	pop	r0
    1866:	09 be       	out	0x39, r0	; 57
    1868:	0f 90       	pop	r0
    186a:	08 be       	out	0x38, r0	; 56
    186c:	0f 90       	pop	r0
    186e:	0f be       	out	0x3f, r0	; 63
    1870:	0f 90       	pop	r0
    1872:	1f 90       	pop	r1
    1874:	18 95       	reti

00001876 <__vector_99>:
ISR (PORTJ_INT1_vect)  {	PORTJ_INTFLAGS |= 0x02;		if(mcu_int_io_callback[15])	((void(*)(void))mcu_int_io_callback[15])();		}	/**< IO Interrupt J1 ausführen und Callback aufrufen */
    1876:	1f 92       	push	r1
    1878:	0f 92       	push	r0
    187a:	0f b6       	in	r0, 0x3f	; 63
    187c:	0f 92       	push	r0
    187e:	11 24       	eor	r1, r1
    1880:	08 b6       	in	r0, 0x38	; 56
    1882:	0f 92       	push	r0
    1884:	18 be       	out	0x38, r1	; 56
    1886:	09 b6       	in	r0, 0x39	; 57
    1888:	0f 92       	push	r0
    188a:	19 be       	out	0x39, r1	; 57
    188c:	0b b6       	in	r0, 0x3b	; 59
    188e:	0f 92       	push	r0
    1890:	1b be       	out	0x3b, r1	; 59
    1892:	2f 93       	push	r18
    1894:	3f 93       	push	r19
    1896:	4f 93       	push	r20
    1898:	5f 93       	push	r21
    189a:	6f 93       	push	r22
    189c:	7f 93       	push	r23
    189e:	8f 93       	push	r24
    18a0:	9f 93       	push	r25
    18a2:	af 93       	push	r26
    18a4:	bf 93       	push	r27
    18a6:	ef 93       	push	r30
    18a8:	ff 93       	push	r31
    18aa:	80 91 0c 07 	lds	r24, 0x070C
    18ae:	82 60       	ori	r24, 0x02	; 2
    18b0:	80 93 0c 07 	sts	0x070C, r24
    18b4:	e0 91 4e 21 	lds	r30, 0x214E
    18b8:	f0 91 4f 21 	lds	r31, 0x214F
    18bc:	30 97       	sbiw	r30, 0x00	; 0
    18be:	09 f0       	breq	.+2      	; 0x18c2 <__vector_99+0x4c>
    18c0:	19 95       	eicall
    18c2:	ff 91       	pop	r31
    18c4:	ef 91       	pop	r30
    18c6:	bf 91       	pop	r27
    18c8:	af 91       	pop	r26
    18ca:	9f 91       	pop	r25
    18cc:	8f 91       	pop	r24
    18ce:	7f 91       	pop	r23
    18d0:	6f 91       	pop	r22
    18d2:	5f 91       	pop	r21
    18d4:	4f 91       	pop	r20
    18d6:	3f 91       	pop	r19
    18d8:	2f 91       	pop	r18
    18da:	0f 90       	pop	r0
    18dc:	0b be       	out	0x3b, r0	; 59
    18de:	0f 90       	pop	r0
    18e0:	09 be       	out	0x39, r0	; 57
    18e2:	0f 90       	pop	r0
    18e4:	08 be       	out	0x38, r0	; 56
    18e6:	0f 90       	pop	r0
    18e8:	0f be       	out	0x3f, r0	; 63
    18ea:	0f 90       	pop	r0
    18ec:	1f 90       	pop	r1
    18ee:	18 95       	reti

000018f0 <__vector_100>:
ISR (PORTK_INT0_vect)  {	PORTK_INTFLAGS |= 0x01;		if(mcu_int_io_callback[16])	((void(*)(void))mcu_int_io_callback[16])();		}	/**< IO Interrupt K0 ausführen und Callback aufrufen */
    18f0:	1f 92       	push	r1
    18f2:	0f 92       	push	r0
    18f4:	0f b6       	in	r0, 0x3f	; 63
    18f6:	0f 92       	push	r0
    18f8:	11 24       	eor	r1, r1
    18fa:	08 b6       	in	r0, 0x38	; 56
    18fc:	0f 92       	push	r0
    18fe:	18 be       	out	0x38, r1	; 56
    1900:	09 b6       	in	r0, 0x39	; 57
    1902:	0f 92       	push	r0
    1904:	19 be       	out	0x39, r1	; 57
    1906:	0b b6       	in	r0, 0x3b	; 59
    1908:	0f 92       	push	r0
    190a:	1b be       	out	0x3b, r1	; 59
    190c:	2f 93       	push	r18
    190e:	3f 93       	push	r19
    1910:	4f 93       	push	r20
    1912:	5f 93       	push	r21
    1914:	6f 93       	push	r22
    1916:	7f 93       	push	r23
    1918:	8f 93       	push	r24
    191a:	9f 93       	push	r25
    191c:	af 93       	push	r26
    191e:	bf 93       	push	r27
    1920:	ef 93       	push	r30
    1922:	ff 93       	push	r31
    1924:	80 91 2c 07 	lds	r24, 0x072C
    1928:	81 60       	ori	r24, 0x01	; 1
    192a:	80 93 2c 07 	sts	0x072C, r24
    192e:	e0 91 50 21 	lds	r30, 0x2150
    1932:	f0 91 51 21 	lds	r31, 0x2151
    1936:	30 97       	sbiw	r30, 0x00	; 0
    1938:	09 f0       	breq	.+2      	; 0x193c <__vector_100+0x4c>
    193a:	19 95       	eicall
    193c:	ff 91       	pop	r31
    193e:	ef 91       	pop	r30
    1940:	bf 91       	pop	r27
    1942:	af 91       	pop	r26
    1944:	9f 91       	pop	r25
    1946:	8f 91       	pop	r24
    1948:	7f 91       	pop	r23
    194a:	6f 91       	pop	r22
    194c:	5f 91       	pop	r21
    194e:	4f 91       	pop	r20
    1950:	3f 91       	pop	r19
    1952:	2f 91       	pop	r18
    1954:	0f 90       	pop	r0
    1956:	0b be       	out	0x3b, r0	; 59
    1958:	0f 90       	pop	r0
    195a:	09 be       	out	0x39, r0	; 57
    195c:	0f 90       	pop	r0
    195e:	08 be       	out	0x38, r0	; 56
    1960:	0f 90       	pop	r0
    1962:	0f be       	out	0x3f, r0	; 63
    1964:	0f 90       	pop	r0
    1966:	1f 90       	pop	r1
    1968:	18 95       	reti

0000196a <__vector_101>:
ISR (PORTK_INT1_vect)  {	PORTK_INTFLAGS |= 0x02;		if(mcu_int_io_callback[17])	((void(*)(void))mcu_int_io_callback[17])();		}	/**< IO Interrupt K1 ausführen und Callback aufrufen */
    196a:	1f 92       	push	r1
    196c:	0f 92       	push	r0
    196e:	0f b6       	in	r0, 0x3f	; 63
    1970:	0f 92       	push	r0
    1972:	11 24       	eor	r1, r1
    1974:	08 b6       	in	r0, 0x38	; 56
    1976:	0f 92       	push	r0
    1978:	18 be       	out	0x38, r1	; 56
    197a:	09 b6       	in	r0, 0x39	; 57
    197c:	0f 92       	push	r0
    197e:	19 be       	out	0x39, r1	; 57
    1980:	0b b6       	in	r0, 0x3b	; 59
    1982:	0f 92       	push	r0
    1984:	1b be       	out	0x3b, r1	; 59
    1986:	2f 93       	push	r18
    1988:	3f 93       	push	r19
    198a:	4f 93       	push	r20
    198c:	5f 93       	push	r21
    198e:	6f 93       	push	r22
    1990:	7f 93       	push	r23
    1992:	8f 93       	push	r24
    1994:	9f 93       	push	r25
    1996:	af 93       	push	r26
    1998:	bf 93       	push	r27
    199a:	ef 93       	push	r30
    199c:	ff 93       	push	r31
    199e:	80 91 2c 07 	lds	r24, 0x072C
    19a2:	82 60       	ori	r24, 0x02	; 2
    19a4:	80 93 2c 07 	sts	0x072C, r24
    19a8:	e0 91 52 21 	lds	r30, 0x2152
    19ac:	f0 91 53 21 	lds	r31, 0x2153
    19b0:	30 97       	sbiw	r30, 0x00	; 0
    19b2:	09 f0       	breq	.+2      	; 0x19b6 <__vector_101+0x4c>
    19b4:	19 95       	eicall
    19b6:	ff 91       	pop	r31
    19b8:	ef 91       	pop	r30
    19ba:	bf 91       	pop	r27
    19bc:	af 91       	pop	r26
    19be:	9f 91       	pop	r25
    19c0:	8f 91       	pop	r24
    19c2:	7f 91       	pop	r23
    19c4:	6f 91       	pop	r22
    19c6:	5f 91       	pop	r21
    19c8:	4f 91       	pop	r20
    19ca:	3f 91       	pop	r19
    19cc:	2f 91       	pop	r18
    19ce:	0f 90       	pop	r0
    19d0:	0b be       	out	0x3b, r0	; 59
    19d2:	0f 90       	pop	r0
    19d4:	09 be       	out	0x39, r0	; 57
    19d6:	0f 90       	pop	r0
    19d8:	08 be       	out	0x38, r0	; 56
    19da:	0f 90       	pop	r0
    19dc:	0f be       	out	0x3f, r0	; 63
    19de:	0f 90       	pop	r0
    19e0:	1f 90       	pop	r1
    19e2:	18 95       	reti

000019e4 <__vector_94>:
ISR (PORTQ_INT0_vect)  {	PORTQ_INTFLAGS |= 0x01;		if(mcu_int_io_callback[18])	((void(*)(void))mcu_int_io_callback[18])();		}	/**< IO Interrupt Q0 ausführen und Callback aufrufen */
    19e4:	1f 92       	push	r1
    19e6:	0f 92       	push	r0
    19e8:	0f b6       	in	r0, 0x3f	; 63
    19ea:	0f 92       	push	r0
    19ec:	11 24       	eor	r1, r1
    19ee:	08 b6       	in	r0, 0x38	; 56
    19f0:	0f 92       	push	r0
    19f2:	18 be       	out	0x38, r1	; 56
    19f4:	09 b6       	in	r0, 0x39	; 57
    19f6:	0f 92       	push	r0
    19f8:	19 be       	out	0x39, r1	; 57
    19fa:	0b b6       	in	r0, 0x3b	; 59
    19fc:	0f 92       	push	r0
    19fe:	1b be       	out	0x3b, r1	; 59
    1a00:	2f 93       	push	r18
    1a02:	3f 93       	push	r19
    1a04:	4f 93       	push	r20
    1a06:	5f 93       	push	r21
    1a08:	6f 93       	push	r22
    1a0a:	7f 93       	push	r23
    1a0c:	8f 93       	push	r24
    1a0e:	9f 93       	push	r25
    1a10:	af 93       	push	r26
    1a12:	bf 93       	push	r27
    1a14:	ef 93       	push	r30
    1a16:	ff 93       	push	r31
    1a18:	80 91 cc 07 	lds	r24, 0x07CC
    1a1c:	81 60       	ori	r24, 0x01	; 1
    1a1e:	80 93 cc 07 	sts	0x07CC, r24
    1a22:	e0 91 54 21 	lds	r30, 0x2154
    1a26:	f0 91 55 21 	lds	r31, 0x2155
    1a2a:	30 97       	sbiw	r30, 0x00	; 0
    1a2c:	09 f0       	breq	.+2      	; 0x1a30 <__vector_94+0x4c>
    1a2e:	19 95       	eicall
    1a30:	ff 91       	pop	r31
    1a32:	ef 91       	pop	r30
    1a34:	bf 91       	pop	r27
    1a36:	af 91       	pop	r26
    1a38:	9f 91       	pop	r25
    1a3a:	8f 91       	pop	r24
    1a3c:	7f 91       	pop	r23
    1a3e:	6f 91       	pop	r22
    1a40:	5f 91       	pop	r21
    1a42:	4f 91       	pop	r20
    1a44:	3f 91       	pop	r19
    1a46:	2f 91       	pop	r18
    1a48:	0f 90       	pop	r0
    1a4a:	0b be       	out	0x3b, r0	; 59
    1a4c:	0f 90       	pop	r0
    1a4e:	09 be       	out	0x39, r0	; 57
    1a50:	0f 90       	pop	r0
    1a52:	08 be       	out	0x38, r0	; 56
    1a54:	0f 90       	pop	r0
    1a56:	0f be       	out	0x3f, r0	; 63
    1a58:	0f 90       	pop	r0
    1a5a:	1f 90       	pop	r1
    1a5c:	18 95       	reti

00001a5e <__vector_95>:
ISR (PORTQ_INT1_vect)  {	PORTQ_INTFLAGS |= 0x02;		if(mcu_int_io_callback[19])	((void(*)(void))mcu_int_io_callback[19])();		}	/**< IO Interrupt Q1 ausführen und Callback aufrufen */
    1a5e:	1f 92       	push	r1
    1a60:	0f 92       	push	r0
    1a62:	0f b6       	in	r0, 0x3f	; 63
    1a64:	0f 92       	push	r0
    1a66:	11 24       	eor	r1, r1
    1a68:	08 b6       	in	r0, 0x38	; 56
    1a6a:	0f 92       	push	r0
    1a6c:	18 be       	out	0x38, r1	; 56
    1a6e:	09 b6       	in	r0, 0x39	; 57
    1a70:	0f 92       	push	r0
    1a72:	19 be       	out	0x39, r1	; 57
    1a74:	0b b6       	in	r0, 0x3b	; 59
    1a76:	0f 92       	push	r0
    1a78:	1b be       	out	0x3b, r1	; 59
    1a7a:	2f 93       	push	r18
    1a7c:	3f 93       	push	r19
    1a7e:	4f 93       	push	r20
    1a80:	5f 93       	push	r21
    1a82:	6f 93       	push	r22
    1a84:	7f 93       	push	r23
    1a86:	8f 93       	push	r24
    1a88:	9f 93       	push	r25
    1a8a:	af 93       	push	r26
    1a8c:	bf 93       	push	r27
    1a8e:	ef 93       	push	r30
    1a90:	ff 93       	push	r31
    1a92:	80 91 cc 07 	lds	r24, 0x07CC
    1a96:	82 60       	ori	r24, 0x02	; 2
    1a98:	80 93 cc 07 	sts	0x07CC, r24
    1a9c:	e0 91 56 21 	lds	r30, 0x2156
    1aa0:	f0 91 57 21 	lds	r31, 0x2157
    1aa4:	30 97       	sbiw	r30, 0x00	; 0
    1aa6:	09 f0       	breq	.+2      	; 0x1aaa <__vector_95+0x4c>
    1aa8:	19 95       	eicall
    1aaa:	ff 91       	pop	r31
    1aac:	ef 91       	pop	r30
    1aae:	bf 91       	pop	r27
    1ab0:	af 91       	pop	r26
    1ab2:	9f 91       	pop	r25
    1ab4:	8f 91       	pop	r24
    1ab6:	7f 91       	pop	r23
    1ab8:	6f 91       	pop	r22
    1aba:	5f 91       	pop	r21
    1abc:	4f 91       	pop	r20
    1abe:	3f 91       	pop	r19
    1ac0:	2f 91       	pop	r18
    1ac2:	0f 90       	pop	r0
    1ac4:	0b be       	out	0x3b, r0	; 59
    1ac6:	0f 90       	pop	r0
    1ac8:	09 be       	out	0x39, r0	; 57
    1aca:	0f 90       	pop	r0
    1acc:	08 be       	out	0x38, r0	; 56
    1ace:	0f 90       	pop	r0
    1ad0:	0f be       	out	0x3f, r0	; 63
    1ad2:	0f 90       	pop	r0
    1ad4:	1f 90       	pop	r1
    1ad6:	18 95       	reti

00001ad8 <__vector_4>:
ISR (PORTR_INT0_vect)  {	PORTR_INTFLAGS |= 0x01;		if(mcu_int_io_callback[20])	((void(*)(void))mcu_int_io_callback[20])();		}	/**< IO Interrupt R0 ausführen und Callback aufrufen */
    1ad8:	1f 92       	push	r1
    1ada:	0f 92       	push	r0
    1adc:	0f b6       	in	r0, 0x3f	; 63
    1ade:	0f 92       	push	r0
    1ae0:	11 24       	eor	r1, r1
    1ae2:	08 b6       	in	r0, 0x38	; 56
    1ae4:	0f 92       	push	r0
    1ae6:	18 be       	out	0x38, r1	; 56
    1ae8:	09 b6       	in	r0, 0x39	; 57
    1aea:	0f 92       	push	r0
    1aec:	19 be       	out	0x39, r1	; 57
    1aee:	0b b6       	in	r0, 0x3b	; 59
    1af0:	0f 92       	push	r0
    1af2:	1b be       	out	0x3b, r1	; 59
    1af4:	2f 93       	push	r18
    1af6:	3f 93       	push	r19
    1af8:	4f 93       	push	r20
    1afa:	5f 93       	push	r21
    1afc:	6f 93       	push	r22
    1afe:	7f 93       	push	r23
    1b00:	8f 93       	push	r24
    1b02:	9f 93       	push	r25
    1b04:	af 93       	push	r26
    1b06:	bf 93       	push	r27
    1b08:	ef 93       	push	r30
    1b0a:	ff 93       	push	r31
    1b0c:	80 91 ec 07 	lds	r24, 0x07EC
    1b10:	81 60       	ori	r24, 0x01	; 1
    1b12:	80 93 ec 07 	sts	0x07EC, r24
    1b16:	e0 91 58 21 	lds	r30, 0x2158
    1b1a:	f0 91 59 21 	lds	r31, 0x2159
    1b1e:	30 97       	sbiw	r30, 0x00	; 0
    1b20:	09 f0       	breq	.+2      	; 0x1b24 <__vector_4+0x4c>
    1b22:	19 95       	eicall
    1b24:	ff 91       	pop	r31
    1b26:	ef 91       	pop	r30
    1b28:	bf 91       	pop	r27
    1b2a:	af 91       	pop	r26
    1b2c:	9f 91       	pop	r25
    1b2e:	8f 91       	pop	r24
    1b30:	7f 91       	pop	r23
    1b32:	6f 91       	pop	r22
    1b34:	5f 91       	pop	r21
    1b36:	4f 91       	pop	r20
    1b38:	3f 91       	pop	r19
    1b3a:	2f 91       	pop	r18
    1b3c:	0f 90       	pop	r0
    1b3e:	0b be       	out	0x3b, r0	; 59
    1b40:	0f 90       	pop	r0
    1b42:	09 be       	out	0x39, r0	; 57
    1b44:	0f 90       	pop	r0
    1b46:	08 be       	out	0x38, r0	; 56
    1b48:	0f 90       	pop	r0
    1b4a:	0f be       	out	0x3f, r0	; 63
    1b4c:	0f 90       	pop	r0
    1b4e:	1f 90       	pop	r1
    1b50:	18 95       	reti

00001b52 <__vector_5>:
ISR (PORTR_INT1_vect)  {	PORTR_INTFLAGS |= 0x02;		if(mcu_int_io_callback[21])	((void(*)(void))mcu_int_io_callback[21])();		}	/**< IO Interrupt R1 ausführen und Callback aufrufen */
    1b52:	1f 92       	push	r1
    1b54:	0f 92       	push	r0
    1b56:	0f b6       	in	r0, 0x3f	; 63
    1b58:	0f 92       	push	r0
    1b5a:	11 24       	eor	r1, r1
    1b5c:	08 b6       	in	r0, 0x38	; 56
    1b5e:	0f 92       	push	r0
    1b60:	18 be       	out	0x38, r1	; 56
    1b62:	09 b6       	in	r0, 0x39	; 57
    1b64:	0f 92       	push	r0
    1b66:	19 be       	out	0x39, r1	; 57
    1b68:	0b b6       	in	r0, 0x3b	; 59
    1b6a:	0f 92       	push	r0
    1b6c:	1b be       	out	0x3b, r1	; 59
    1b6e:	2f 93       	push	r18
    1b70:	3f 93       	push	r19
    1b72:	4f 93       	push	r20
    1b74:	5f 93       	push	r21
    1b76:	6f 93       	push	r22
    1b78:	7f 93       	push	r23
    1b7a:	8f 93       	push	r24
    1b7c:	9f 93       	push	r25
    1b7e:	af 93       	push	r26
    1b80:	bf 93       	push	r27
    1b82:	ef 93       	push	r30
    1b84:	ff 93       	push	r31
    1b86:	80 91 ec 07 	lds	r24, 0x07EC
    1b8a:	82 60       	ori	r24, 0x02	; 2
    1b8c:	80 93 ec 07 	sts	0x07EC, r24
    1b90:	e0 91 5a 21 	lds	r30, 0x215A
    1b94:	f0 91 5b 21 	lds	r31, 0x215B
    1b98:	30 97       	sbiw	r30, 0x00	; 0
    1b9a:	09 f0       	breq	.+2      	; 0x1b9e <__vector_5+0x4c>
    1b9c:	19 95       	eicall
    1b9e:	ff 91       	pop	r31
    1ba0:	ef 91       	pop	r30
    1ba2:	bf 91       	pop	r27
    1ba4:	af 91       	pop	r26
    1ba6:	9f 91       	pop	r25
    1ba8:	8f 91       	pop	r24
    1baa:	7f 91       	pop	r23
    1bac:	6f 91       	pop	r22
    1bae:	5f 91       	pop	r21
    1bb0:	4f 91       	pop	r20
    1bb2:	3f 91       	pop	r19
    1bb4:	2f 91       	pop	r18
    1bb6:	0f 90       	pop	r0
    1bb8:	0b be       	out	0x3b, r0	; 59
    1bba:	0f 90       	pop	r0
    1bbc:	09 be       	out	0x39, r0	; 57
    1bbe:	0f 90       	pop	r0
    1bc0:	08 be       	out	0x38, r0	; 56
    1bc2:	0f 90       	pop	r0
    1bc4:	0f be       	out	0x3f, r0	; 63
    1bc6:	0f 90       	pop	r0
    1bc8:	1f 90       	pop	r1
    1bca:	18 95       	reti

00001bcc <mcu_io_interrupt_init>:

MCU_RESULT mcu_io_interrupt_init(MCU_IO_INT_NUM num, MCU_IO_PIN pin, void (*f)(void), MCU_INT_LVL lvl, MCU_IO_INT_EDGE edge)
{
    1bcc:	ff 92       	push	r15
    1bce:	0f 93       	push	r16
    1bd0:	1f 93       	push	r17
    1bd2:	cf 93       	push	r28
    1bd4:	df 93       	push	r29
    1bd6:	1f 92       	push	r1
    1bd8:	1f 92       	push	r1
    1bda:	cd b7       	in	r28, 0x3d	; 61
    1bdc:	de b7       	in	r29, 0x3e	; 62
    1bde:	18 2f       	mov	r17, r24
    1be0:	96 2f       	mov	r25, r22
	uint8_t pin_val;
	if(num==MCU_IO_INT_NUM_NONE)return MCU_OK;						// Es ist gewollt, dass der Interrupt nicht benutzt wird
    1be2:	8f 3f       	cpi	r24, 0xFF	; 255
    1be4:	c9 f0       	breq	.+50     	; 0x1c18 <mcu_io_interrupt_init+0x4c>
	if(pin==PIN_NONE)			return MCU_OK;						// Es wird kein Pin benutzt, also soll der Interrupt nicht benutzt werden.
    1be6:	6f 3f       	cpi	r22, 0xFF	; 255
    1be8:	b9 f0       	breq	.+46     	; 0x1c18 <mcu_io_interrupt_init+0x4c>
	if(lvl>3)					return MCU_ERROR_IO_INT_LVL_INVALID;	// Level nur 0-3
    1bea:	24 30       	cpi	r18, 0x04	; 4
    1bec:	70 f0       	brcs	.+28     	; 0x1c0a <mcu_io_interrupt_init+0x3e>
    1bee:	00 e1       	ldi	r16, 0x10	; 16
    1bf0:	10 e0       	ldi	r17, 0x00	; 0
    1bf2:	20 e0       	ldi	r18, 0x00	; 0
    1bf4:	30 e0       	ldi	r19, 0x00	; 0
	}
	mcu_io_int_set_intctrl(num, false, 0x03);	// Interrupt Level Bits löschen
	mcu_io_int_set_intctrl(num, true, lvl);		// Interrupt Level Bits setzen

	return MCU_OK;
}
    1bf6:	b8 01       	movw	r22, r16
    1bf8:	c9 01       	movw	r24, r18
    1bfa:	0f 90       	pop	r0
    1bfc:	0f 90       	pop	r0
    1bfe:	df 91       	pop	r29
    1c00:	cf 91       	pop	r28
    1c02:	1f 91       	pop	r17
    1c04:	0f 91       	pop	r16
    1c06:	ff 90       	pop	r15
    1c08:	08 95       	ret
{
	uint8_t pin_val;
	if(num==MCU_IO_INT_NUM_NONE)return MCU_OK;						// Es ist gewollt, dass der Interrupt nicht benutzt wird
	if(pin==PIN_NONE)			return MCU_OK;						// Es wird kein Pin benutzt, also soll der Interrupt nicht benutzt werden.
	if(lvl>3)					return MCU_ERROR_IO_INT_LVL_INVALID;	// Level nur 0-3
	if(edge>2)					return MCU_ERROR_IO_INT_EDGE_INVALID;	// Edges nur 0-2
    1c0a:	03 30       	cpi	r16, 0x03	; 3
    1c0c:	48 f0       	brcs	.+18     	; 0x1c20 <mcu_io_interrupt_init+0x54>
    1c0e:	00 e2       	ldi	r16, 0x20	; 32
    1c10:	10 e0       	ldi	r17, 0x00	; 0
    1c12:	20 e0       	ldi	r18, 0x00	; 0
    1c14:	30 e0       	ldi	r19, 0x00	; 0
    1c16:	ef cf       	rjmp	.-34     	; 0x1bf6 <mcu_io_interrupt_init+0x2a>
ISR (PORTR_INT1_vect)  {	PORTR_INTFLAGS |= 0x02;		if(mcu_int_io_callback[21])	((void(*)(void))mcu_int_io_callback[21])();		}	/**< IO Interrupt R1 ausführen und Callback aufrufen */

MCU_RESULT mcu_io_interrupt_init(MCU_IO_INT_NUM num, MCU_IO_PIN pin, void (*f)(void), MCU_INT_LVL lvl, MCU_IO_INT_EDGE edge)
{
	uint8_t pin_val;
	if(num==MCU_IO_INT_NUM_NONE)return MCU_OK;						// Es ist gewollt, dass der Interrupt nicht benutzt wird
    1c18:	00 e0       	ldi	r16, 0x00	; 0
    1c1a:	10 e0       	ldi	r17, 0x00	; 0
    1c1c:	98 01       	movw	r18, r16
    1c1e:	eb cf       	rjmp	.-42     	; 0x1bf6 <mcu_io_interrupt_init+0x2a>
	if(pin==PIN_NONE)			return MCU_OK;						// Es wird kein Pin benutzt, also soll der Interrupt nicht benutzt werden.
	if(lvl>3)					return MCU_ERROR_IO_INT_LVL_INVALID;	// Level nur 0-3
	if(edge>2)					return MCU_ERROR_IO_INT_EDGE_INVALID;	// Edges nur 0-2
	if(num>=MCU_IO_INT_NUM_MAX)	return MCU_ERROR_IO_INT_NUM_INVALID;	// Der Interrupt ist falsch
    1c20:	86 31       	cpi	r24, 0x16	; 22
    1c22:	28 f0       	brcs	.+10     	; 0x1c2e <mcu_io_interrupt_init+0x62>
		case MCU_IO_INT_NUM_PK_INT1:	PORTK_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PQ_INT0:	PORTQ_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PQ_INT1:	PORTQ_INT1MASK = pin_val;	break;

		default: 					return MCU_ERROR_IO_INT_NUM_INVALID;	// Theoretisch oben durch die ifs bereits abgedeckt
    1c24:	08 e0       	ldi	r16, 0x08	; 8
    1c26:	10 e0       	ldi	r17, 0x00	; 0
    1c28:	20 e0       	ldi	r18, 0x00	; 0
    1c2a:	30 e0       	ldi	r19, 0x00	; 0
    1c2c:	e4 cf       	rjmp	.-56     	; 0x1bf6 <mcu_io_interrupt_init+0x2a>
	if(pin==PIN_NONE)			return MCU_OK;						// Es wird kein Pin benutzt, also soll der Interrupt nicht benutzt werden.
	if(lvl>3)					return MCU_ERROR_IO_INT_LVL_INVALID;	// Level nur 0-3
	if(edge>2)					return MCU_ERROR_IO_INT_EDGE_INVALID;	// Edges nur 0-2
	if(num>=MCU_IO_INT_NUM_MAX)	return MCU_ERROR_IO_INT_NUM_INVALID;	// Der Interrupt ist falsch

	mcu_int_io_callback[num] = (void*)f;
    1c2e:	e8 2f       	mov	r30, r24
    1c30:	f0 e0       	ldi	r31, 0x00	; 0
    1c32:	ee 0f       	add	r30, r30
    1c34:	ff 1f       	adc	r31, r31
    1c36:	e0 5d       	subi	r30, 0xD0	; 208
    1c38:	fe 4d       	sbci	r31, 0xDE	; 222
    1c3a:	40 83       	st	Z, r20
    1c3c:	51 83       	std	Z+1, r21	; 0x01
	mcu_io_set_dir(pin, MCU_IO_DIR_IN);			// Interrupt Pin auf Eingang setzen
    1c3e:	60 e0       	ldi	r22, 0x00	; 0
    1c40:	89 2f       	mov	r24, r25
    1c42:	2a 83       	std	Y+2, r18	; 0x02
    1c44:	99 83       	std	Y+1, r25	; 0x01
    1c46:	0e 94 89 08 	call	0x1112	; 0x1112 <mcu_io_set_dir>
	}
}

static uint8_t mcu_io_get_pin_bin(MCU_IO_PIN p)
{
	switch(p&0x0F)
    1c4a:	99 81       	ldd	r25, Y+1	; 0x01
    1c4c:	e9 2f       	mov	r30, r25
    1c4e:	ef 70       	andi	r30, 0x0F	; 15
    1c50:	2a 81       	ldd	r18, Y+2	; 0x02
    1c52:	e8 30       	cpi	r30, 0x08	; 8
    1c54:	08 f0       	brcs	.+2      	; 0x1c58 <mcu_io_interrupt_init+0x8c>
    1c56:	66 c0       	rjmp	.+204    	; 0x1d24 <mcu_io_interrupt_init+0x158>
    1c58:	f0 e0       	ldi	r31, 0x00	; 0
    1c5a:	ed 5c       	subi	r30, 0xCD	; 205
    1c5c:	ff 4d       	sbci	r31, 0xDF	; 223
    1c5e:	f0 80       	ld	r15, Z
	if(num>=MCU_IO_INT_NUM_MAX)	return MCU_ERROR_IO_INT_NUM_INVALID;	// Der Interrupt ist falsch

	mcu_int_io_callback[num] = (void*)f;
	mcu_io_set_dir(pin, MCU_IO_DIR_IN);			// Interrupt Pin auf Eingang setzen
	pin_val = mcu_io_get_pin_bin(pin);			// Die Binäre Pin Nummer laden
	mcu_set_port_pinnctrl(pin, false, 0x07);	// ISC Bits löschen [1] Seite 143
    1c60:	47 e0       	ldi	r20, 0x07	; 7
    1c62:	60 e0       	ldi	r22, 0x00	; 0
    1c64:	89 2f       	mov	r24, r25
    1c66:	2a 83       	std	Y+2, r18	; 0x02
    1c68:	99 83       	std	Y+1, r25	; 0x01
    1c6a:	0e 94 22 06 	call	0xc44	; 0xc44 <mcu_set_port_pinnctrl>
	mcu_set_port_pinnctrl(pin, true, edge);		// Edge in die ISC Bits einfügen
    1c6e:	40 2f       	mov	r20, r16
    1c70:	61 e0       	ldi	r22, 0x01	; 1
    1c72:	99 81       	ldd	r25, Y+1	; 0x01
    1c74:	89 2f       	mov	r24, r25
    1c76:	0e 94 22 06 	call	0xc44	; 0xc44 <mcu_set_port_pinnctrl>
	switch(num)
    1c7a:	e1 2f       	mov	r30, r17
    1c7c:	f0 e0       	ldi	r31, 0x00	; 0
    1c7e:	2a 81       	ldd	r18, Y+2	; 0x02
    1c80:	e4 31       	cpi	r30, 0x14	; 20
    1c82:	f1 05       	cpc	r31, r1
    1c84:	78 f6       	brcc	.-98     	; 0x1c24 <mcu_io_interrupt_init+0x58>
    1c86:	e2 5f       	subi	r30, 0xF2	; 242
    1c88:	fe 4f       	sbci	r31, 0xFE	; 254
    1c8a:	0c 94 6b 19 	jmp	0x32d6	; 0x32d6 <__tablejump2__>
		case MCU_IO_INT_NUM_PJ_INT1:	PORTJ_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PK_INT0:	PORTK_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PK_INT1:	PORTK_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PQ_INT0:	PORTQ_INT0MASK = pin_val;	break;
    1c8e:	f0 92 ca 07 	sts	0x07CA, r15
		case MCU_IO_INT_NUM_PQ_INT1:	PORTQ_INT1MASK = pin_val;	break;

		default: 					return MCU_ERROR_IO_INT_NUM_INVALID;	// Theoretisch oben durch die ifs bereits abgedeckt
	}
	mcu_io_int_set_intctrl(num, false, 0x03);	// Interrupt Level Bits löschen
    1c92:	43 e0       	ldi	r20, 0x03	; 3
    1c94:	60 e0       	ldi	r22, 0x00	; 0
    1c96:	81 2f       	mov	r24, r17
    1c98:	2a 83       	std	Y+2, r18	; 0x02
    1c9a:	0e 94 9a 06 	call	0xd34	; 0xd34 <mcu_io_int_set_intctrl>
	mcu_io_int_set_intctrl(num, true, lvl);		// Interrupt Level Bits setzen
    1c9e:	2a 81       	ldd	r18, Y+2	; 0x02
    1ca0:	42 2f       	mov	r20, r18
    1ca2:	61 e0       	ldi	r22, 0x01	; 1
    1ca4:	81 2f       	mov	r24, r17
    1ca6:	0e 94 9a 06 	call	0xd34	; 0xd34 <mcu_io_int_set_intctrl>

	return MCU_OK;
    1caa:	00 e0       	ldi	r16, 0x00	; 0
    1cac:	10 e0       	ldi	r17, 0x00	; 0
    1cae:	98 01       	movw	r18, r16
    1cb0:	a2 cf       	rjmp	.-188    	; 0x1bf6 <mcu_io_interrupt_init+0x2a>

		case MCU_IO_INT_NUM_PJ_INT0:	PORTJ_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PJ_INT1:	PORTJ_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PK_INT0:	PORTK_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PK_INT1:	PORTK_INT1MASK = pin_val;	break;
    1cb2:	f0 92 2b 07 	sts	0x072B, r15
    1cb6:	ed cf       	rjmp	.-38     	; 0x1c92 <mcu_io_interrupt_init+0xc6>
		case MCU_IO_INT_NUM_PH_INT1:	PORTH_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PJ_INT0:	PORTJ_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PJ_INT1:	PORTJ_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PK_INT0:	PORTK_INT0MASK = pin_val;	break;
    1cb8:	f0 92 2a 07 	sts	0x072A, r15
    1cbc:	ea cf       	rjmp	.-44     	; 0x1c92 <mcu_io_interrupt_init+0xc6>

		case MCU_IO_INT_NUM_PH_INT0:	PORTH_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PH_INT1:	PORTH_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PJ_INT0:	PORTJ_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PJ_INT1:	PORTJ_INT1MASK = pin_val;	break;
    1cbe:	f0 92 0b 07 	sts	0x070B, r15
    1cc2:	e7 cf       	rjmp	.-50     	; 0x1c92 <mcu_io_interrupt_init+0xc6>
		case MCU_IO_INT_NUM_PF_INT1:	PORTF_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PH_INT0:	PORTH_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PH_INT1:	PORTH_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PJ_INT0:	PORTJ_INT0MASK = pin_val;	break;
    1cc4:	f0 92 0a 07 	sts	0x070A, r15
    1cc8:	e4 cf       	rjmp	.-56     	; 0x1c92 <mcu_io_interrupt_init+0xc6>

		case MCU_IO_INT_NUM_PF_INT0:	PORTF_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PF_INT1:	PORTF_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PH_INT0:	PORTH_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PH_INT1:	PORTH_INT1MASK = pin_val;	break;
    1cca:	f0 92 eb 06 	sts	0x06EB, r15
    1cce:	e1 cf       	rjmp	.-62     	; 0x1c92 <mcu_io_interrupt_init+0xc6>
		case MCU_IO_INT_NUM_PE_INT1:	PORTE_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PF_INT0:	PORTF_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PF_INT1:	PORTF_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PH_INT0:	PORTH_INT0MASK = pin_val;	break;
    1cd0:	f0 92 ea 06 	sts	0x06EA, r15
    1cd4:	de cf       	rjmp	.-68     	; 0x1c92 <mcu_io_interrupt_init+0xc6>

		case MCU_IO_INT_NUM_PE_INT0:	PORTE_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PE_INT1:	PORTE_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PF_INT0:	PORTF_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PF_INT1:	PORTF_INT1MASK = pin_val;	break;
    1cd6:	f0 92 ab 06 	sts	0x06AB, r15
    1cda:	db cf       	rjmp	.-74     	; 0x1c92 <mcu_io_interrupt_init+0xc6>
		case MCU_IO_INT_NUM_PD_INT1:	PORTD_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PE_INT0:	PORTE_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PE_INT1:	PORTE_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PF_INT0:	PORTF_INT0MASK = pin_val;	break;
    1cdc:	f0 92 aa 06 	sts	0x06AA, r15
    1ce0:	d8 cf       	rjmp	.-80     	; 0x1c92 <mcu_io_interrupt_init+0xc6>

		case MCU_IO_INT_NUM_PD_INT0:	PORTD_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PD_INT1:	PORTD_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PE_INT0:	PORTE_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PE_INT1:	PORTE_INT1MASK = pin_val;	break;
    1ce2:	f0 92 8b 06 	sts	0x068B, r15
    1ce6:	d5 cf       	rjmp	.-86     	; 0x1c92 <mcu_io_interrupt_init+0xc6>
		case MCU_IO_INT_NUM_PC_INT1:	PORTC_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PD_INT0:	PORTD_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PD_INT1:	PORTD_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PE_INT0:	PORTE_INT0MASK = pin_val;	break;
    1ce8:	f0 92 8a 06 	sts	0x068A, r15
    1cec:	d2 cf       	rjmp	.-92     	; 0x1c92 <mcu_io_interrupt_init+0xc6>

		case MCU_IO_INT_NUM_PC_INT0:	PORTC_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PC_INT1:	PORTC_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PD_INT0:	PORTD_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PD_INT1:	PORTD_INT1MASK = pin_val;	break;
    1cee:	f0 92 6b 06 	sts	0x066B, r15
    1cf2:	cf cf       	rjmp	.-98     	; 0x1c92 <mcu_io_interrupt_init+0xc6>
		case MCU_IO_INT_NUM_PB_INT1:	PORTB_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PC_INT0:	PORTC_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PC_INT1:	PORTC_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PD_INT0:	PORTD_INT0MASK = pin_val;	break;
    1cf4:	f0 92 6a 06 	sts	0x066A, r15
    1cf8:	cc cf       	rjmp	.-104    	; 0x1c92 <mcu_io_interrupt_init+0xc6>

		case MCU_IO_INT_NUM_PB_INT0:	PORTB_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PB_INT1:	PORTB_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PC_INT0:	PORTC_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PC_INT1:	PORTC_INT1MASK = pin_val;	break;
    1cfa:	f0 92 4b 06 	sts	0x064B, r15
    1cfe:	c9 cf       	rjmp	.-110    	; 0x1c92 <mcu_io_interrupt_init+0xc6>
		case MCU_IO_INT_NUM_PA_INT1:	PORTA_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PB_INT0:	PORTB_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PB_INT1:	PORTB_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PC_INT0:	PORTC_INT0MASK = pin_val;	break;
    1d00:	f0 92 4a 06 	sts	0x064A, r15
    1d04:	c6 cf       	rjmp	.-116    	; 0x1c92 <mcu_io_interrupt_init+0xc6>
	{
		case MCU_IO_INT_NUM_PA_INT0:	PORTA_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PA_INT1:	PORTA_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PB_INT0:	PORTB_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PB_INT1:	PORTB_INT1MASK = pin_val;	break;
    1d06:	f0 92 2b 06 	sts	0x062B, r15
    1d0a:	c3 cf       	rjmp	.-122    	; 0x1c92 <mcu_io_interrupt_init+0xc6>
	switch(num)
	{
		case MCU_IO_INT_NUM_PA_INT0:	PORTA_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PA_INT1:	PORTA_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PB_INT0:	PORTB_INT0MASK = pin_val;	break;
    1d0c:	f0 92 2a 06 	sts	0x062A, r15
    1d10:	c0 cf       	rjmp	.-128    	; 0x1c92 <mcu_io_interrupt_init+0xc6>
	mcu_set_port_pinnctrl(pin, false, 0x07);	// ISC Bits löschen [1] Seite 143
	mcu_set_port_pinnctrl(pin, true, edge);		// Edge in die ISC Bits einfügen
	switch(num)
	{
		case MCU_IO_INT_NUM_PA_INT0:	PORTA_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PA_INT1:	PORTA_INT1MASK = pin_val;	break;
    1d12:	f0 92 0b 06 	sts	0x060B, r15
    1d16:	bd cf       	rjmp	.-134    	; 0x1c92 <mcu_io_interrupt_init+0xc6>
	pin_val = mcu_io_get_pin_bin(pin);			// Die Binäre Pin Nummer laden
	mcu_set_port_pinnctrl(pin, false, 0x07);	// ISC Bits löschen [1] Seite 143
	mcu_set_port_pinnctrl(pin, true, edge);		// Edge in die ISC Bits einfügen
	switch(num)
	{
		case MCU_IO_INT_NUM_PA_INT0:	PORTA_INT0MASK = pin_val;	break;
    1d18:	f0 92 0a 06 	sts	0x060A, r15
    1d1c:	ba cf       	rjmp	.-140    	; 0x1c92 <mcu_io_interrupt_init+0xc6>

		case MCU_IO_INT_NUM_PK_INT0:	PORTK_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PK_INT1:	PORTK_INT1MASK = pin_val;	break;

		case MCU_IO_INT_NUM_PQ_INT0:	PORTQ_INT0MASK = pin_val;	break;
		case MCU_IO_INT_NUM_PQ_INT1:	PORTQ_INT1MASK = pin_val;	break;
    1d1e:	f0 92 cb 07 	sts	0x07CB, r15
    1d22:	b7 cf       	rjmp	.-146    	; 0x1c92 <mcu_io_interrupt_init+0xc6>
    1d24:	f1 2c       	mov	r15, r1
    1d26:	9c cf       	rjmp	.-200    	; 0x1c60 <mcu_io_interrupt_init+0x94>

00001d28 <mcu_io_interrupt_disable>:
	return MCU_OK;
}

void mcu_io_interrupt_disable(MCU_IO_INT_NUM num)
{
	mcu_io_int_set_intctrl(num, false, 0x03);
    1d28:	43 e0       	ldi	r20, 0x03	; 3
    1d2a:	60 e0       	ldi	r22, 0x00	; 0
    1d2c:	0c 94 9a 06 	jmp	0xd34	; 0xd34 <mcu_io_int_set_intctrl>

00001d30 <mcu_io_interrupt_enable>:
}

void mcu_io_interrupt_enable(MCU_IO_INT_NUM num, MCU_INT_LVL lvl)
{
    1d30:	cf 93       	push	r28
    1d32:	df 93       	push	r29
    1d34:	c8 2f       	mov	r28, r24
    1d36:	d6 2f       	mov	r29, r22
	mcu_io_int_set_intctrl(num, false, 0x03);
    1d38:	43 e0       	ldi	r20, 0x03	; 3
    1d3a:	60 e0       	ldi	r22, 0x00	; 0
    1d3c:	0e 94 9a 06 	call	0xd34	; 0xd34 <mcu_io_int_set_intctrl>
	mcu_io_int_set_intctrl(num, true, lvl);
    1d40:	4d 2f       	mov	r20, r29
    1d42:	61 e0       	ldi	r22, 0x01	; 1
    1d44:	8c 2f       	mov	r24, r28
}
    1d46:	df 91       	pop	r29
    1d48:	cf 91       	pop	r28
}

void mcu_io_interrupt_enable(MCU_IO_INT_NUM num, MCU_INT_LVL lvl)
{
	mcu_io_int_set_intctrl(num, false, 0x03);
	mcu_io_int_set_intctrl(num, true, lvl);
    1d4a:	0c 94 9a 06 	jmp	0xd34	; 0xd34 <mcu_io_int_set_intctrl>

00001d4e <__vector_77>:
static uint8_t mcu_timer_interrupt_lvl[MCU_TIMER_NUM_MAX];		/**< Enthält die Level der Timer Interrupts */
static uint16_t mcu_timer_frq[MCU_TIMER_NUM_MAX];				/**< Enthält die wirklich eingestellte Frequenz des Timers. */

//ISR (TCC0_OVF_vect)  {	if(mcu_timer_interrupt_callback[0])	((void(*)(void))mcu_timer_interrupt_callback[0])();		}	/**< Timer Interrupt C0 ausführen und Callback aufrufen */
//ISR (TCC1_OVF_vect)  {	if(mcu_timer_interrupt_callback[1])	((void(*)(void))mcu_timer_interrupt_callback[1])();		}	/**< Timer Interrupt C1 ausführen und Callback aufrufen */
ISR (TCD0_OVF_vect)  {	if(mcu_timer_interrupt_callback[2])	((void(*)(void))mcu_timer_interrupt_callback[2])();		}	/**< Timer Interrupt D0 ausführen und Callback aufrufen */
    1d4e:	1f 92       	push	r1
    1d50:	0f 92       	push	r0
    1d52:	0f b6       	in	r0, 0x3f	; 63
    1d54:	0f 92       	push	r0
    1d56:	11 24       	eor	r1, r1
    1d58:	08 b6       	in	r0, 0x38	; 56
    1d5a:	0f 92       	push	r0
    1d5c:	18 be       	out	0x38, r1	; 56
    1d5e:	09 b6       	in	r0, 0x39	; 57
    1d60:	0f 92       	push	r0
    1d62:	19 be       	out	0x39, r1	; 57
    1d64:	0b b6       	in	r0, 0x3b	; 59
    1d66:	0f 92       	push	r0
    1d68:	1b be       	out	0x3b, r1	; 59
    1d6a:	2f 93       	push	r18
    1d6c:	3f 93       	push	r19
    1d6e:	4f 93       	push	r20
    1d70:	5f 93       	push	r21
    1d72:	6f 93       	push	r22
    1d74:	7f 93       	push	r23
    1d76:	8f 93       	push	r24
    1d78:	9f 93       	push	r25
    1d7a:	af 93       	push	r26
    1d7c:	bf 93       	push	r27
    1d7e:	ef 93       	push	r30
    1d80:	ff 93       	push	r31
    1d82:	e0 91 60 21 	lds	r30, 0x2160
    1d86:	f0 91 61 21 	lds	r31, 0x2161
    1d8a:	30 97       	sbiw	r30, 0x00	; 0
    1d8c:	09 f0       	breq	.+2      	; 0x1d90 <__vector_77+0x42>
    1d8e:	19 95       	eicall
    1d90:	ff 91       	pop	r31
    1d92:	ef 91       	pop	r30
    1d94:	bf 91       	pop	r27
    1d96:	af 91       	pop	r26
    1d98:	9f 91       	pop	r25
    1d9a:	8f 91       	pop	r24
    1d9c:	7f 91       	pop	r23
    1d9e:	6f 91       	pop	r22
    1da0:	5f 91       	pop	r21
    1da2:	4f 91       	pop	r20
    1da4:	3f 91       	pop	r19
    1da6:	2f 91       	pop	r18
    1da8:	0f 90       	pop	r0
    1daa:	0b be       	out	0x3b, r0	; 59
    1dac:	0f 90       	pop	r0
    1dae:	09 be       	out	0x39, r0	; 57
    1db0:	0f 90       	pop	r0
    1db2:	08 be       	out	0x38, r0	; 56
    1db4:	0f 90       	pop	r0
    1db6:	0f be       	out	0x3f, r0	; 63
    1db8:	0f 90       	pop	r0
    1dba:	1f 90       	pop	r1
    1dbc:	18 95       	reti

00001dbe <__vector_83>:
ISR (TCD1_OVF_vect)  {	if(mcu_timer_interrupt_callback[3])	((void(*)(void))mcu_timer_interrupt_callback[3])();		}	/**< Timer Interrupt D1 ausführen und Callback aufrufen */
    1dbe:	1f 92       	push	r1
    1dc0:	0f 92       	push	r0
    1dc2:	0f b6       	in	r0, 0x3f	; 63
    1dc4:	0f 92       	push	r0
    1dc6:	11 24       	eor	r1, r1
    1dc8:	08 b6       	in	r0, 0x38	; 56
    1dca:	0f 92       	push	r0
    1dcc:	18 be       	out	0x38, r1	; 56
    1dce:	09 b6       	in	r0, 0x39	; 57
    1dd0:	0f 92       	push	r0
    1dd2:	19 be       	out	0x39, r1	; 57
    1dd4:	0b b6       	in	r0, 0x3b	; 59
    1dd6:	0f 92       	push	r0
    1dd8:	1b be       	out	0x3b, r1	; 59
    1dda:	2f 93       	push	r18
    1ddc:	3f 93       	push	r19
    1dde:	4f 93       	push	r20
    1de0:	5f 93       	push	r21
    1de2:	6f 93       	push	r22
    1de4:	7f 93       	push	r23
    1de6:	8f 93       	push	r24
    1de8:	9f 93       	push	r25
    1dea:	af 93       	push	r26
    1dec:	bf 93       	push	r27
    1dee:	ef 93       	push	r30
    1df0:	ff 93       	push	r31
    1df2:	e0 91 62 21 	lds	r30, 0x2162
    1df6:	f0 91 63 21 	lds	r31, 0x2163
    1dfa:	30 97       	sbiw	r30, 0x00	; 0
    1dfc:	09 f0       	breq	.+2      	; 0x1e00 <__vector_83+0x42>
    1dfe:	19 95       	eicall
    1e00:	ff 91       	pop	r31
    1e02:	ef 91       	pop	r30
    1e04:	bf 91       	pop	r27
    1e06:	af 91       	pop	r26
    1e08:	9f 91       	pop	r25
    1e0a:	8f 91       	pop	r24
    1e0c:	7f 91       	pop	r23
    1e0e:	6f 91       	pop	r22
    1e10:	5f 91       	pop	r21
    1e12:	4f 91       	pop	r20
    1e14:	3f 91       	pop	r19
    1e16:	2f 91       	pop	r18
    1e18:	0f 90       	pop	r0
    1e1a:	0b be       	out	0x3b, r0	; 59
    1e1c:	0f 90       	pop	r0
    1e1e:	09 be       	out	0x39, r0	; 57
    1e20:	0f 90       	pop	r0
    1e22:	08 be       	out	0x38, r0	; 56
    1e24:	0f 90       	pop	r0
    1e26:	0f be       	out	0x3f, r0	; 63
    1e28:	0f 90       	pop	r0
    1e2a:	1f 90       	pop	r1
    1e2c:	18 95       	reti

00001e2e <__vector_47>:
ISR (TCE0_OVF_vect)  {	if(mcu_timer_interrupt_callback[4])	((void(*)(void))mcu_timer_interrupt_callback[4])();		}	/**< Timer Interrupt E0 ausführen und Callback aufrufen */
    1e2e:	1f 92       	push	r1
    1e30:	0f 92       	push	r0
    1e32:	0f b6       	in	r0, 0x3f	; 63
    1e34:	0f 92       	push	r0
    1e36:	11 24       	eor	r1, r1
    1e38:	08 b6       	in	r0, 0x38	; 56
    1e3a:	0f 92       	push	r0
    1e3c:	18 be       	out	0x38, r1	; 56
    1e3e:	09 b6       	in	r0, 0x39	; 57
    1e40:	0f 92       	push	r0
    1e42:	19 be       	out	0x39, r1	; 57
    1e44:	0b b6       	in	r0, 0x3b	; 59
    1e46:	0f 92       	push	r0
    1e48:	1b be       	out	0x3b, r1	; 59
    1e4a:	2f 93       	push	r18
    1e4c:	3f 93       	push	r19
    1e4e:	4f 93       	push	r20
    1e50:	5f 93       	push	r21
    1e52:	6f 93       	push	r22
    1e54:	7f 93       	push	r23
    1e56:	8f 93       	push	r24
    1e58:	9f 93       	push	r25
    1e5a:	af 93       	push	r26
    1e5c:	bf 93       	push	r27
    1e5e:	ef 93       	push	r30
    1e60:	ff 93       	push	r31
    1e62:	e0 91 64 21 	lds	r30, 0x2164
    1e66:	f0 91 65 21 	lds	r31, 0x2165
    1e6a:	30 97       	sbiw	r30, 0x00	; 0
    1e6c:	09 f0       	breq	.+2      	; 0x1e70 <__vector_47+0x42>
    1e6e:	19 95       	eicall
    1e70:	ff 91       	pop	r31
    1e72:	ef 91       	pop	r30
    1e74:	bf 91       	pop	r27
    1e76:	af 91       	pop	r26
    1e78:	9f 91       	pop	r25
    1e7a:	8f 91       	pop	r24
    1e7c:	7f 91       	pop	r23
    1e7e:	6f 91       	pop	r22
    1e80:	5f 91       	pop	r21
    1e82:	4f 91       	pop	r20
    1e84:	3f 91       	pop	r19
    1e86:	2f 91       	pop	r18
    1e88:	0f 90       	pop	r0
    1e8a:	0b be       	out	0x3b, r0	; 59
    1e8c:	0f 90       	pop	r0
    1e8e:	09 be       	out	0x39, r0	; 57
    1e90:	0f 90       	pop	r0
    1e92:	08 be       	out	0x38, r0	; 56
    1e94:	0f 90       	pop	r0
    1e96:	0f be       	out	0x3f, r0	; 63
    1e98:	0f 90       	pop	r0
    1e9a:	1f 90       	pop	r1
    1e9c:	18 95       	reti

00001e9e <__vector_53>:
ISR (TCE1_OVF_vect)  {	if(mcu_timer_interrupt_callback[5])	((void(*)(void))mcu_timer_interrupt_callback[5])();		}	/**< Timer Interrupt E1 ausführen und Callback aufrufen */
    1e9e:	1f 92       	push	r1
    1ea0:	0f 92       	push	r0
    1ea2:	0f b6       	in	r0, 0x3f	; 63
    1ea4:	0f 92       	push	r0
    1ea6:	11 24       	eor	r1, r1
    1ea8:	08 b6       	in	r0, 0x38	; 56
    1eaa:	0f 92       	push	r0
    1eac:	18 be       	out	0x38, r1	; 56
    1eae:	09 b6       	in	r0, 0x39	; 57
    1eb0:	0f 92       	push	r0
    1eb2:	19 be       	out	0x39, r1	; 57
    1eb4:	0b b6       	in	r0, 0x3b	; 59
    1eb6:	0f 92       	push	r0
    1eb8:	1b be       	out	0x3b, r1	; 59
    1eba:	2f 93       	push	r18
    1ebc:	3f 93       	push	r19
    1ebe:	4f 93       	push	r20
    1ec0:	5f 93       	push	r21
    1ec2:	6f 93       	push	r22
    1ec4:	7f 93       	push	r23
    1ec6:	8f 93       	push	r24
    1ec8:	9f 93       	push	r25
    1eca:	af 93       	push	r26
    1ecc:	bf 93       	push	r27
    1ece:	ef 93       	push	r30
    1ed0:	ff 93       	push	r31
    1ed2:	e0 91 66 21 	lds	r30, 0x2166
    1ed6:	f0 91 67 21 	lds	r31, 0x2167
    1eda:	30 97       	sbiw	r30, 0x00	; 0
    1edc:	09 f0       	breq	.+2      	; 0x1ee0 <__vector_53+0x42>
    1ede:	19 95       	eicall
    1ee0:	ff 91       	pop	r31
    1ee2:	ef 91       	pop	r30
    1ee4:	bf 91       	pop	r27
    1ee6:	af 91       	pop	r26
    1ee8:	9f 91       	pop	r25
    1eea:	8f 91       	pop	r24
    1eec:	7f 91       	pop	r23
    1eee:	6f 91       	pop	r22
    1ef0:	5f 91       	pop	r21
    1ef2:	4f 91       	pop	r20
    1ef4:	3f 91       	pop	r19
    1ef6:	2f 91       	pop	r18
    1ef8:	0f 90       	pop	r0
    1efa:	0b be       	out	0x3b, r0	; 59
    1efc:	0f 90       	pop	r0
    1efe:	09 be       	out	0x39, r0	; 57
    1f00:	0f 90       	pop	r0
    1f02:	08 be       	out	0x38, r0	; 56
    1f04:	0f 90       	pop	r0
    1f06:	0f be       	out	0x3f, r0	; 63
    1f08:	0f 90       	pop	r0
    1f0a:	1f 90       	pop	r1
    1f0c:	18 95       	reti

00001f0e <__vector_108>:
ISR (TCF0_OVF_vect)  {	if(mcu_timer_interrupt_callback[6])	((void(*)(void))mcu_timer_interrupt_callback[6])();		}	/**< Timer Interrupt F0 ausführen und Callback aufrufen */
    1f0e:	1f 92       	push	r1
    1f10:	0f 92       	push	r0
    1f12:	0f b6       	in	r0, 0x3f	; 63
    1f14:	0f 92       	push	r0
    1f16:	11 24       	eor	r1, r1
    1f18:	08 b6       	in	r0, 0x38	; 56
    1f1a:	0f 92       	push	r0
    1f1c:	18 be       	out	0x38, r1	; 56
    1f1e:	09 b6       	in	r0, 0x39	; 57
    1f20:	0f 92       	push	r0
    1f22:	19 be       	out	0x39, r1	; 57
    1f24:	0b b6       	in	r0, 0x3b	; 59
    1f26:	0f 92       	push	r0
    1f28:	1b be       	out	0x3b, r1	; 59
    1f2a:	2f 93       	push	r18
    1f2c:	3f 93       	push	r19
    1f2e:	4f 93       	push	r20
    1f30:	5f 93       	push	r21
    1f32:	6f 93       	push	r22
    1f34:	7f 93       	push	r23
    1f36:	8f 93       	push	r24
    1f38:	9f 93       	push	r25
    1f3a:	af 93       	push	r26
    1f3c:	bf 93       	push	r27
    1f3e:	ef 93       	push	r30
    1f40:	ff 93       	push	r31
    1f42:	e0 91 68 21 	lds	r30, 0x2168
    1f46:	f0 91 69 21 	lds	r31, 0x2169
    1f4a:	30 97       	sbiw	r30, 0x00	; 0
    1f4c:	09 f0       	breq	.+2      	; 0x1f50 <__vector_108+0x42>
    1f4e:	19 95       	eicall
    1f50:	ff 91       	pop	r31
    1f52:	ef 91       	pop	r30
    1f54:	bf 91       	pop	r27
    1f56:	af 91       	pop	r26
    1f58:	9f 91       	pop	r25
    1f5a:	8f 91       	pop	r24
    1f5c:	7f 91       	pop	r23
    1f5e:	6f 91       	pop	r22
    1f60:	5f 91       	pop	r21
    1f62:	4f 91       	pop	r20
    1f64:	3f 91       	pop	r19
    1f66:	2f 91       	pop	r18
    1f68:	0f 90       	pop	r0
    1f6a:	0b be       	out	0x3b, r0	; 59
    1f6c:	0f 90       	pop	r0
    1f6e:	09 be       	out	0x39, r0	; 57
    1f70:	0f 90       	pop	r0
    1f72:	08 be       	out	0x38, r0	; 56
    1f74:	0f 90       	pop	r0
    1f76:	0f be       	out	0x3f, r0	; 63
    1f78:	0f 90       	pop	r0
    1f7a:	1f 90       	pop	r1
    1f7c:	18 95       	reti

00001f7e <__vector_114>:
ISR (TCF1_OVF_vect)  {	if(mcu_timer_interrupt_callback[7])	((void(*)(void))mcu_timer_interrupt_callback[7])();		}	/**< Timer Interrupt F1 ausführen und Callback aufrufen */
    1f7e:	1f 92       	push	r1
    1f80:	0f 92       	push	r0
    1f82:	0f b6       	in	r0, 0x3f	; 63
    1f84:	0f 92       	push	r0
    1f86:	11 24       	eor	r1, r1
    1f88:	08 b6       	in	r0, 0x38	; 56
    1f8a:	0f 92       	push	r0
    1f8c:	18 be       	out	0x38, r1	; 56
    1f8e:	09 b6       	in	r0, 0x39	; 57
    1f90:	0f 92       	push	r0
    1f92:	19 be       	out	0x39, r1	; 57
    1f94:	0b b6       	in	r0, 0x3b	; 59
    1f96:	0f 92       	push	r0
    1f98:	1b be       	out	0x3b, r1	; 59
    1f9a:	2f 93       	push	r18
    1f9c:	3f 93       	push	r19
    1f9e:	4f 93       	push	r20
    1fa0:	5f 93       	push	r21
    1fa2:	6f 93       	push	r22
    1fa4:	7f 93       	push	r23
    1fa6:	8f 93       	push	r24
    1fa8:	9f 93       	push	r25
    1faa:	af 93       	push	r26
    1fac:	bf 93       	push	r27
    1fae:	ef 93       	push	r30
    1fb0:	ff 93       	push	r31
    1fb2:	e0 91 6a 21 	lds	r30, 0x216A
    1fb6:	f0 91 6b 21 	lds	r31, 0x216B
    1fba:	30 97       	sbiw	r30, 0x00	; 0
    1fbc:	09 f0       	breq	.+2      	; 0x1fc0 <__vector_114+0x42>
    1fbe:	19 95       	eicall
    1fc0:	ff 91       	pop	r31
    1fc2:	ef 91       	pop	r30
    1fc4:	bf 91       	pop	r27
    1fc6:	af 91       	pop	r26
    1fc8:	9f 91       	pop	r25
    1fca:	8f 91       	pop	r24
    1fcc:	7f 91       	pop	r23
    1fce:	6f 91       	pop	r22
    1fd0:	5f 91       	pop	r21
    1fd2:	4f 91       	pop	r20
    1fd4:	3f 91       	pop	r19
    1fd6:	2f 91       	pop	r18
    1fd8:	0f 90       	pop	r0
    1fda:	0b be       	out	0x3b, r0	; 59
    1fdc:	0f 90       	pop	r0
    1fde:	09 be       	out	0x39, r0	; 57
    1fe0:	0f 90       	pop	r0
    1fe2:	08 be       	out	0x38, r0	; 56
    1fe4:	0f 90       	pop	r0
    1fe6:	0f be       	out	0x3f, r0	; 63
    1fe8:	0f 90       	pop	r0
    1fea:	1f 90       	pop	r1
    1fec:	18 95       	reti

00001fee <mcu_timer_init>:


MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
    1fee:	2f 92       	push	r2
    1ff0:	3f 92       	push	r3
    1ff2:	4f 92       	push	r4
    1ff4:	5f 92       	push	r5
    1ff6:	6f 92       	push	r6
    1ff8:	7f 92       	push	r7
    1ffa:	8f 92       	push	r8
    1ffc:	9f 92       	push	r9
    1ffe:	af 92       	push	r10
    2000:	bf 92       	push	r11
    2002:	cf 92       	push	r12
    2004:	df 92       	push	r13
    2006:	ef 92       	push	r14
    2008:	ff 92       	push	r15
    200a:	0f 93       	push	r16
    200c:	1f 93       	push	r17
    200e:	cf 93       	push	r28
    2010:	df 93       	push	r29
    2012:	cd b7       	in	r28, 0x3d	; 61
    2014:	de b7       	in	r29, 0x3e	; 62
    2016:	6a 97       	sbiw	r28, 0x1a	; 26
    2018:	cd bf       	out	0x3d, r28	; 61
    201a:	de bf       	out	0x3e, r29	; 62
    201c:	38 2e       	mov	r3, r24
    201e:	26 2e       	mov	r2, r22
    2020:	e9 8a       	std	Y+17, r14	; 0x11
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
    2022:	c0 90 23 21 	lds	r12, 0x2123
    2026:	d0 90 24 21 	lds	r13, 0x2124
    202a:	e0 90 25 21 	lds	r14, 0x2125
    202e:	f0 90 26 21 	lds	r15, 0x2126
	TC0_t *tcN0 = NULL;
	TC1_t *tcN1 = NULL;
	uint8_t timer_div = 0x01;
	const uint16_t timer_divider[8] = {0, 1, 2, 4, 8, 64, 256, 1024};
    2032:	80 e1       	ldi	r24, 0x10	; 16
    2034:	ec e1       	ldi	r30, 0x1C	; 28
    2036:	f0 e2       	ldi	r31, 0x20	; 32
    2038:	de 01       	movw	r26, r28
    203a:	11 96       	adiw	r26, 0x01	; 1
    203c:	01 90       	ld	r0, Z+
    203e:	0d 92       	st	X+, r0
    2040:	8a 95       	dec	r24
    2042:	e1 f7       	brne	.-8      	; 0x203c <mcu_timer_init+0x4e>
	if(num==MCU_TIMER_NUM_NONE)		return MCU_OK;	// Ist ok, da offiziell kein Timer gewollt ist.
    2044:	8f ef       	ldi	r24, 0xFF	; 255
    2046:	38 16       	cp	r3, r24
    2048:	09 f4       	brne	.+2      	; 0x204c <mcu_timer_init+0x5e>
    204a:	a4 c0       	rjmp	.+328    	; 0x2194 <mcu_timer_init+0x1a6>
	if(lvl>3)						return MCU_ERROR_TMR_LVL_INVALID;
    204c:	93 e0       	ldi	r25, 0x03	; 3
    204e:	96 17       	cp	r25, r22
    2050:	e0 f4       	brcc	.+56     	; 0x208a <mcu_timer_init+0x9c>
    2052:	00 e8       	ldi	r16, 0x80	; 128
    2054:	10 e0       	ldi	r17, 0x00	; 0
    2056:	20 e0       	ldi	r18, 0x00	; 0
    2058:	30 e0       	ldi	r19, 0x00	; 0
		case 0:	tcN0->CNT = 0x00;	tcN0->PER = timer_value;	tcN0-> CTRLA = timer_div;	tcN0-> INTCTRLA = auto_start?lvl:0;		break;
		case 1: tcN1->CNT = 0x00;	tcN1->PER = timer_value;	tcN1-> CTRLA = timer_div;	tcN1-> INTCTRLA = auto_start?lvl:0;		break;
	}

	return MCU_OK;
}
    205a:	b8 01       	movw	r22, r16
    205c:	c9 01       	movw	r24, r18
    205e:	6a 96       	adiw	r28, 0x1a	; 26
    2060:	cd bf       	out	0x3d, r28	; 61
    2062:	de bf       	out	0x3e, r29	; 62
    2064:	df 91       	pop	r29
    2066:	cf 91       	pop	r28
    2068:	1f 91       	pop	r17
    206a:	0f 91       	pop	r16
    206c:	ff 90       	pop	r15
    206e:	ef 90       	pop	r14
    2070:	df 90       	pop	r13
    2072:	cf 90       	pop	r12
    2074:	bf 90       	pop	r11
    2076:	af 90       	pop	r10
    2078:	9f 90       	pop	r9
    207a:	8f 90       	pop	r8
    207c:	7f 90       	pop	r7
    207e:	6f 90       	pop	r6
    2080:	5f 90       	pop	r5
    2082:	4f 90       	pop	r4
    2084:	3f 90       	pop	r3
    2086:	2f 90       	pop	r2
    2088:	08 95       	ret
	TC1_t *tcN1 = NULL;
	uint8_t timer_div = 0x01;
	const uint16_t timer_divider[8] = {0, 1, 2, 4, 8, 64, 256, 1024};
	if(num==MCU_TIMER_NUM_NONE)		return MCU_OK;	// Ist ok, da offiziell kein Timer gewollt ist.
	if(lvl>3)						return MCU_ERROR_TMR_LVL_INVALID;
	if(num>=MCU_TIMER_NUM_MAX)		return MCU_ERROR_TMR_NUM_INVALID;
    208a:	e7 e0       	ldi	r30, 0x07	; 7
    208c:	e3 15       	cp	r30, r3
    208e:	28 f4       	brcc	.+10     	; 0x209a <mcu_timer_init+0xac>
    2090:	00 e4       	ldi	r16, 0x40	; 64
    2092:	10 e0       	ldi	r17, 0x00	; 0
    2094:	20 e0       	ldi	r18, 0x00	; 0
    2096:	30 e0       	ldi	r19, 0x00	; 0
    2098:	e0 cf       	rjmp	.-64     	; 0x205a <mcu_timer_init+0x6c>
ISR (TCF1_OVF_vect)  {	if(mcu_timer_interrupt_callback[7])	((void(*)(void))mcu_timer_interrupt_callback[7])();		}	/**< Timer Interrupt F1 ausführen und Callback aufrufen */


MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
    209a:	c7 01       	movw	r24, r14
    209c:	b6 01       	movw	r22, r12
    209e:	0e 94 49 19 	call	0x3292	; 0x3292 <__udivmodsi4>
    20a2:	49 01       	movw	r8, r18
    20a4:	5a 01       	movw	r10, r20
    20a6:	f1 e0       	ldi	r31, 0x01	; 1
    20a8:	8f 1a       	sub	r8, r31
    20aa:	91 08       	sbc	r9, r1
    20ac:	a1 08       	sbc	r10, r1
    20ae:	b1 08       	sbc	r11, r1
    20b0:	ce 01       	movw	r24, r28
    20b2:	03 96       	adiw	r24, 0x03	; 3
    20b4:	8a 8b       	std	Y+18, r24	; 0x12
    20b6:	9b 8b       	std	Y+19, r25	; 0x13
    20b8:	91 e0       	ldi	r25, 0x01	; 1
    20ba:	9e 8b       	std	Y+22, r25	; 0x16
    20bc:	cf 8a       	std	Y+23, r12	; 0x17
    20be:	d8 8e       	std	Y+24, r13	; 0x18
    20c0:	e9 8e       	std	Y+25, r14	; 0x19
    20c2:	fa 8e       	std	Y+26, r15	; 0x1a
    20c4:	24 01       	movw	r4, r8
    20c6:	35 01       	movw	r6, r10
    20c8:	61 01       	movw	r12, r2
    20ca:	58 01       	movw	r10, r16
	if(lvl>3)						return MCU_ERROR_TMR_LVL_INVALID;
	if(num>=MCU_TIMER_NUM_MAX)		return MCU_ERROR_TMR_NUM_INVALID;

	for(timer_div=1; timer_div<sizeof(timer_divider); timer_div++)
	{
		if((timer_value/timer_divider[timer_div])>0xFFFF)	continue;
    20cc:	ea 89       	ldd	r30, Y+18	; 0x12
    20ce:	fb 89       	ldd	r31, Y+19	; 0x13
    20d0:	e1 90       	ld	r14, Z+
    20d2:	f1 90       	ld	r15, Z+
    20d4:	ea 8b       	std	Y+18, r30	; 0x12
    20d6:	fb 8b       	std	Y+19, r31	; 0x13
    20d8:	00 e0       	ldi	r16, 0x00	; 0
    20da:	10 e0       	ldi	r17, 0x00	; 0
    20dc:	c3 01       	movw	r24, r6
    20de:	b2 01       	movw	r22, r4
    20e0:	a8 01       	movw	r20, r16
    20e2:	97 01       	movw	r18, r14
    20e4:	0e 94 49 19 	call	0x3292	; 0x3292 <__udivmodsi4>
    20e8:	21 15       	cp	r18, r1
    20ea:	31 05       	cpc	r19, r1
    20ec:	f1 e0       	ldi	r31, 0x01	; 1
    20ee:	4f 07       	cpc	r20, r31
    20f0:	51 05       	cpc	r21, r1
    20f2:	08 f0       	brcs	.+2      	; 0x20f6 <mcu_timer_init+0x108>
    20f4:	53 c0       	rjmp	.+166    	; 0x219c <mcu_timer_init+0x1ae>
    20f6:	ea 8a       	std	Y+18, r14	; 0x12
    20f8:	fb 8a       	std	Y+19, r15	; 0x13
    20fa:	0c 8b       	std	Y+20, r16	; 0x14
    20fc:	1d 8b       	std	Y+21, r17	; 0x15
    20fe:	16 01       	movw	r2, r12
    2100:	cf 88       	ldd	r12, Y+23	; 0x17
    2102:	d8 8c       	ldd	r13, Y+24	; 0x18
    2104:	e9 8c       	ldd	r14, Y+25	; 0x19
    2106:	fa 8c       	ldd	r15, Y+26	; 0x1a
    2108:	29 01       	movw	r4, r18
    210a:	3a 01       	movw	r6, r20
		else{	timer_value/=timer_divider[timer_div];		break;}
	}
	if(timer_value>0xFFFF || timer_div==sizeof(timer_divider))			// Übergebene Frequenz kann nicht gesetzt werden
		return MCU_ERROR_TMR_FRQ_INVALID;

	mcu_timer_interrupt_callback[num] = f;
    210c:	23 2d       	mov	r18, r3
    210e:	30 e0       	ldi	r19, 0x00	; 0
    2110:	c9 01       	movw	r24, r18
    2112:	88 0f       	add	r24, r24
    2114:	99 1f       	adc	r25, r25
    2116:	fc 01       	movw	r30, r24
    2118:	e4 5a       	subi	r30, 0xA4	; 164
    211a:	fe 4d       	sbci	r31, 0xDE	; 222
    211c:	a0 82       	st	Z, r10
    211e:	b1 82       	std	Z+1, r11	; 0x01
	mcu_timer_interrupt_lvl[num] = lvl;
    2120:	f9 01       	movw	r30, r18
    2122:	e4 59       	subi	r30, 0x94	; 148
    2124:	fe 4d       	sbci	r31, 0xDE	; 222
    2126:	20 82       	st	Z, r2

	mcu_timer_frq[num] = mcu_frq_peripheral_hz/((timer_value * timer_divider[timer_div])+1);
    2128:	14 e7       	ldi	r17, 0x74	; 116
    212a:	a1 2e       	mov	r10, r17
    212c:	11 e2       	ldi	r17, 0x21	; 33
    212e:	b1 2e       	mov	r11, r17
    2130:	a8 0e       	add	r10, r24
    2132:	b9 1e       	adc	r11, r25
    2134:	a3 01       	movw	r20, r6
    2136:	92 01       	movw	r18, r4
    2138:	6a 89       	ldd	r22, Y+18	; 0x12
    213a:	7b 89       	ldd	r23, Y+19	; 0x13
    213c:	8c 89       	ldd	r24, Y+20	; 0x14
    213e:	9d 89       	ldd	r25, Y+21	; 0x15
    2140:	0e 94 25 19 	call	0x324a	; 0x324a <__mulsi3>
    2144:	9b 01       	movw	r18, r22
    2146:	ac 01       	movw	r20, r24
    2148:	2f 5f       	subi	r18, 0xFF	; 255
    214a:	3f 4f       	sbci	r19, 0xFF	; 255
    214c:	4f 4f       	sbci	r20, 0xFF	; 255
    214e:	5f 4f       	sbci	r21, 0xFF	; 255
    2150:	c7 01       	movw	r24, r14
    2152:	b6 01       	movw	r22, r12
    2154:	0e 94 49 19 	call	0x3292	; 0x3292 <__udivmodsi4>
    2158:	f5 01       	movw	r30, r10
    215a:	20 83       	st	Z, r18
    215c:	31 83       	std	Z+1, r19	; 0x01

	switch(num )		// Register in Pointer zwischenspeichern
    215e:	f4 e0       	ldi	r31, 0x04	; 4
    2160:	3f 16       	cp	r3, r31
    2162:	39 f1       	breq	.+78     	; 0x21b2 <mcu_timer_init+0x1c4>
    2164:	f3 15       	cp	r31, r3
    2166:	40 f1       	brcs	.+80     	; 0x21b8 <mcu_timer_init+0x1ca>
    2168:	82 e0       	ldi	r24, 0x02	; 2
    216a:	38 16       	cp	r3, r24
    216c:	f1 f1       	breq	.+124    	; 0x21ea <mcu_timer_init+0x1fc>
    216e:	83 15       	cp	r24, r3
    2170:	58 f5       	brcc	.+86     	; 0x21c8 <mcu_timer_init+0x1da>
	{
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
    2172:	e0 e4       	ldi	r30, 0x40	; 64
    2174:	f9 e0       	ldi	r31, 0x09	; 9
	}

	switch(num&0x01)	// Register einstellen
	{
		case 0:	tcN0->CNT = 0x00;	tcN0->PER = timer_value;	tcN0-> CTRLA = timer_div;	tcN0-> INTCTRLA = auto_start?lvl:0;		break;
		case 1: tcN1->CNT = 0x00;	tcN1->PER = timer_value;	tcN1-> CTRLA = timer_div;	tcN1-> INTCTRLA = auto_start?lvl:0;		break;
    2176:	10 a2       	std	Z+32, r1	; 0x20
    2178:	11 a2       	std	Z+33, r1	; 0x21
    217a:	46 a2       	std	Z+38, r4	; 0x26
    217c:	57 a2       	std	Z+39, r5	; 0x27
    217e:	8e 89       	ldd	r24, Y+22	; 0x16
    2180:	80 83       	st	Z, r24
    2182:	99 89       	ldd	r25, Y+17	; 0x11
    2184:	91 11       	cpse	r25, r1
    2186:	01 c0       	rjmp	.+2      	; 0x218a <mcu_timer_init+0x19c>
    2188:	21 2c       	mov	r2, r1
    218a:	26 82       	std	Z+6, r2	; 0x06
	}

	return MCU_OK;
    218c:	00 e0       	ldi	r16, 0x00	; 0
    218e:	10 e0       	ldi	r17, 0x00	; 0
    2190:	98 01       	movw	r18, r16
	}

	switch(num&0x01)	// Register einstellen
	{
		case 0:	tcN0->CNT = 0x00;	tcN0->PER = timer_value;	tcN0-> CTRLA = timer_div;	tcN0-> INTCTRLA = auto_start?lvl:0;		break;
		case 1: tcN1->CNT = 0x00;	tcN1->PER = timer_value;	tcN1-> CTRLA = timer_div;	tcN1-> INTCTRLA = auto_start?lvl:0;		break;
    2192:	63 cf       	rjmp	.-314    	; 0x205a <mcu_timer_init+0x6c>
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
	TC1_t *tcN1 = NULL;
	uint8_t timer_div = 0x01;
	const uint16_t timer_divider[8] = {0, 1, 2, 4, 8, 64, 256, 1024};
	if(num==MCU_TIMER_NUM_NONE)		return MCU_OK;	// Ist ok, da offiziell kein Timer gewollt ist.
    2194:	00 e0       	ldi	r16, 0x00	; 0
    2196:	10 e0       	ldi	r17, 0x00	; 0
    2198:	98 01       	movw	r18, r16
    219a:	5f cf       	rjmp	.-322    	; 0x205a <mcu_timer_init+0x6c>
	if(lvl>3)						return MCU_ERROR_TMR_LVL_INVALID;
	if(num>=MCU_TIMER_NUM_MAX)		return MCU_ERROR_TMR_NUM_INVALID;

	for(timer_div=1; timer_div<sizeof(timer_divider); timer_div++)
    219c:	8e 89       	ldd	r24, Y+22	; 0x16
    219e:	8f 5f       	subi	r24, 0xFF	; 255
    21a0:	8e 8b       	std	Y+22, r24	; 0x16
    21a2:	80 31       	cpi	r24, 0x10	; 16
    21a4:	09 f0       	breq	.+2      	; 0x21a8 <mcu_timer_init+0x1ba>
    21a6:	92 cf       	rjmp	.-220    	; 0x20cc <mcu_timer_init+0xde>
	{
		if((timer_value/timer_divider[timer_div])>0xFFFF)	continue;
		else{	timer_value/=timer_divider[timer_div];		break;}
	}
	if(timer_value>0xFFFF || timer_div==sizeof(timer_divider))			// Übergebene Frequenz kann nicht gesetzt werden
		return MCU_ERROR_TMR_FRQ_INVALID;
    21a8:	00 e0       	ldi	r16, 0x00	; 0
    21aa:	11 e0       	ldi	r17, 0x01	; 1
    21ac:	20 e0       	ldi	r18, 0x00	; 0
    21ae:	30 e0       	ldi	r19, 0x00	; 0
    21b0:	54 cf       	rjmp	.-344    	; 0x205a <mcu_timer_init+0x6c>
	{
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
		case MCU_TIMER_NUM_E0:	tcN0 = &TCE0;	break;
    21b2:	e0 e0       	ldi	r30, 0x00	; 0
    21b4:	fa e0       	ldi	r31, 0x0A	; 10
    21b6:	df cf       	rjmp	.-66     	; 0x2176 <mcu_timer_init+0x188>
	mcu_timer_interrupt_callback[num] = f;
	mcu_timer_interrupt_lvl[num] = lvl;

	mcu_timer_frq[num] = mcu_frq_peripheral_hz/((timer_value * timer_divider[timer_div])+1);

	switch(num )		// Register in Pointer zwischenspeichern
    21b8:	e6 e0       	ldi	r30, 0x06	; 6
    21ba:	3e 16       	cp	r3, r30
    21bc:	c9 f0       	breq	.+50     	; 0x21f0 <mcu_timer_init+0x202>
    21be:	3e 16       	cp	r3, r30
    21c0:	58 f4       	brcc	.+22     	; 0x21d8 <mcu_timer_init+0x1ea>
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
		case MCU_TIMER_NUM_E0:	tcN0 = &TCE0;	break;
		case MCU_TIMER_NUM_E1:	tcN1 = &TCE1;	break;
    21c2:	e0 e4       	ldi	r30, 0x40	; 64
    21c4:	fa e0       	ldi	r31, 0x0A	; 10
    21c6:	d7 cf       	rjmp	.-82     	; 0x2176 <mcu_timer_init+0x188>
	mcu_timer_interrupt_callback[num] = f;
	mcu_timer_interrupt_lvl[num] = lvl;

	mcu_timer_frq[num] = mcu_frq_peripheral_hz/((timer_value * timer_divider[timer_div])+1);

	switch(num )		// Register in Pointer zwischenspeichern
    21c8:	91 e0       	ldi	r25, 0x01	; 1
    21ca:	39 16       	cp	r3, r25
    21cc:	59 f0       	breq	.+22     	; 0x21e4 <mcu_timer_init+0x1f6>
		case MCU_TIMER_NUM_F0:	tcN0 = &TCF0;	break;
		case MCU_TIMER_NUM_F1:	tcN1 = &TCF1;	break;
		default:								return MCU_ERROR_TMR_NUM_INVALID;
	}

	switch(num&0x01)	// Register einstellen
    21ce:	30 fc       	sbrc	r3, 0
    21d0:	12 c0       	rjmp	.+36     	; 0x21f6 <mcu_timer_init+0x208>

	mcu_timer_frq[num] = mcu_frq_peripheral_hz/((timer_value * timer_divider[timer_div])+1);

	switch(num )		// Register in Pointer zwischenspeichern
	{
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
    21d2:	e0 e0       	ldi	r30, 0x00	; 0
    21d4:	f8 e0       	ldi	r31, 0x08	; 8
    21d6:	cf cf       	rjmp	.-98     	; 0x2176 <mcu_timer_init+0x188>
	mcu_timer_interrupt_callback[num] = f;
	mcu_timer_interrupt_lvl[num] = lvl;

	mcu_timer_frq[num] = mcu_frq_peripheral_hz/((timer_value * timer_divider[timer_div])+1);

	switch(num )		// Register in Pointer zwischenspeichern
    21d8:	f7 e0       	ldi	r31, 0x07	; 7
    21da:	3f 12       	cpse	r3, r31
    21dc:	f8 cf       	rjmp	.-16     	; 0x21ce <mcu_timer_init+0x1e0>
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
		case MCU_TIMER_NUM_E0:	tcN0 = &TCE0;	break;
		case MCU_TIMER_NUM_E1:	tcN1 = &TCE1;	break;
		case MCU_TIMER_NUM_F0:	tcN0 = &TCF0;	break;
		case MCU_TIMER_NUM_F1:	tcN1 = &TCF1;	break;
    21de:	e0 e4       	ldi	r30, 0x40	; 64
    21e0:	fb e0       	ldi	r31, 0x0B	; 11
    21e2:	c9 cf       	rjmp	.-110    	; 0x2176 <mcu_timer_init+0x188>
	mcu_timer_frq[num] = mcu_frq_peripheral_hz/((timer_value * timer_divider[timer_div])+1);

	switch(num )		// Register in Pointer zwischenspeichern
	{
		case MCU_TIMER_NUM_C0:	tcN0 = &TCC0;	break;
		case MCU_TIMER_NUM_C1:	tcN1 = &TCC1;	break;
    21e4:	e0 e4       	ldi	r30, 0x40	; 64
    21e6:	f8 e0       	ldi	r31, 0x08	; 8
    21e8:	c6 cf       	rjmp	.-116    	; 0x2176 <mcu_timer_init+0x188>
		case MCU_TIMER_NUM_D0:	tcN0 = &TCD0;	break;
    21ea:	e0 e0       	ldi	r30, 0x00	; 0
    21ec:	f9 e0       	ldi	r31, 0x09	; 9
    21ee:	c3 cf       	rjmp	.-122    	; 0x2176 <mcu_timer_init+0x188>
		case MCU_TIMER_NUM_D1:	tcN1 = &TCD1;	break;
		case MCU_TIMER_NUM_E0:	tcN0 = &TCE0;	break;
		case MCU_TIMER_NUM_E1:	tcN1 = &TCE1;	break;
		case MCU_TIMER_NUM_F0:	tcN0 = &TCF0;	break;
    21f0:	e0 e0       	ldi	r30, 0x00	; 0
    21f2:	fb e0       	ldi	r31, 0x0B	; 11
    21f4:	c0 cf       	rjmp	.-128    	; 0x2176 <mcu_timer_init+0x188>

MCU_RESULT mcu_timer_init(MCU_TIMER_NUM num, MCU_INT_LVL lvl, uint32_t frq_hz, void (*f)(void), bool auto_start)
{
	uint32_t timer_value = (mcu_frq_peripheral_hz/frq_hz)-1;						// Berechnung des Zählers für den Timer
	TC0_t *tcN0 = NULL;
	TC1_t *tcN1 = NULL;
    21f6:	e0 e0       	ldi	r30, 0x00	; 0
    21f8:	f0 e0       	ldi	r31, 0x00	; 0
    21fa:	bd cf       	rjmp	.-134    	; 0x2176 <mcu_timer_init+0x188>

000021fc <mcu_timer_start>:

void mcu_timer_stop(MCU_TIMER_NUM num){		mcu_timer_set_start(num, false);	}

static void mcu_timer_set_start(MCU_TIMER_NUM num, bool is_on)
{
	if(num>=MCU_TIMER_NUM_MAX)	return;
    21fc:	88 30       	cpi	r24, 0x08	; 8
    21fe:	18 f4       	brcc	.+6      	; 0x2206 <mcu_timer_start+0xa>
    2200:	61 e0       	ldi	r22, 0x01	; 1
    2202:	0c 94 2d 07 	jmp	0xe5a	; 0xe5a <mcu_timer_set_start.part.0>
    2206:	08 95       	ret

00002208 <mcu_timer_stop>:
    2208:	88 30       	cpi	r24, 0x08	; 8
    220a:	18 f4       	brcc	.+6      	; 0x2212 <mcu_timer_stop+0xa>
    220c:	60 e0       	ldi	r22, 0x00	; 0
    220e:	0c 94 2d 07 	jmp	0xe5a	; 0xe5a <mcu_timer_set_start.part.0>
    2212:	08 95       	ret

00002214 <mcu_timer_get_frq>:
	}
}

uint16_t mcu_timer_get_frq(MCU_TIMER_NUM num)
{
	if(num>=MCU_TIMER_NUM_MAX)	return 0;
    2214:	88 30       	cpi	r24, 0x08	; 8
    2216:	50 f4       	brcc	.+20     	; 0x222c <mcu_timer_get_frq+0x18>
	return mcu_timer_frq[num];
    2218:	e8 2f       	mov	r30, r24
    221a:	f0 e0       	ldi	r31, 0x00	; 0
    221c:	ee 0f       	add	r30, r30
    221e:	ff 1f       	adc	r31, r31
    2220:	ec 58       	subi	r30, 0x8C	; 140
    2222:	fe 4d       	sbci	r31, 0xDE	; 222
    2224:	20 81       	ld	r18, Z
    2226:	31 81       	ldd	r19, Z+1	; 0x01
}
    2228:	c9 01       	movw	r24, r18
    222a:	08 95       	ret
	}
}

uint16_t mcu_timer_get_frq(MCU_TIMER_NUM num)
{
	if(num>=MCU_TIMER_NUM_MAX)	return 0;
    222c:	20 e0       	ldi	r18, 0x00	; 0
    222e:	30 e0       	ldi	r19, 0x00	; 0
	return mcu_timer_frq[num];
}
    2230:	c9 01       	movw	r24, r18
    2232:	08 95       	ret

00002234 <mcu_uart_set_buffer>:

	return baud_set;
}

MCU_RESULT mcu_uart_set_buffer(MCU_UART_NUM num, MCU_INT_LVL lvl, uint8_t *data, uint16_t len)
{
    2234:	0f 93       	push	r16
    2236:	1f 93       	push	r17
    2238:	cf 93       	push	r28
    223a:	c6 2f       	mov	r28, r22
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    223c:	8f 3f       	cpi	r24, 0xFF	; 255
    223e:	e9 f1       	breq	.+122    	; 0x22ba <mcu_uart_set_buffer+0x86>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    2240:	88 30       	cpi	r24, 0x08	; 8
    2242:	50 f0       	brcs	.+20     	; 0x2258 <mcu_uart_set_buffer+0x24>
    2244:	00 e0       	ldi	r16, 0x00	; 0
    2246:	12 e0       	ldi	r17, 0x02	; 2
    2248:	20 e0       	ldi	r18, 0x00	; 0
    224a:	30 e0       	ldi	r19, 0x00	; 0
	if(data==NULL)					return MCU_ERROR_UART_RECEIVE_INVALID;
	fifo_init(&mcu_uart_buf[num], 1, data, len);
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
	return MCU_OK;
}
    224c:	b8 01       	movw	r22, r16
    224e:	c9 01       	movw	r24, r18
    2250:	cf 91       	pop	r28
    2252:	1f 91       	pop	r17
    2254:	0f 91       	pop	r16
    2256:	08 95       	ret

MCU_RESULT mcu_uart_set_buffer(MCU_UART_NUM num, MCU_INT_LVL lvl, uint8_t *data, uint16_t len)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	if(data==NULL)					return MCU_ERROR_UART_RECEIVE_INVALID;
    2258:	41 15       	cp	r20, r1
    225a:	51 05       	cpc	r21, r1
    225c:	21 f1       	breq	.+72     	; 0x22a6 <mcu_uart_set_buffer+0x72>
	fifo_init(&mcu_uart_buf[num], 1, data, len);
    225e:	08 2f       	mov	r16, r24
    2260:	10 e0       	ldi	r17, 0x00	; 0
    2262:	00 0f       	add	r16, r16
    2264:	11 1f       	adc	r17, r17
    2266:	c8 01       	movw	r24, r16
    2268:	88 0f       	add	r24, r24
    226a:	99 1f       	adc	r25, r25
    226c:	88 0f       	add	r24, r24
    226e:	99 1f       	adc	r25, r25
    2270:	88 0f       	add	r24, r24
    2272:	99 1f       	adc	r25, r25
    2274:	80 1b       	sub	r24, r16
    2276:	91 0b       	sbc	r25, r17
    2278:	61 e0       	ldi	r22, 0x01	; 1
    227a:	8c 57       	subi	r24, 0x7C	; 124
    227c:	9e 4d       	sbci	r25, 0xDE	; 222
    227e:	0e 94 d5 02 	call	0x5aa	; 0x5aa <fifo_init>
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
    2282:	f8 01       	movw	r30, r16
    2284:	e5 5c       	subi	r30, 0xC5	; 197
    2286:	ff 4d       	sbci	r31, 0xDF	; 223
    2288:	01 90       	ld	r0, Z+
    228a:	f0 81       	ld	r31, Z
    228c:	e0 2d       	mov	r30, r0
    228e:	c2 95       	swap	r28
    2290:	c0 7f       	andi	r28, 0xF0	; 240
    2292:	c3 83       	std	Z+3, r28	; 0x03
	return MCU_OK;
    2294:	00 e0       	ldi	r16, 0x00	; 0
    2296:	10 e0       	ldi	r17, 0x00	; 0
    2298:	98 01       	movw	r18, r16
}
    229a:	b8 01       	movw	r22, r16
    229c:	c9 01       	movw	r24, r18
    229e:	cf 91       	pop	r28
    22a0:	1f 91       	pop	r17
    22a2:	0f 91       	pop	r16
    22a4:	08 95       	ret

MCU_RESULT mcu_uart_set_buffer(MCU_UART_NUM num, MCU_INT_LVL lvl, uint8_t *data, uint16_t len)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	if(data==NULL)					return MCU_ERROR_UART_RECEIVE_INVALID;
    22a6:	00 e0       	ldi	r16, 0x00	; 0
    22a8:	10 e4       	ldi	r17, 0x40	; 64
    22aa:	20 e0       	ldi	r18, 0x00	; 0
    22ac:	30 e0       	ldi	r19, 0x00	; 0
	fifo_init(&mcu_uart_buf[num], 1, data, len);
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
	return MCU_OK;
}
    22ae:	b8 01       	movw	r22, r16
    22b0:	c9 01       	movw	r24, r18
    22b2:	cf 91       	pop	r28
    22b4:	1f 91       	pop	r17
    22b6:	0f 91       	pop	r16
    22b8:	08 95       	ret
	return baud_set;
}

MCU_RESULT mcu_uart_set_buffer(MCU_UART_NUM num, MCU_INT_LVL lvl, uint8_t *data, uint16_t len)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    22ba:	00 e0       	ldi	r16, 0x00	; 0
    22bc:	10 e0       	ldi	r17, 0x00	; 0
    22be:	98 01       	movw	r18, r16
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	if(data==NULL)					return MCU_ERROR_UART_RECEIVE_INVALID;
	fifo_init(&mcu_uart_buf[num], 1, data, len);
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
	return MCU_OK;
}
    22c0:	b8 01       	movw	r22, r16
    22c2:	c9 01       	movw	r24, r18
    22c4:	cf 91       	pop	r28
    22c6:	1f 91       	pop	r17
    22c8:	0f 91       	pop	r16
    22ca:	08 95       	ret

000022cc <mcu_uart_set_alternate_receive>:

MCU_RESULT mcu_uart_set_alternate_receive(MCU_UART_NUM num, MCU_INT_LVL lvl, void (*f)(uint8_t))
{
    22cc:	0f 93       	push	r16
    22ce:	1f 93       	push	r17
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    22d0:	8f 3f       	cpi	r24, 0xFF	; 255
    22d2:	21 f1       	breq	.+72     	; 0x231c <mcu_uart_set_alternate_receive+0x50>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    22d4:	88 30       	cpi	r24, 0x08	; 8
    22d6:	48 f0       	brcs	.+18     	; 0x22ea <mcu_uart_set_alternate_receive+0x1e>
    22d8:	00 e0       	ldi	r16, 0x00	; 0
    22da:	12 e0       	ldi	r17, 0x02	; 2
    22dc:	20 e0       	ldi	r18, 0x00	; 0
    22de:	30 e0       	ldi	r19, 0x00	; 0
	mcu_uart_alternative_receive[num] = (void*)f;
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
	return MCU_OK;
}
    22e0:	b8 01       	movw	r22, r16
    22e2:	c9 01       	movw	r24, r18
    22e4:	1f 91       	pop	r17
    22e6:	0f 91       	pop	r16
    22e8:	08 95       	ret

MCU_RESULT mcu_uart_set_alternate_receive(MCU_UART_NUM num, MCU_INT_LVL lvl, void (*f)(uint8_t))
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	mcu_uart_alternative_receive[num] = (void*)f;
    22ea:	90 e0       	ldi	r25, 0x00	; 0
    22ec:	88 0f       	add	r24, r24
    22ee:	99 1f       	adc	r25, r25
    22f0:	fc 01       	movw	r30, r24
    22f2:	ec 50       	subi	r30, 0x0C	; 12
    22f4:	fe 4d       	sbci	r31, 0xDE	; 222
    22f6:	40 83       	st	Z, r20
    22f8:	51 83       	std	Z+1, r21	; 0x01
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
    22fa:	fc 01       	movw	r30, r24
    22fc:	e5 5c       	subi	r30, 0xC5	; 197
    22fe:	ff 4d       	sbci	r31, 0xDF	; 223
    2300:	01 90       	ld	r0, Z+
    2302:	f0 81       	ld	r31, Z
    2304:	e0 2d       	mov	r30, r0
    2306:	62 95       	swap	r22
    2308:	60 7f       	andi	r22, 0xF0	; 240
    230a:	63 83       	std	Z+3, r22	; 0x03
	return MCU_OK;
    230c:	00 e0       	ldi	r16, 0x00	; 0
    230e:	10 e0       	ldi	r17, 0x00	; 0
    2310:	98 01       	movw	r18, r16
}
    2312:	b8 01       	movw	r22, r16
    2314:	c9 01       	movw	r24, r18
    2316:	1f 91       	pop	r17
    2318:	0f 91       	pop	r16
    231a:	08 95       	ret
	return MCU_OK;
}

MCU_RESULT mcu_uart_set_alternate_receive(MCU_UART_NUM num, MCU_INT_LVL lvl, void (*f)(uint8_t))
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    231c:	00 e0       	ldi	r16, 0x00	; 0
    231e:	10 e0       	ldi	r17, 0x00	; 0
    2320:	98 01       	movw	r18, r16
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	mcu_uart_alternative_receive[num] = (void*)f;
	mcu_uart_usartxn[num]->CTRLA = lvl<<4;
	return MCU_OK;
}
    2322:	b8 01       	movw	r22, r16
    2324:	c9 01       	movw	r24, r18
    2326:	1f 91       	pop	r17
    2328:	0f 91       	pop	r16
    232a:	08 95       	ret

0000232c <mcu_uart_set_baudrate>:

MCU_RESULT mcu_uart_set_baudrate(MCU_UART_NUM num, uint32_t baud)
{
    232c:	0f 93       	push	r16
    232e:	1f 93       	push	r17
    2330:	cf 93       	push	r28
    2332:	df 93       	push	r29
    2334:	c8 2f       	mov	r28, r24
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    2336:	8f 3f       	cpi	r24, 0xFF	; 255
    2338:	09 f4       	brne	.+2      	; 0x233c <mcu_uart_set_baudrate+0x10>
    233a:	78 c0       	rjmp	.+240    	; 0x242c <mcu_uart_set_baudrate+0x100>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    233c:	88 30       	cpi	r24, 0x08	; 8
    233e:	58 f0       	brcs	.+22     	; 0x2356 <mcu_uart_set_baudrate+0x2a>
    2340:	00 e0       	ldi	r16, 0x00	; 0
    2342:	12 e0       	ldi	r17, 0x02	; 2
    2344:	20 e0       	ldi	r18, 0x00	; 0
    2346:	30 e0       	ldi	r19, 0x00	; 0
	mcu_enable_interrupt();

	mcu_uart_baud[num] = mcu_frq_peripheral_hz/((bsel+1)*16);

	return MCU_OK;
}
    2348:	b8 01       	movw	r22, r16
    234a:	c9 01       	movw	r24, r18
    234c:	df 91       	pop	r29
    234e:	cf 91       	pop	r28
    2350:	1f 91       	pop	r17
    2352:	0f 91       	pop	r16
    2354:	08 95       	ret

MCU_RESULT mcu_uart_set_baudrate(MCU_UART_NUM num, uint32_t baud)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	uint32_t bsel = (uint32_t)(mcu_frq_peripheral_hz /(16 * baud)) - 1;
    2356:	9a 01       	movw	r18, r20
    2358:	ab 01       	movw	r20, r22
    235a:	22 0f       	add	r18, r18
    235c:	33 1f       	adc	r19, r19
    235e:	44 1f       	adc	r20, r20
    2360:	55 1f       	adc	r21, r21
    2362:	22 0f       	add	r18, r18
    2364:	33 1f       	adc	r19, r19
    2366:	44 1f       	adc	r20, r20
    2368:	55 1f       	adc	r21, r21
    236a:	22 0f       	add	r18, r18
    236c:	33 1f       	adc	r19, r19
    236e:	44 1f       	adc	r20, r20
    2370:	55 1f       	adc	r21, r21
    2372:	22 0f       	add	r18, r18
    2374:	33 1f       	adc	r19, r19
    2376:	44 1f       	adc	r20, r20
    2378:	55 1f       	adc	r21, r21
    237a:	60 91 23 21 	lds	r22, 0x2123
    237e:	70 91 24 21 	lds	r23, 0x2124
    2382:	80 91 25 21 	lds	r24, 0x2125
    2386:	90 91 26 21 	lds	r25, 0x2126
    238a:	0e 94 49 19 	call	0x3292	; 0x3292 <__udivmodsi4>
    238e:	da 01       	movw	r26, r20
    2390:	c9 01       	movw	r24, r18
    2392:	01 97       	sbiw	r24, 0x01	; 1
    2394:	a1 09       	sbc	r26, r1
    2396:	b1 09       	sbc	r27, r1

	if(bsel>0x0FFF)	return MCU_ERROR_UART_BAUDRATE_INVALID;
    2398:	81 15       	cp	r24, r1
    239a:	60 e1       	ldi	r22, 0x10	; 16
    239c:	96 07       	cpc	r25, r22
    239e:	a1 05       	cpc	r26, r1
    23a0:	b1 05       	cpc	r27, r1
    23a2:	58 f0       	brcs	.+22     	; 0x23ba <mcu_uart_set_baudrate+0x8e>
    23a4:	00 e0       	ldi	r16, 0x00	; 0
    23a6:	10 e2       	ldi	r17, 0x20	; 32
    23a8:	20 e0       	ldi	r18, 0x00	; 0
    23aa:	30 e0       	ldi	r19, 0x00	; 0
	mcu_enable_interrupt();

	mcu_uart_baud[num] = mcu_frq_peripheral_hz/((bsel+1)*16);

	return MCU_OK;
}
    23ac:	b8 01       	movw	r22, r16
    23ae:	c9 01       	movw	r24, r18
    23b0:	df 91       	pop	r29
    23b2:	cf 91       	pop	r28
    23b4:	1f 91       	pop	r17
    23b6:	0f 91       	pop	r16
    23b8:	08 95       	ret
	sei();
}

void mcu_disable_interrupt(void)
{
	cli();
    23ba:	f8 94       	cli
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	uint32_t bsel = (uint32_t)(mcu_frq_peripheral_hz /(16 * baud)) - 1;

	if(bsel>0x0FFF)	return MCU_ERROR_UART_BAUDRATE_INVALID;
	mcu_disable_interrupt();
	mcu_uart_usartxn[num]->BAUDCTRLA = bsel & 0xFF;
    23bc:	d0 e0       	ldi	r29, 0x00	; 0
    23be:	fe 01       	movw	r30, r28
    23c0:	ee 0f       	add	r30, r30
    23c2:	ff 1f       	adc	r31, r31
    23c4:	e5 5c       	subi	r30, 0xC5	; 197
    23c6:	ff 4d       	sbci	r31, 0xDF	; 223
    23c8:	01 90       	ld	r0, Z+
    23ca:	f0 81       	ld	r31, Z
    23cc:	e0 2d       	mov	r30, r0
    23ce:	86 83       	std	Z+6, r24	; 0x06
	mcu_uart_usartxn[num]->BAUDCTRLB = (bsel >> 8) & 0x0F;
    23d0:	89 2f       	mov	r24, r25
    23d2:	9a 2f       	mov	r25, r26
    23d4:	ab 2f       	mov	r26, r27
    23d6:	bb 27       	eor	r27, r27
    23d8:	87 83       	std	Z+7, r24	; 0x07
	return MCU_OK;
}

void mcu_enable_interrupt(void)
{
	sei();
    23da:	78 94       	sei
	mcu_disable_interrupt();
	mcu_uart_usartxn[num]->BAUDCTRLA = bsel & 0xFF;
	mcu_uart_usartxn[num]->BAUDCTRLB = (bsel >> 8) & 0x0F;
	mcu_enable_interrupt();

	mcu_uart_baud[num] = mcu_frq_peripheral_hz/((bsel+1)*16);
    23dc:	cc 0f       	add	r28, r28
    23de:	dd 1f       	adc	r29, r29
    23e0:	cc 0f       	add	r28, r28
    23e2:	dd 1f       	adc	r29, r29
    23e4:	cc 5f       	subi	r28, 0xFC	; 252
    23e6:	dd 4d       	sbci	r29, 0xDD	; 221
    23e8:	22 0f       	add	r18, r18
    23ea:	33 1f       	adc	r19, r19
    23ec:	44 1f       	adc	r20, r20
    23ee:	55 1f       	adc	r21, r21
    23f0:	22 0f       	add	r18, r18
    23f2:	33 1f       	adc	r19, r19
    23f4:	44 1f       	adc	r20, r20
    23f6:	55 1f       	adc	r21, r21
    23f8:	22 0f       	add	r18, r18
    23fa:	33 1f       	adc	r19, r19
    23fc:	44 1f       	adc	r20, r20
    23fe:	55 1f       	adc	r21, r21
    2400:	22 0f       	add	r18, r18
    2402:	33 1f       	adc	r19, r19
    2404:	44 1f       	adc	r20, r20
    2406:	55 1f       	adc	r21, r21
    2408:	60 91 23 21 	lds	r22, 0x2123
    240c:	70 91 24 21 	lds	r23, 0x2124
    2410:	80 91 25 21 	lds	r24, 0x2125
    2414:	90 91 26 21 	lds	r25, 0x2126
    2418:	0e 94 49 19 	call	0x3292	; 0x3292 <__udivmodsi4>
    241c:	28 83       	st	Y, r18
    241e:	39 83       	std	Y+1, r19	; 0x01
    2420:	4a 83       	std	Y+2, r20	; 0x02
    2422:	5b 83       	std	Y+3, r21	; 0x03

	return MCU_OK;
    2424:	00 e0       	ldi	r16, 0x00	; 0
    2426:	10 e0       	ldi	r17, 0x00	; 0
    2428:	98 01       	movw	r18, r16
    242a:	8e cf       	rjmp	.-228    	; 0x2348 <mcu_uart_set_baudrate+0x1c>
	return MCU_OK;
}

MCU_RESULT mcu_uart_set_baudrate(MCU_UART_NUM num, uint32_t baud)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    242c:	00 e0       	ldi	r16, 0x00	; 0
    242e:	10 e0       	ldi	r17, 0x00	; 0
    2430:	98 01       	movw	r18, r16
	mcu_enable_interrupt();

	mcu_uart_baud[num] = mcu_frq_peripheral_hz/((bsel+1)*16);

	return MCU_OK;
}
    2432:	b8 01       	movw	r22, r16
    2434:	c9 01       	movw	r24, r18
    2436:	df 91       	pop	r29
    2438:	cf 91       	pop	r28
    243a:	1f 91       	pop	r17
    243c:	0f 91       	pop	r16
    243e:	08 95       	ret

00002440 <mcu_uart_init>:

/** Ringbuffer Strukturen für jede UART */
static fifo_struct mcu_uart_buf[MCU_UART_TOTAL_NUMBER];

MCU_RESULT mcu_uart_init(MCU_UART_NUM num, uint32_t baud, uint8_t databits, uint8_t parity, uint8_t stopbits)
{
    2440:	4f 92       	push	r4
    2442:	5f 92       	push	r5
    2444:	7f 92       	push	r7
    2446:	8f 92       	push	r8
    2448:	9f 92       	push	r9
    244a:	af 92       	push	r10
    244c:	bf 92       	push	r11
    244e:	cf 92       	push	r12
    2450:	df 92       	push	r13
    2452:	ef 92       	push	r14
    2454:	ff 92       	push	r15
    2456:	0f 93       	push	r16
    2458:	1f 93       	push	r17
    245a:	cf 93       	push	r28
    245c:	df 93       	push	r29
    245e:	1f 92       	push	r1
    2460:	cd b7       	in	r28, 0x3d	; 61
    2462:	de b7       	in	r29, 0x3e	; 62
    2464:	98 2f       	mov	r25, r24
    2466:	4a 01       	movw	r8, r20
    2468:	5b 01       	movw	r10, r22
	uint8_t usart_ctrlc = USART_CMODE_ASYNCHRONOUS_gc;
	MCU_RESULT baud_set = MCU_OK;
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    246a:	8f 3f       	cpi	r24, 0xFF	; 255
    246c:	b1 f1       	breq	.+108    	; 0x24da <mcu_uart_init+0x9a>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    246e:	88 30       	cpi	r24, 0x08	; 8
    2470:	c0 f0       	brcs	.+48     	; 0x24a2 <mcu_uart_init+0x62>
    2472:	c1 2c       	mov	r12, r1
    2474:	12 e0       	ldi	r17, 0x02	; 2
    2476:	d1 2e       	mov	r13, r17
    2478:	e1 2c       	mov	r14, r1
    247a:	f1 2c       	mov	r15, r1
	mcu_uart_usartxn[num]->CTRLB = 0x18;							// Receive und Transmit aktivieren

	fifo_init(&mcu_uart_buf[num], 1, NULL, 0);

	return baud_set;
}
    247c:	b6 01       	movw	r22, r12
    247e:	c7 01       	movw	r24, r14
    2480:	0f 90       	pop	r0
    2482:	df 91       	pop	r29
    2484:	cf 91       	pop	r28
    2486:	1f 91       	pop	r17
    2488:	0f 91       	pop	r16
    248a:	ff 90       	pop	r15
    248c:	ef 90       	pop	r14
    248e:	df 90       	pop	r13
    2490:	cf 90       	pop	r12
    2492:	bf 90       	pop	r11
    2494:	af 90       	pop	r10
    2496:	9f 90       	pop	r9
    2498:	8f 90       	pop	r8
    249a:	7f 90       	pop	r7
    249c:	5f 90       	pop	r5
    249e:	4f 90       	pop	r4
    24a0:	08 95       	ret
{
	uint8_t usart_ctrlc = USART_CMODE_ASYNCHRONOUS_gc;
	MCU_RESULT baud_set = MCU_OK;
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	switch(databits)
    24a2:	26 30       	cpi	r18, 0x06	; 6
    24a4:	59 f0       	breq	.+22     	; 0x24bc <mcu_uart_init+0x7c>
    24a6:	08 f0       	brcs	.+2      	; 0x24aa <mcu_uart_init+0x6a>
    24a8:	64 c0       	rjmp	.+200    	; 0x2572 <mcu_uart_init+0x132>
    24aa:	25 30       	cpi	r18, 0x05	; 5
    24ac:	09 f4       	brne	.+2      	; 0x24b0 <mcu_uart_init+0x70>
    24ae:	6c c0       	rjmp	.+216    	; 0x2588 <mcu_uart_init+0x148>
	{
		case 5:		usart_ctrlc |= USART_CHSIZE_5BIT_gc; 	break;
		case 6:		usart_ctrlc |= USART_CHSIZE_6BIT_gc; 	break;
		case 7:		usart_ctrlc |= USART_CHSIZE_7BIT_gc; 	break;
		case 8:		usart_ctrlc |= USART_CHSIZE_8BIT_gc; 	break;
		default:	return MCU_ERROR_UART_DATABITS_INVALID;
    24b0:	c1 2c       	mov	r12, r1
    24b2:	b4 e0       	ldi	r27, 0x04	; 4
    24b4:	db 2e       	mov	r13, r27
    24b6:	e1 2c       	mov	r14, r1
    24b8:	f1 2c       	mov	r15, r1
    24ba:	e0 cf       	rjmp	.-64     	; 0x247c <mcu_uart_init+0x3c>
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	switch(databits)
	{
		case 5:		usart_ctrlc |= USART_CHSIZE_5BIT_gc; 	break;
		case 6:		usart_ctrlc |= USART_CHSIZE_6BIT_gc; 	break;
    24bc:	77 24       	eor	r7, r7
    24be:	73 94       	inc	r7
		case 7:		usart_ctrlc |= USART_CHSIZE_7BIT_gc; 	break;
		case 8:		usart_ctrlc |= USART_CHSIZE_8BIT_gc; 	break;
		default:	return MCU_ERROR_UART_DATABITS_INVALID;
	}
	switch(parity)
    24c0:	0e 34       	cpi	r16, 0x4E	; 78
    24c2:	89 f0       	breq	.+34     	; 0x24e6 <mcu_uart_init+0xa6>
    24c4:	0f 34       	cpi	r16, 0x4F	; 79
    24c6:	09 f4       	brne	.+2      	; 0x24ca <mcu_uart_init+0x8a>
    24c8:	61 c0       	rjmp	.+194    	; 0x258c <mcu_uart_init+0x14c>
    24ca:	05 34       	cpi	r16, 0x45	; 69
    24cc:	51 f0       	breq	.+20     	; 0x24e2 <mcu_uart_init+0xa2>
	{
		case 'N':	usart_ctrlc |= USART_PMODE_DISABLED_gc;	break;	// Parität None
		case 'O':	usart_ctrlc |= USART_PMODE_ODD_gc; 		break;	// Parität Odd
		case 'E':	usart_ctrlc |= USART_PMODE_EVEN_gc; 	break;	// Parität Even
		default:	return MCU_ERROR_UART_PARITY_INVALID;
    24ce:	c1 2c       	mov	r12, r1
    24d0:	a8 e0       	ldi	r26, 0x08	; 8
    24d2:	da 2e       	mov	r13, r26
    24d4:	e1 2c       	mov	r14, r1
    24d6:	f1 2c       	mov	r15, r1
    24d8:	d1 cf       	rjmp	.-94     	; 0x247c <mcu_uart_init+0x3c>

MCU_RESULT mcu_uart_init(MCU_UART_NUM num, uint32_t baud, uint8_t databits, uint8_t parity, uint8_t stopbits)
{
	uint8_t usart_ctrlc = USART_CMODE_ASYNCHRONOUS_gc;
	MCU_RESULT baud_set = MCU_OK;
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    24da:	c1 2c       	mov	r12, r1
    24dc:	d1 2c       	mov	r13, r1
    24de:	76 01       	movw	r14, r12
    24e0:	cd cf       	rjmp	.-102    	; 0x247c <mcu_uart_init+0x3c>
	}
	switch(parity)
	{
		case 'N':	usart_ctrlc |= USART_PMODE_DISABLED_gc;	break;	// Parität None
		case 'O':	usart_ctrlc |= USART_PMODE_ODD_gc; 		break;	// Parität Odd
		case 'E':	usart_ctrlc |= USART_PMODE_EVEN_gc; 	break;	// Parität Even
    24e2:	e0 e2       	ldi	r30, 0x20	; 32
    24e4:	7e 2a       	or	r7, r30
		default:	return MCU_ERROR_UART_PARITY_INVALID;
	}
	switch(stopbits)
    24e6:	f1 e0       	ldi	r31, 0x01	; 1
    24e8:	ef 16       	cp	r14, r31
    24ea:	59 f0       	breq	.+22     	; 0x2502 <mcu_uart_init+0xc2>
    24ec:	82 e0       	ldi	r24, 0x02	; 2
    24ee:	e8 16       	cp	r14, r24
    24f0:	31 f0       	breq	.+12     	; 0x24fe <mcu_uart_init+0xbe>
	{
		case 1:		usart_ctrlc |= 0x00; 					break;	// 1 Stopbit
		case 2:		usart_ctrlc |= 0x08; 					break;	// 2 Stopbit
		default:	return MCU_ERROR_UART_STOPBITS_INVALID;
    24f2:	c1 2c       	mov	r12, r1
    24f4:	f0 e1       	ldi	r31, 0x10	; 16
    24f6:	df 2e       	mov	r13, r31
    24f8:	e1 2c       	mov	r14, r1
    24fa:	f1 2c       	mov	r15, r1
    24fc:	bf cf       	rjmp	.-130    	; 0x247c <mcu_uart_init+0x3c>
		default:	return MCU_ERROR_UART_PARITY_INVALID;
	}
	switch(stopbits)
	{
		case 1:		usart_ctrlc |= 0x00; 					break;	// 1 Stopbit
		case 2:		usart_ctrlc |= 0x08; 					break;	// 2 Stopbit
    24fe:	e8 e0       	ldi	r30, 0x08	; 8
    2500:	7e 2a       	or	r7, r30
		default:	return MCU_ERROR_UART_STOPBITS_INVALID;
	}

	mcu_uart_usartxn[num]->CTRLA = 0x00; 							// Interrupts deaktivieren
    2502:	29 2f       	mov	r18, r25
    2504:	30 e0       	ldi	r19, 0x00	; 0
    2506:	89 01       	movw	r16, r18
    2508:	00 0f       	add	r16, r16
    250a:	11 1f       	adc	r17, r17
    250c:	f8 01       	movw	r30, r16
    250e:	e5 5c       	subi	r30, 0xC5	; 197
    2510:	ff 4d       	sbci	r31, 0xDF	; 223
    2512:	40 80       	ld	r4, Z
    2514:	51 80       	ldd	r5, Z+1	; 0x01
    2516:	f2 01       	movw	r30, r4
    2518:	13 82       	std	Z+3, r1	; 0x03
	mcu_io_set(mcu_uart_tx_pin[num], 1);							// TXD Pin auf 1 setzen
    251a:	f9 01       	movw	r30, r18
    251c:	e5 5b       	subi	r30, 0xB5	; 181
    251e:	ff 4d       	sbci	r31, 0xDF	; 223
    2520:	f0 80       	ld	r15, Z
    2522:	61 e0       	ldi	r22, 0x01	; 1
    2524:	8f 2d       	mov	r24, r15
    2526:	99 83       	std	Y+1, r25	; 0x01
    2528:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_io_set>
	mcu_io_set_dir(mcu_uart_tx_pin[num], MCU_IO_DIR_OUT);			// TXD Pin als Ausgang setzen
    252c:	61 e0       	ldi	r22, 0x01	; 1
    252e:	8f 2d       	mov	r24, r15
    2530:	0e 94 89 08 	call	0x1112	; 0x1112 <mcu_io_set_dir>
	baud_set = mcu_uart_set_baudrate(num, baud);					// Baudrate setzen
    2534:	b5 01       	movw	r22, r10
    2536:	a4 01       	movw	r20, r8
    2538:	99 81       	ldd	r25, Y+1	; 0x01
    253a:	89 2f       	mov	r24, r25
    253c:	0e 94 96 11 	call	0x232c	; 0x232c <mcu_uart_set_baudrate>
    2540:	6b 01       	movw	r12, r22
    2542:	7c 01       	movw	r14, r24
	mcu_uart_usartxn[num]->CTRLC = usart_ctrlc;
    2544:	f2 01       	movw	r30, r4
    2546:	75 82       	std	Z+5, r7	; 0x05
	mcu_uart_usartxn[num]->CTRLB = 0x18;							// Receive und Transmit aktivieren
    2548:	88 e1       	ldi	r24, 0x18	; 24
    254a:	84 83       	std	Z+4, r24	; 0x04

	fifo_init(&mcu_uart_buf[num], 1, NULL, 0);
    254c:	c8 01       	movw	r24, r16
    254e:	88 0f       	add	r24, r24
    2550:	99 1f       	adc	r25, r25
    2552:	88 0f       	add	r24, r24
    2554:	99 1f       	adc	r25, r25
    2556:	88 0f       	add	r24, r24
    2558:	99 1f       	adc	r25, r25
    255a:	80 1b       	sub	r24, r16
    255c:	91 0b       	sbc	r25, r17
    255e:	20 e0       	ldi	r18, 0x00	; 0
    2560:	30 e0       	ldi	r19, 0x00	; 0
    2562:	40 e0       	ldi	r20, 0x00	; 0
    2564:	50 e0       	ldi	r21, 0x00	; 0
    2566:	61 e0       	ldi	r22, 0x01	; 1
    2568:	8c 57       	subi	r24, 0x7C	; 124
    256a:	9e 4d       	sbci	r25, 0xDE	; 222
    256c:	0e 94 d5 02 	call	0x5aa	; 0x5aa <fifo_init>

	return baud_set;
    2570:	85 cf       	rjmp	.-246    	; 0x247c <mcu_uart_init+0x3c>
{
	uint8_t usart_ctrlc = USART_CMODE_ASYNCHRONOUS_gc;
	MCU_RESULT baud_set = MCU_OK;
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	switch(databits)
    2572:	27 30       	cpi	r18, 0x07	; 7
    2574:	31 f0       	breq	.+12     	; 0x2582 <mcu_uart_init+0x142>
    2576:	28 30       	cpi	r18, 0x08	; 8
    2578:	09 f0       	breq	.+2      	; 0x257c <mcu_uart_init+0x13c>
    257a:	9a cf       	rjmp	.-204    	; 0x24b0 <mcu_uart_init+0x70>
	{
		case 5:		usart_ctrlc |= USART_CHSIZE_5BIT_gc; 	break;
		case 6:		usart_ctrlc |= USART_CHSIZE_6BIT_gc; 	break;
		case 7:		usart_ctrlc |= USART_CHSIZE_7BIT_gc; 	break;
		case 8:		usart_ctrlc |= USART_CHSIZE_8BIT_gc; 	break;
    257c:	33 e0       	ldi	r19, 0x03	; 3
    257e:	73 2e       	mov	r7, r19
    2580:	9f cf       	rjmp	.-194    	; 0x24c0 <mcu_uart_init+0x80>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	switch(databits)
	{
		case 5:		usart_ctrlc |= USART_CHSIZE_5BIT_gc; 	break;
		case 6:		usart_ctrlc |= USART_CHSIZE_6BIT_gc; 	break;
		case 7:		usart_ctrlc |= USART_CHSIZE_7BIT_gc; 	break;
    2582:	42 e0       	ldi	r20, 0x02	; 2
    2584:	74 2e       	mov	r7, r20
    2586:	9c cf       	rjmp	.-200    	; 0x24c0 <mcu_uart_init+0x80>
	MCU_RESULT baud_set = MCU_OK;
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	switch(databits)
	{
		case 5:		usart_ctrlc |= USART_CHSIZE_5BIT_gc; 	break;
    2588:	71 2c       	mov	r7, r1
    258a:	9a cf       	rjmp	.-204    	; 0x24c0 <mcu_uart_init+0x80>
		default:	return MCU_ERROR_UART_DATABITS_INVALID;
	}
	switch(parity)
	{
		case 'N':	usart_ctrlc |= USART_PMODE_DISABLED_gc;	break;	// Parität None
		case 'O':	usart_ctrlc |= USART_PMODE_ODD_gc; 		break;	// Parität Odd
    258c:	80 e3       	ldi	r24, 0x30	; 48
    258e:	78 2a       	or	r7, r24
    2590:	aa cf       	rjmp	.-172    	; 0x24e6 <mcu_uart_init+0xa6>

00002592 <mcu_uart_get_baud>:

	return MCU_OK;
}

uint32_t mcu_uart_get_baud(MCU_UART_NUM num)
{
    2592:	0f 93       	push	r16
    2594:	1f 93       	push	r17
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;
    2596:	88 30       	cpi	r24, 0x08	; 8
    2598:	88 f4       	brcc	.+34     	; 0x25bc <mcu_uart_get_baud+0x2a>
	return mcu_uart_baud[num];
    259a:	e8 2f       	mov	r30, r24
    259c:	f0 e0       	ldi	r31, 0x00	; 0
    259e:	ee 0f       	add	r30, r30
    25a0:	ff 1f       	adc	r31, r31
    25a2:	ee 0f       	add	r30, r30
    25a4:	ff 1f       	adc	r31, r31
    25a6:	ec 5f       	subi	r30, 0xFC	; 252
    25a8:	fd 4d       	sbci	r31, 0xDD	; 221
    25aa:	00 81       	ld	r16, Z
    25ac:	11 81       	ldd	r17, Z+1	; 0x01
    25ae:	22 81       	ldd	r18, Z+2	; 0x02
    25b0:	33 81       	ldd	r19, Z+3	; 0x03
}
    25b2:	b8 01       	movw	r22, r16
    25b4:	c9 01       	movw	r24, r18
    25b6:	1f 91       	pop	r17
    25b8:	0f 91       	pop	r16
    25ba:	08 95       	ret
	return MCU_OK;
}

uint32_t mcu_uart_get_baud(MCU_UART_NUM num)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;
    25bc:	00 e0       	ldi	r16, 0x00	; 0
    25be:	10 e0       	ldi	r17, 0x00	; 0
    25c0:	98 01       	movw	r18, r16
	return mcu_uart_baud[num];
}
    25c2:	b8 01       	movw	r22, r16
    25c4:	c9 01       	movw	r24, r18
    25c6:	1f 91       	pop	r17
    25c8:	0f 91       	pop	r16
    25ca:	08 95       	ret

000025cc <mcu_uart_putc>:

void mcu_uart_putc(MCU_UART_NUM num, uint8_t data)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return;						// Abbrechen wenn UART ungültig -> Sonst läuft Array über
    25cc:	88 30       	cpi	r24, 0x08	; 8
    25ce:	68 f4       	brcc	.+26     	; 0x25ea <mcu_uart_putc+0x1e>
    25d0:	e8 2f       	mov	r30, r24
    25d2:	f0 e0       	ldi	r31, 0x00	; 0
    25d4:	ee 0f       	add	r30, r30
    25d6:	ff 1f       	adc	r31, r31
    25d8:	e5 5c       	subi	r30, 0xC5	; 197
    25da:	ff 4d       	sbci	r31, 0xDF	; 223
    25dc:	01 90       	ld	r0, Z+
    25de:	f0 81       	ld	r31, Z
    25e0:	e0 2d       	mov	r30, r0
	while(!(mcu_uart_usartxn[num]->STATUS & USART_DREIF_bm));	// Warte bis das Register leer ist
    25e2:	81 81       	ldd	r24, Z+1	; 0x01
    25e4:	85 ff       	sbrs	r24, 5
    25e6:	fd cf       	rjmp	.-6      	; 0x25e2 <mcu_uart_putc+0x16>
	mcu_uart_usartxn[num]->DATA = data;							// Schreibe Daten in das Senderegister
    25e8:	60 83       	st	Z, r22
    25ea:	08 95       	ret

000025ec <mcu_uart_available>:
}

uint16_t mcu_uart_available(MCU_UART_NUM num)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;					// Abbrechen wenn UART ungültig -> Sonst läuft Array über
    25ec:	88 30       	cpi	r24, 0x08	; 8
    25ee:	18 f0       	brcs	.+6      	; 0x25f6 <mcu_uart_available+0xa>
	return fifo_data_available(&mcu_uart_buf[num]);
}
    25f0:	80 e0       	ldi	r24, 0x00	; 0
    25f2:	90 e0       	ldi	r25, 0x00	; 0
    25f4:	08 95       	ret
}

uint16_t mcu_uart_available(MCU_UART_NUM num)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;					// Abbrechen wenn UART ungültig -> Sonst läuft Array über
	return fifo_data_available(&mcu_uart_buf[num]);
    25f6:	28 2f       	mov	r18, r24
    25f8:	30 e0       	ldi	r19, 0x00	; 0
    25fa:	22 0f       	add	r18, r18
    25fc:	33 1f       	adc	r19, r19
    25fe:	c9 01       	movw	r24, r18
    2600:	88 0f       	add	r24, r24
    2602:	99 1f       	adc	r25, r25
    2604:	88 0f       	add	r24, r24
    2606:	99 1f       	adc	r25, r25
    2608:	88 0f       	add	r24, r24
    260a:	99 1f       	adc	r25, r25
    260c:	82 1b       	sub	r24, r18
    260e:	93 0b       	sbc	r25, r19
    2610:	8c 57       	subi	r24, 0x7C	; 124
    2612:	9e 4d       	sbci	r25, 0xDE	; 222
    2614:	0c 94 ee 03 	jmp	0x7dc	; 0x7dc <fifo_data_available>

00002618 <mcu_uart_getc>:
}

uint8_t mcu_uart_getc(MCU_UART_NUM num)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;					// Abbrechen wenn UART ungültig -> Sonst läuft Array über
    2618:	88 30       	cpi	r24, 0x08	; 8
    261a:	10 f0       	brcs	.+4      	; 0x2620 <mcu_uart_getc+0x8>
	return fifo_get8(&mcu_uart_buf[num]);
}
    261c:	80 e0       	ldi	r24, 0x00	; 0
    261e:	08 95       	ret
}

uint8_t mcu_uart_getc(MCU_UART_NUM num)
{
	if(num>=MCU_UART_TOTAL_NUMBER)	return 0;					// Abbrechen wenn UART ungültig -> Sonst läuft Array über
	return fifo_get8(&mcu_uart_buf[num]);
    2620:	28 2f       	mov	r18, r24
    2622:	30 e0       	ldi	r19, 0x00	; 0
    2624:	22 0f       	add	r18, r18
    2626:	33 1f       	adc	r19, r19
    2628:	c9 01       	movw	r24, r18
    262a:	88 0f       	add	r24, r24
    262c:	99 1f       	adc	r25, r25
    262e:	88 0f       	add	r24, r24
    2630:	99 1f       	adc	r25, r25
    2632:	88 0f       	add	r24, r24
    2634:	99 1f       	adc	r25, r25
    2636:	82 1b       	sub	r24, r18
    2638:	93 0b       	sbc	r25, r19
    263a:	8c 57       	subi	r24, 0x7C	; 124
    263c:	9e 4d       	sbci	r25, 0xDE	; 222
    263e:	0c 94 b1 03 	jmp	0x762	; 0x762 <fifo_get8>

00002642 <mcu_uart_clear_rx>:
}

MCU_RESULT mcu_uart_clear_rx(MCU_UART_NUM num)
{
    2642:	0f 93       	push	r16
    2644:	1f 93       	push	r17
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    2646:	8f 3f       	cpi	r24, 0xFF	; 255
    2648:	59 f0       	breq	.+22     	; 0x2660 <mcu_uart_clear_rx+0x1e>
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
    264a:	88 30       	cpi	r24, 0x08	; 8
    264c:	88 f0       	brcs	.+34     	; 0x2670 <mcu_uart_clear_rx+0x2e>
    264e:	00 e0       	ldi	r16, 0x00	; 0
    2650:	12 e0       	ldi	r17, 0x02	; 2
    2652:	20 e0       	ldi	r18, 0x00	; 0
    2654:	30 e0       	ldi	r19, 0x00	; 0
	fifo_clear(&mcu_uart_buf[num]);
	return MCU_OK;
}
    2656:	b8 01       	movw	r22, r16
    2658:	c9 01       	movw	r24, r18
    265a:	1f 91       	pop	r17
    265c:	0f 91       	pop	r16
    265e:	08 95       	ret
	return fifo_get8(&mcu_uart_buf[num]);
}

MCU_RESULT mcu_uart_clear_rx(MCU_UART_NUM num)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
    2660:	00 e0       	ldi	r16, 0x00	; 0
    2662:	10 e0       	ldi	r17, 0x00	; 0
    2664:	98 01       	movw	r18, r16
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	fifo_clear(&mcu_uart_buf[num]);
	return MCU_OK;
}
    2666:	b8 01       	movw	r22, r16
    2668:	c9 01       	movw	r24, r18
    266a:	1f 91       	pop	r17
    266c:	0f 91       	pop	r16
    266e:	08 95       	ret

MCU_RESULT mcu_uart_clear_rx(MCU_UART_NUM num)
{
	if(num==MCU_UART_NUM_NONE)		return MCU_OK;
	if(num>=MCU_UART_TOTAL_NUMBER)	return MCU_ERROR_UART_NUM_INVALID;
	fifo_clear(&mcu_uart_buf[num]);
    2670:	28 2f       	mov	r18, r24
    2672:	30 e0       	ldi	r19, 0x00	; 0
    2674:	22 0f       	add	r18, r18
    2676:	33 1f       	adc	r19, r19
    2678:	c9 01       	movw	r24, r18
    267a:	88 0f       	add	r24, r24
    267c:	99 1f       	adc	r25, r25
    267e:	88 0f       	add	r24, r24
    2680:	99 1f       	adc	r25, r25
    2682:	88 0f       	add	r24, r24
    2684:	99 1f       	adc	r25, r25
    2686:	82 1b       	sub	r24, r18
    2688:	93 0b       	sbc	r25, r19
    268a:	8c 57       	subi	r24, 0x7C	; 124
    268c:	9e 4d       	sbci	r25, 0xDE	; 222
    268e:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <fifo_clear>
	return MCU_OK;
    2692:	00 e0       	ldi	r16, 0x00	; 0
    2694:	10 e0       	ldi	r17, 0x00	; 0
    2696:	98 01       	movw	r18, r16
}
    2698:	b8 01       	movw	r22, r16
    269a:	c9 01       	movw	r24, r18
    269c:	1f 91       	pop	r17
    269e:	0f 91       	pop	r16
    26a0:	08 95       	ret

000026a2 <__vector_25>:
	rcv = mcu_uart_usartxn[num]->DATA;
	if(mcu_uart_alternative_receive[num])	((void(*)(uint8_t))mcu_uart_alternative_receive[num])(rcv);	// Wenn Alternativer Empfang gesetzt ist, diesem das Byte übergeben
	else									fifo_put8(&mcu_uart_buf[num], rcv);					// Sonst in Empfangsbuffer kopieren
}

ISR(USARTC0_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_C0); } /**< Receive Interrupt von UART C0 */
    26a2:	1f 92       	push	r1
    26a4:	0f 92       	push	r0
    26a6:	0f b6       	in	r0, 0x3f	; 63
    26a8:	0f 92       	push	r0
    26aa:	11 24       	eor	r1, r1
    26ac:	08 b6       	in	r0, 0x38	; 56
    26ae:	0f 92       	push	r0
    26b0:	18 be       	out	0x38, r1	; 56
    26b2:	09 b6       	in	r0, 0x39	; 57
    26b4:	0f 92       	push	r0
    26b6:	19 be       	out	0x39, r1	; 57
    26b8:	0b b6       	in	r0, 0x3b	; 59
    26ba:	0f 92       	push	r0
    26bc:	1b be       	out	0x3b, r1	; 59
    26be:	2f 93       	push	r18
    26c0:	3f 93       	push	r19
    26c2:	4f 93       	push	r20
    26c4:	5f 93       	push	r21
    26c6:	6f 93       	push	r22
    26c8:	7f 93       	push	r23
    26ca:	8f 93       	push	r24
    26cc:	9f 93       	push	r25
    26ce:	af 93       	push	r26
    26d0:	bf 93       	push	r27
    26d2:	ef 93       	push	r30
    26d4:	ff 93       	push	r31
    26d6:	80 e0       	ldi	r24, 0x00	; 0
    26d8:	0e 94 a7 07 	call	0xf4e	; 0xf4e <mcu_uart_rcv_interrupt.part.1>
    26dc:	ff 91       	pop	r31
    26de:	ef 91       	pop	r30
    26e0:	bf 91       	pop	r27
    26e2:	af 91       	pop	r26
    26e4:	9f 91       	pop	r25
    26e6:	8f 91       	pop	r24
    26e8:	7f 91       	pop	r23
    26ea:	6f 91       	pop	r22
    26ec:	5f 91       	pop	r21
    26ee:	4f 91       	pop	r20
    26f0:	3f 91       	pop	r19
    26f2:	2f 91       	pop	r18
    26f4:	0f 90       	pop	r0
    26f6:	0b be       	out	0x3b, r0	; 59
    26f8:	0f 90       	pop	r0
    26fa:	09 be       	out	0x39, r0	; 57
    26fc:	0f 90       	pop	r0
    26fe:	08 be       	out	0x38, r0	; 56
    2700:	0f 90       	pop	r0
    2702:	0f be       	out	0x3f, r0	; 63
    2704:	0f 90       	pop	r0
    2706:	1f 90       	pop	r1
    2708:	18 95       	reti

0000270a <__vector_28>:
ISR(USARTC1_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_C1); } /**< Receive Interrupt von UART C1 */
    270a:	1f 92       	push	r1
    270c:	0f 92       	push	r0
    270e:	0f b6       	in	r0, 0x3f	; 63
    2710:	0f 92       	push	r0
    2712:	11 24       	eor	r1, r1
    2714:	08 b6       	in	r0, 0x38	; 56
    2716:	0f 92       	push	r0
    2718:	18 be       	out	0x38, r1	; 56
    271a:	09 b6       	in	r0, 0x39	; 57
    271c:	0f 92       	push	r0
    271e:	19 be       	out	0x39, r1	; 57
    2720:	0b b6       	in	r0, 0x3b	; 59
    2722:	0f 92       	push	r0
    2724:	1b be       	out	0x3b, r1	; 59
    2726:	2f 93       	push	r18
    2728:	3f 93       	push	r19
    272a:	4f 93       	push	r20
    272c:	5f 93       	push	r21
    272e:	6f 93       	push	r22
    2730:	7f 93       	push	r23
    2732:	8f 93       	push	r24
    2734:	9f 93       	push	r25
    2736:	af 93       	push	r26
    2738:	bf 93       	push	r27
    273a:	ef 93       	push	r30
    273c:	ff 93       	push	r31
    273e:	81 e0       	ldi	r24, 0x01	; 1
    2740:	0e 94 a7 07 	call	0xf4e	; 0xf4e <mcu_uart_rcv_interrupt.part.1>
    2744:	ff 91       	pop	r31
    2746:	ef 91       	pop	r30
    2748:	bf 91       	pop	r27
    274a:	af 91       	pop	r26
    274c:	9f 91       	pop	r25
    274e:	8f 91       	pop	r24
    2750:	7f 91       	pop	r23
    2752:	6f 91       	pop	r22
    2754:	5f 91       	pop	r21
    2756:	4f 91       	pop	r20
    2758:	3f 91       	pop	r19
    275a:	2f 91       	pop	r18
    275c:	0f 90       	pop	r0
    275e:	0b be       	out	0x3b, r0	; 59
    2760:	0f 90       	pop	r0
    2762:	09 be       	out	0x39, r0	; 57
    2764:	0f 90       	pop	r0
    2766:	08 be       	out	0x38, r0	; 56
    2768:	0f 90       	pop	r0
    276a:	0f be       	out	0x3f, r0	; 63
    276c:	0f 90       	pop	r0
    276e:	1f 90       	pop	r1
    2770:	18 95       	reti

00002772 <__vector_88>:
ISR(USARTD0_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_D0); } /**< Receive Interrupt von UART D0 */
    2772:	1f 92       	push	r1
    2774:	0f 92       	push	r0
    2776:	0f b6       	in	r0, 0x3f	; 63
    2778:	0f 92       	push	r0
    277a:	11 24       	eor	r1, r1
    277c:	08 b6       	in	r0, 0x38	; 56
    277e:	0f 92       	push	r0
    2780:	18 be       	out	0x38, r1	; 56
    2782:	09 b6       	in	r0, 0x39	; 57
    2784:	0f 92       	push	r0
    2786:	19 be       	out	0x39, r1	; 57
    2788:	0b b6       	in	r0, 0x3b	; 59
    278a:	0f 92       	push	r0
    278c:	1b be       	out	0x3b, r1	; 59
    278e:	2f 93       	push	r18
    2790:	3f 93       	push	r19
    2792:	4f 93       	push	r20
    2794:	5f 93       	push	r21
    2796:	6f 93       	push	r22
    2798:	7f 93       	push	r23
    279a:	8f 93       	push	r24
    279c:	9f 93       	push	r25
    279e:	af 93       	push	r26
    27a0:	bf 93       	push	r27
    27a2:	ef 93       	push	r30
    27a4:	ff 93       	push	r31
    27a6:	82 e0       	ldi	r24, 0x02	; 2
    27a8:	0e 94 a7 07 	call	0xf4e	; 0xf4e <mcu_uart_rcv_interrupt.part.1>
    27ac:	ff 91       	pop	r31
    27ae:	ef 91       	pop	r30
    27b0:	bf 91       	pop	r27
    27b2:	af 91       	pop	r26
    27b4:	9f 91       	pop	r25
    27b6:	8f 91       	pop	r24
    27b8:	7f 91       	pop	r23
    27ba:	6f 91       	pop	r22
    27bc:	5f 91       	pop	r21
    27be:	4f 91       	pop	r20
    27c0:	3f 91       	pop	r19
    27c2:	2f 91       	pop	r18
    27c4:	0f 90       	pop	r0
    27c6:	0b be       	out	0x3b, r0	; 59
    27c8:	0f 90       	pop	r0
    27ca:	09 be       	out	0x39, r0	; 57
    27cc:	0f 90       	pop	r0
    27ce:	08 be       	out	0x38, r0	; 56
    27d0:	0f 90       	pop	r0
    27d2:	0f be       	out	0x3f, r0	; 63
    27d4:	0f 90       	pop	r0
    27d6:	1f 90       	pop	r1
    27d8:	18 95       	reti

000027da <__vector_91>:
ISR(USARTD1_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_D1); } /**< Receive Interrupt von UART D1 */
    27da:	1f 92       	push	r1
    27dc:	0f 92       	push	r0
    27de:	0f b6       	in	r0, 0x3f	; 63
    27e0:	0f 92       	push	r0
    27e2:	11 24       	eor	r1, r1
    27e4:	08 b6       	in	r0, 0x38	; 56
    27e6:	0f 92       	push	r0
    27e8:	18 be       	out	0x38, r1	; 56
    27ea:	09 b6       	in	r0, 0x39	; 57
    27ec:	0f 92       	push	r0
    27ee:	19 be       	out	0x39, r1	; 57
    27f0:	0b b6       	in	r0, 0x3b	; 59
    27f2:	0f 92       	push	r0
    27f4:	1b be       	out	0x3b, r1	; 59
    27f6:	2f 93       	push	r18
    27f8:	3f 93       	push	r19
    27fa:	4f 93       	push	r20
    27fc:	5f 93       	push	r21
    27fe:	6f 93       	push	r22
    2800:	7f 93       	push	r23
    2802:	8f 93       	push	r24
    2804:	9f 93       	push	r25
    2806:	af 93       	push	r26
    2808:	bf 93       	push	r27
    280a:	ef 93       	push	r30
    280c:	ff 93       	push	r31
    280e:	83 e0       	ldi	r24, 0x03	; 3
    2810:	0e 94 a7 07 	call	0xf4e	; 0xf4e <mcu_uart_rcv_interrupt.part.1>
    2814:	ff 91       	pop	r31
    2816:	ef 91       	pop	r30
    2818:	bf 91       	pop	r27
    281a:	af 91       	pop	r26
    281c:	9f 91       	pop	r25
    281e:	8f 91       	pop	r24
    2820:	7f 91       	pop	r23
    2822:	6f 91       	pop	r22
    2824:	5f 91       	pop	r21
    2826:	4f 91       	pop	r20
    2828:	3f 91       	pop	r19
    282a:	2f 91       	pop	r18
    282c:	0f 90       	pop	r0
    282e:	0b be       	out	0x3b, r0	; 59
    2830:	0f 90       	pop	r0
    2832:	09 be       	out	0x39, r0	; 57
    2834:	0f 90       	pop	r0
    2836:	08 be       	out	0x38, r0	; 56
    2838:	0f 90       	pop	r0
    283a:	0f be       	out	0x3f, r0	; 63
    283c:	0f 90       	pop	r0
    283e:	1f 90       	pop	r1
    2840:	18 95       	reti

00002842 <__vector_58>:
ISR(USARTE0_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_E0); } /**< Receive Interrupt von UART E0 */
    2842:	1f 92       	push	r1
    2844:	0f 92       	push	r0
    2846:	0f b6       	in	r0, 0x3f	; 63
    2848:	0f 92       	push	r0
    284a:	11 24       	eor	r1, r1
    284c:	08 b6       	in	r0, 0x38	; 56
    284e:	0f 92       	push	r0
    2850:	18 be       	out	0x38, r1	; 56
    2852:	09 b6       	in	r0, 0x39	; 57
    2854:	0f 92       	push	r0
    2856:	19 be       	out	0x39, r1	; 57
    2858:	0b b6       	in	r0, 0x3b	; 59
    285a:	0f 92       	push	r0
    285c:	1b be       	out	0x3b, r1	; 59
    285e:	2f 93       	push	r18
    2860:	3f 93       	push	r19
    2862:	4f 93       	push	r20
    2864:	5f 93       	push	r21
    2866:	6f 93       	push	r22
    2868:	7f 93       	push	r23
    286a:	8f 93       	push	r24
    286c:	9f 93       	push	r25
    286e:	af 93       	push	r26
    2870:	bf 93       	push	r27
    2872:	ef 93       	push	r30
    2874:	ff 93       	push	r31
    2876:	84 e0       	ldi	r24, 0x04	; 4
    2878:	0e 94 a7 07 	call	0xf4e	; 0xf4e <mcu_uart_rcv_interrupt.part.1>
    287c:	ff 91       	pop	r31
    287e:	ef 91       	pop	r30
    2880:	bf 91       	pop	r27
    2882:	af 91       	pop	r26
    2884:	9f 91       	pop	r25
    2886:	8f 91       	pop	r24
    2888:	7f 91       	pop	r23
    288a:	6f 91       	pop	r22
    288c:	5f 91       	pop	r21
    288e:	4f 91       	pop	r20
    2890:	3f 91       	pop	r19
    2892:	2f 91       	pop	r18
    2894:	0f 90       	pop	r0
    2896:	0b be       	out	0x3b, r0	; 59
    2898:	0f 90       	pop	r0
    289a:	09 be       	out	0x39, r0	; 57
    289c:	0f 90       	pop	r0
    289e:	08 be       	out	0x38, r0	; 56
    28a0:	0f 90       	pop	r0
    28a2:	0f be       	out	0x3f, r0	; 63
    28a4:	0f 90       	pop	r0
    28a6:	1f 90       	pop	r1
    28a8:	18 95       	reti

000028aa <__vector_61>:
ISR(USARTE1_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_E1); } /**< Receive Interrupt von UART E1 */
    28aa:	1f 92       	push	r1
    28ac:	0f 92       	push	r0
    28ae:	0f b6       	in	r0, 0x3f	; 63
    28b0:	0f 92       	push	r0
    28b2:	11 24       	eor	r1, r1
    28b4:	08 b6       	in	r0, 0x38	; 56
    28b6:	0f 92       	push	r0
    28b8:	18 be       	out	0x38, r1	; 56
    28ba:	09 b6       	in	r0, 0x39	; 57
    28bc:	0f 92       	push	r0
    28be:	19 be       	out	0x39, r1	; 57
    28c0:	0b b6       	in	r0, 0x3b	; 59
    28c2:	0f 92       	push	r0
    28c4:	1b be       	out	0x3b, r1	; 59
    28c6:	2f 93       	push	r18
    28c8:	3f 93       	push	r19
    28ca:	4f 93       	push	r20
    28cc:	5f 93       	push	r21
    28ce:	6f 93       	push	r22
    28d0:	7f 93       	push	r23
    28d2:	8f 93       	push	r24
    28d4:	9f 93       	push	r25
    28d6:	af 93       	push	r26
    28d8:	bf 93       	push	r27
    28da:	ef 93       	push	r30
    28dc:	ff 93       	push	r31
    28de:	85 e0       	ldi	r24, 0x05	; 5
    28e0:	0e 94 a7 07 	call	0xf4e	; 0xf4e <mcu_uart_rcv_interrupt.part.1>
    28e4:	ff 91       	pop	r31
    28e6:	ef 91       	pop	r30
    28e8:	bf 91       	pop	r27
    28ea:	af 91       	pop	r26
    28ec:	9f 91       	pop	r25
    28ee:	8f 91       	pop	r24
    28f0:	7f 91       	pop	r23
    28f2:	6f 91       	pop	r22
    28f4:	5f 91       	pop	r21
    28f6:	4f 91       	pop	r20
    28f8:	3f 91       	pop	r19
    28fa:	2f 91       	pop	r18
    28fc:	0f 90       	pop	r0
    28fe:	0b be       	out	0x3b, r0	; 59
    2900:	0f 90       	pop	r0
    2902:	09 be       	out	0x39, r0	; 57
    2904:	0f 90       	pop	r0
    2906:	08 be       	out	0x38, r0	; 56
    2908:	0f 90       	pop	r0
    290a:	0f be       	out	0x3f, r0	; 63
    290c:	0f 90       	pop	r0
    290e:	1f 90       	pop	r1
    2910:	18 95       	reti

00002912 <__vector_119>:
ISR(USARTF0_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_F0); } /**< Receive Interrupt von UART F0 */
    2912:	1f 92       	push	r1
    2914:	0f 92       	push	r0
    2916:	0f b6       	in	r0, 0x3f	; 63
    2918:	0f 92       	push	r0
    291a:	11 24       	eor	r1, r1
    291c:	08 b6       	in	r0, 0x38	; 56
    291e:	0f 92       	push	r0
    2920:	18 be       	out	0x38, r1	; 56
    2922:	09 b6       	in	r0, 0x39	; 57
    2924:	0f 92       	push	r0
    2926:	19 be       	out	0x39, r1	; 57
    2928:	0b b6       	in	r0, 0x3b	; 59
    292a:	0f 92       	push	r0
    292c:	1b be       	out	0x3b, r1	; 59
    292e:	2f 93       	push	r18
    2930:	3f 93       	push	r19
    2932:	4f 93       	push	r20
    2934:	5f 93       	push	r21
    2936:	6f 93       	push	r22
    2938:	7f 93       	push	r23
    293a:	8f 93       	push	r24
    293c:	9f 93       	push	r25
    293e:	af 93       	push	r26
    2940:	bf 93       	push	r27
    2942:	ef 93       	push	r30
    2944:	ff 93       	push	r31
    2946:	86 e0       	ldi	r24, 0x06	; 6
    2948:	0e 94 a7 07 	call	0xf4e	; 0xf4e <mcu_uart_rcv_interrupt.part.1>
    294c:	ff 91       	pop	r31
    294e:	ef 91       	pop	r30
    2950:	bf 91       	pop	r27
    2952:	af 91       	pop	r26
    2954:	9f 91       	pop	r25
    2956:	8f 91       	pop	r24
    2958:	7f 91       	pop	r23
    295a:	6f 91       	pop	r22
    295c:	5f 91       	pop	r21
    295e:	4f 91       	pop	r20
    2960:	3f 91       	pop	r19
    2962:	2f 91       	pop	r18
    2964:	0f 90       	pop	r0
    2966:	0b be       	out	0x3b, r0	; 59
    2968:	0f 90       	pop	r0
    296a:	09 be       	out	0x39, r0	; 57
    296c:	0f 90       	pop	r0
    296e:	08 be       	out	0x38, r0	; 56
    2970:	0f 90       	pop	r0
    2972:	0f be       	out	0x3f, r0	; 63
    2974:	0f 90       	pop	r0
    2976:	1f 90       	pop	r1
    2978:	18 95       	reti

0000297a <__vector_122>:
ISR(USARTF1_RXC_vect){ mcu_uart_rcv_interrupt(MCU_UART_NUM_F1); } /**< Receive Interrupt von UART F1 */
    297a:	1f 92       	push	r1
    297c:	0f 92       	push	r0
    297e:	0f b6       	in	r0, 0x3f	; 63
    2980:	0f 92       	push	r0
    2982:	11 24       	eor	r1, r1
    2984:	08 b6       	in	r0, 0x38	; 56
    2986:	0f 92       	push	r0
    2988:	18 be       	out	0x38, r1	; 56
    298a:	09 b6       	in	r0, 0x39	; 57
    298c:	0f 92       	push	r0
    298e:	19 be       	out	0x39, r1	; 57
    2990:	0b b6       	in	r0, 0x3b	; 59
    2992:	0f 92       	push	r0
    2994:	1b be       	out	0x3b, r1	; 59
    2996:	2f 93       	push	r18
    2998:	3f 93       	push	r19
    299a:	4f 93       	push	r20
    299c:	5f 93       	push	r21
    299e:	6f 93       	push	r22
    29a0:	7f 93       	push	r23
    29a2:	8f 93       	push	r24
    29a4:	9f 93       	push	r25
    29a6:	af 93       	push	r26
    29a8:	bf 93       	push	r27
    29aa:	ef 93       	push	r30
    29ac:	ff 93       	push	r31
    29ae:	87 e0       	ldi	r24, 0x07	; 7
    29b0:	0e 94 a7 07 	call	0xf4e	; 0xf4e <mcu_uart_rcv_interrupt.part.1>
    29b4:	ff 91       	pop	r31
    29b6:	ef 91       	pop	r30
    29b8:	bf 91       	pop	r27
    29ba:	af 91       	pop	r26
    29bc:	9f 91       	pop	r25
    29be:	8f 91       	pop	r24
    29c0:	7f 91       	pop	r23
    29c2:	6f 91       	pop	r22
    29c4:	5f 91       	pop	r21
    29c6:	4f 91       	pop	r20
    29c8:	3f 91       	pop	r19
    29ca:	2f 91       	pop	r18
    29cc:	0f 90       	pop	r0
    29ce:	0b be       	out	0x3b, r0	; 59
    29d0:	0f 90       	pop	r0
    29d2:	09 be       	out	0x39, r0	; 57
    29d4:	0f 90       	pop	r0
    29d6:	08 be       	out	0x38, r0	; 56
    29d8:	0f 90       	pop	r0
    29da:	0f be       	out	0x3f, r0	; 63
    29dc:	0f 90       	pop	r0
    29de:	1f 90       	pop	r1
    29e0:	18 95       	reti

000029e2 <mcu_spi_set_clock>:
						mode<<2;	// [3:2]	SPI Mode
	return mcu_spi_set_clock(num, frq);
}

MCU_RESULT mcu_spi_set_clock(MCU_SPI_NUM num, uint32_t frq)
{
    29e2:	cf 92       	push	r12
    29e4:	df 92       	push	r13
    29e6:	ef 92       	push	r14
    29e8:	ff 92       	push	r15
    29ea:	0f 93       	push	r16
    29ec:	1f 93       	push	r17
    29ee:	18 2f       	mov	r17, r24
    29f0:	9a 01       	movw	r18, r20
    29f2:	ab 01       	movw	r20, r22
/**********************
 * Funktionen
 *********************/
uint32_t mcu_get_frq_external(void){ 			return mcu_frq_ext_hz; }
uint32_t mcu_get_frq_cpu(void){ 				return mcu_frq_cpu_hz; }
uint32_t mcu_get_frq_peripheral(void){ 		return mcu_frq_peripheral_hz; }
    29f4:	c0 90 23 21 	lds	r12, 0x2123
    29f8:	d0 90 24 21 	lds	r13, 0x2124
    29fc:	e0 90 25 21 	lds	r14, 0x2125
    2a00:	f0 90 26 21 	lds	r15, 0x2126
MCU_RESULT mcu_spi_set_clock(MCU_SPI_NUM num, uint32_t frq)
{
	uint8_t prescaler = 0;
	uint8_t clk_dbl = 0;
	uint32_t tmp = mcu_get_frq_peripheral()/frq;
	if(num>=MCU_SPI_TOTAL_NUMBER)	return MCU_ERROR_SPI_NUM_INVALID;
    2a04:	84 30       	cpi	r24, 0x04	; 4
    2a06:	68 f0       	brcs	.+26     	; 0x2a22 <mcu_spi_set_clock+0x40>
    2a08:	00 e0       	ldi	r16, 0x00	; 0
    2a0a:	10 e8       	ldi	r17, 0x80	; 128
    2a0c:	20 e0       	ldi	r18, 0x00	; 0
    2a0e:	30 e0       	ldi	r19, 0x00	; 0

	spixn[num]->CTRL &= 0x7C;	// [7] CLK2X und [1:0] PRESCALER zurücksetzen
	spixn[num]->CTRL |= clk_dbl<<6 | prescaler;

	return MCU_OK;
}
    2a10:	b8 01       	movw	r22, r16
    2a12:	c9 01       	movw	r24, r18
    2a14:	1f 91       	pop	r17
    2a16:	0f 91       	pop	r16
    2a18:	ff 90       	pop	r15
    2a1a:	ef 90       	pop	r14
    2a1c:	df 90       	pop	r13
    2a1e:	cf 90       	pop	r12
    2a20:	08 95       	ret

MCU_RESULT mcu_spi_set_clock(MCU_SPI_NUM num, uint32_t frq)
{
	uint8_t prescaler = 0;
	uint8_t clk_dbl = 0;
	uint32_t tmp = mcu_get_frq_peripheral()/frq;
    2a22:	c7 01       	movw	r24, r14
    2a24:	b6 01       	movw	r22, r12
    2a26:	0e 94 49 19 	call	0x3292	; 0x3292 <__udivmodsi4>
	if(num>=MCU_SPI_TOTAL_NUMBER)	return MCU_ERROR_SPI_NUM_INVALID;
	if(tmp>128)						return MCU_ERROR_SPI_CLOCK_INVALID;
    2a2a:	21 38       	cpi	r18, 0x81	; 129
    2a2c:	31 05       	cpc	r19, r1
    2a2e:	41 05       	cpc	r20, r1
    2a30:	51 05       	cpc	r21, r1
    2a32:	28 f0       	brcs	.+10     	; 0x2a3e <mcu_spi_set_clock+0x5c>
    2a34:	00 e0       	ldi	r16, 0x00	; 0
    2a36:	10 e0       	ldi	r17, 0x00	; 0
    2a38:	22 e0       	ldi	r18, 0x02	; 2
    2a3a:	30 e0       	ldi	r19, 0x00	; 0
    2a3c:	e9 cf       	rjmp	.-46     	; 0x2a10 <mcu_spi_set_clock+0x2e>

	mcu_spi_frq[num] = mcu_get_frq_peripheral();
    2a3e:	81 2f       	mov	r24, r17
    2a40:	90 e0       	ldi	r25, 0x00	; 0
    2a42:	fc 01       	movw	r30, r24
    2a44:	ee 0f       	add	r30, r30
    2a46:	ff 1f       	adc	r31, r31
    2a48:	ee 0f       	add	r30, r30
    2a4a:	ff 1f       	adc	r31, r31
    2a4c:	ec 5d       	subi	r30, 0xDC	; 220
    2a4e:	fd 4d       	sbci	r31, 0xDD	; 221
    2a50:	c0 82       	st	Z, r12
    2a52:	d1 82       	std	Z+1, r13	; 0x01
    2a54:	e2 82       	std	Z+2, r14	; 0x02
    2a56:	f3 82       	std	Z+3, r15	; 0x03

	if(tmp>96)		{						prescaler = 0x03;	mcu_spi_frq[num]/=128;}	// Clock / 128
    2a58:	21 36       	cpi	r18, 0x61	; 97
    2a5a:	31 05       	cpc	r19, r1
    2a5c:	41 05       	cpc	r20, r1
    2a5e:	51 05       	cpc	r21, r1
    2a60:	00 f1       	brcs	.+64     	; 0x2aa2 <mcu_spi_set_clock+0xc0>
    2a62:	a7 e0       	ldi	r26, 0x07	; 7
    2a64:	f6 94       	lsr	r15
    2a66:	e7 94       	ror	r14
    2a68:	d7 94       	ror	r13
    2a6a:	c7 94       	ror	r12
    2a6c:	aa 95       	dec	r26
    2a6e:	d1 f7       	brne	.-12     	; 0x2a64 <mcu_spi_set_clock+0x82>
    2a70:	c0 82       	st	Z, r12
    2a72:	d1 82       	std	Z+1, r13	; 0x01
    2a74:	e2 82       	std	Z+2, r14	; 0x02
    2a76:	f3 82       	std	Z+3, r15	; 0x03
    2a78:	20 e0       	ldi	r18, 0x00	; 0
    2a7a:	33 e0       	ldi	r19, 0x03	; 3
	else if(tmp>12)	{						prescaler = 0x01;	mcu_spi_frq[num]/=16;}	// Clock / 16
	else if(tmp>6)	{	clk_dbl = 1;		prescaler = 0x01;	mcu_spi_frq[num]/=8;}	// Clock / 8
	else if(tmp>3)	{						prescaler = 0x00;	mcu_spi_frq[num]/=4;}	// Clock / 4
	else			{	clk_dbl = 1;		prescaler = 0x00;	mcu_spi_frq[num]/=2;}	// Clock / 2

	spixn[num]->CTRL &= 0x7C;	// [7] CLK2X und [1:0] PRESCALER zurücksetzen
    2a7c:	fc 01       	movw	r30, r24
    2a7e:	ee 0f       	add	r30, r30
    2a80:	ff 1f       	adc	r31, r31
    2a82:	ed 5a       	subi	r30, 0xAD	; 173
    2a84:	ff 4d       	sbci	r31, 0xDF	; 223
    2a86:	01 90       	ld	r0, Z+
    2a88:	f0 81       	ld	r31, Z
    2a8a:	e0 2d       	mov	r30, r0
    2a8c:	80 81       	ld	r24, Z
    2a8e:	8c 77       	andi	r24, 0x7C	; 124
    2a90:	80 83       	st	Z, r24
	spixn[num]->CTRL |= clk_dbl<<6 | prescaler;
    2a92:	80 81       	ld	r24, Z
    2a94:	83 2b       	or	r24, r19
    2a96:	82 2b       	or	r24, r18
    2a98:	80 83       	st	Z, r24

	return MCU_OK;
    2a9a:	00 e0       	ldi	r16, 0x00	; 0
    2a9c:	10 e0       	ldi	r17, 0x00	; 0
    2a9e:	98 01       	movw	r18, r16
    2aa0:	b7 cf       	rjmp	.-146    	; 0x2a10 <mcu_spi_set_clock+0x2e>
	if(tmp>128)						return MCU_ERROR_SPI_CLOCK_INVALID;

	mcu_spi_frq[num] = mcu_get_frq_peripheral();

	if(tmp>96)		{						prescaler = 0x03;	mcu_spi_frq[num]/=128;}	// Clock / 128
	else if(tmp>48)	{						prescaler = 0x02;	mcu_spi_frq[num]/=64;}	// Clock / 64
    2aa2:	21 33       	cpi	r18, 0x31	; 49
    2aa4:	31 05       	cpc	r19, r1
    2aa6:	41 05       	cpc	r20, r1
    2aa8:	51 05       	cpc	r21, r1
    2aaa:	98 f4       	brcc	.+38     	; 0x2ad2 <mcu_spi_set_clock+0xf0>
	else if(tmp>24)	{	clk_dbl = 1;		prescaler = 0x02;	mcu_spi_frq[num]/=32;}	// Clock / 32
    2aac:	29 31       	cpi	r18, 0x19	; 25
    2aae:	31 05       	cpc	r19, r1
    2ab0:	41 05       	cpc	r20, r1
    2ab2:	51 05       	cpc	r21, r1
    2ab4:	e0 f0       	brcs	.+56     	; 0x2aee <mcu_spi_set_clock+0x10c>
    2ab6:	65 e0       	ldi	r22, 0x05	; 5
    2ab8:	f6 94       	lsr	r15
    2aba:	e7 94       	ror	r14
    2abc:	d7 94       	ror	r13
    2abe:	c7 94       	ror	r12
    2ac0:	6a 95       	dec	r22
    2ac2:	d1 f7       	brne	.-12     	; 0x2ab8 <mcu_spi_set_clock+0xd6>
    2ac4:	c0 82       	st	Z, r12
    2ac6:	d1 82       	std	Z+1, r13	; 0x01
    2ac8:	e2 82       	std	Z+2, r14	; 0x02
    2aca:	f3 82       	std	Z+3, r15	; 0x03
    2acc:	20 e4       	ldi	r18, 0x40	; 64
    2ace:	32 e0       	ldi	r19, 0x02	; 2
    2ad0:	d5 cf       	rjmp	.-86     	; 0x2a7c <mcu_spi_set_clock+0x9a>
	if(tmp>128)						return MCU_ERROR_SPI_CLOCK_INVALID;

	mcu_spi_frq[num] = mcu_get_frq_peripheral();

	if(tmp>96)		{						prescaler = 0x03;	mcu_spi_frq[num]/=128;}	// Clock / 128
	else if(tmp>48)	{						prescaler = 0x02;	mcu_spi_frq[num]/=64;}	// Clock / 64
    2ad2:	76 e0       	ldi	r23, 0x06	; 6
    2ad4:	f6 94       	lsr	r15
    2ad6:	e7 94       	ror	r14
    2ad8:	d7 94       	ror	r13
    2ada:	c7 94       	ror	r12
    2adc:	7a 95       	dec	r23
    2ade:	d1 f7       	brne	.-12     	; 0x2ad4 <mcu_spi_set_clock+0xf2>
    2ae0:	c0 82       	st	Z, r12
    2ae2:	d1 82       	std	Z+1, r13	; 0x01
    2ae4:	e2 82       	std	Z+2, r14	; 0x02
    2ae6:	f3 82       	std	Z+3, r15	; 0x03
    2ae8:	20 e0       	ldi	r18, 0x00	; 0
    2aea:	32 e0       	ldi	r19, 0x02	; 2
    2aec:	c7 cf       	rjmp	.-114    	; 0x2a7c <mcu_spi_set_clock+0x9a>
	else if(tmp>24)	{	clk_dbl = 1;		prescaler = 0x02;	mcu_spi_frq[num]/=32;}	// Clock / 32
	else if(tmp>12)	{						prescaler = 0x01;	mcu_spi_frq[num]/=16;}	// Clock / 16
    2aee:	2d 30       	cpi	r18, 0x0D	; 13
    2af0:	31 05       	cpc	r19, r1
    2af2:	41 05       	cpc	r20, r1
    2af4:	51 05       	cpc	r21, r1
    2af6:	70 f0       	brcs	.+28     	; 0x2b14 <mcu_spi_set_clock+0x132>
    2af8:	54 e0       	ldi	r21, 0x04	; 4
    2afa:	f6 94       	lsr	r15
    2afc:	e7 94       	ror	r14
    2afe:	d7 94       	ror	r13
    2b00:	c7 94       	ror	r12
    2b02:	5a 95       	dec	r21
    2b04:	d1 f7       	brne	.-12     	; 0x2afa <mcu_spi_set_clock+0x118>
    2b06:	c0 82       	st	Z, r12
    2b08:	d1 82       	std	Z+1, r13	; 0x01
    2b0a:	e2 82       	std	Z+2, r14	; 0x02
    2b0c:	f3 82       	std	Z+3, r15	; 0x03
    2b0e:	20 e0       	ldi	r18, 0x00	; 0
    2b10:	31 e0       	ldi	r19, 0x01	; 1
    2b12:	b4 cf       	rjmp	.-152    	; 0x2a7c <mcu_spi_set_clock+0x9a>
	else if(tmp>6)	{	clk_dbl = 1;		prescaler = 0x01;	mcu_spi_frq[num]/=8;}	// Clock / 8
    2b14:	27 30       	cpi	r18, 0x07	; 7
    2b16:	31 05       	cpc	r19, r1
    2b18:	41 05       	cpc	r20, r1
    2b1a:	51 05       	cpc	r21, r1
    2b1c:	70 f0       	brcs	.+28     	; 0x2b3a <mcu_spi_set_clock+0x158>
    2b1e:	43 e0       	ldi	r20, 0x03	; 3
    2b20:	f6 94       	lsr	r15
    2b22:	e7 94       	ror	r14
    2b24:	d7 94       	ror	r13
    2b26:	c7 94       	ror	r12
    2b28:	4a 95       	dec	r20
    2b2a:	d1 f7       	brne	.-12     	; 0x2b20 <mcu_spi_set_clock+0x13e>
    2b2c:	c0 82       	st	Z, r12
    2b2e:	d1 82       	std	Z+1, r13	; 0x01
    2b30:	e2 82       	std	Z+2, r14	; 0x02
    2b32:	f3 82       	std	Z+3, r15	; 0x03
    2b34:	20 e4       	ldi	r18, 0x40	; 64
    2b36:	31 e0       	ldi	r19, 0x01	; 1
    2b38:	a1 cf       	rjmp	.-190    	; 0x2a7c <mcu_spi_set_clock+0x9a>
	else if(tmp>3)	{						prescaler = 0x00;	mcu_spi_frq[num]/=4;}	// Clock / 4
    2b3a:	24 30       	cpi	r18, 0x04	; 4
    2b3c:	31 05       	cpc	r19, r1
    2b3e:	41 05       	cpc	r20, r1
    2b40:	51 05       	cpc	r21, r1
    2b42:	78 f0       	brcs	.+30     	; 0x2b62 <mcu_spi_set_clock+0x180>
    2b44:	f6 94       	lsr	r15
    2b46:	e7 94       	ror	r14
    2b48:	d7 94       	ror	r13
    2b4a:	c7 94       	ror	r12
    2b4c:	f6 94       	lsr	r15
    2b4e:	e7 94       	ror	r14
    2b50:	d7 94       	ror	r13
    2b52:	c7 94       	ror	r12
    2b54:	c0 82       	st	Z, r12
    2b56:	d1 82       	std	Z+1, r13	; 0x01
    2b58:	e2 82       	std	Z+2, r14	; 0x02
    2b5a:	f3 82       	std	Z+3, r15	; 0x03
    2b5c:	20 e0       	ldi	r18, 0x00	; 0
    2b5e:	30 e0       	ldi	r19, 0x00	; 0
    2b60:	8d cf       	rjmp	.-230    	; 0x2a7c <mcu_spi_set_clock+0x9a>
	else			{	clk_dbl = 1;		prescaler = 0x00;	mcu_spi_frq[num]/=2;}	// Clock / 2
    2b62:	f6 94       	lsr	r15
    2b64:	e7 94       	ror	r14
    2b66:	d7 94       	ror	r13
    2b68:	c7 94       	ror	r12
    2b6a:	c0 82       	st	Z, r12
    2b6c:	d1 82       	std	Z+1, r13	; 0x01
    2b6e:	e2 82       	std	Z+2, r14	; 0x02
    2b70:	f3 82       	std	Z+3, r15	; 0x03
    2b72:	20 e4       	ldi	r18, 0x40	; 64
    2b74:	30 e0       	ldi	r19, 0x00	; 0
    2b76:	82 cf       	rjmp	.-252    	; 0x2a7c <mcu_spi_set_clock+0x9a>

00002b78 <mcu_spi_init>:
static SPI_t *spixn[MCU_SPI_TOTAL_NUMBER] = {&SPIC, &SPID, &SPIE, &SPIF};	/**< Pointer auf die SPI Register. */

static uint32_t mcu_spi_frq[MCU_SPI_TOTAL_NUMBER];							/**< Enthält die tatsächlich eingestellte SPI Geschwindigkeit. */

MCU_RESULT mcu_spi_init(MCU_SPI_NUM num, MCU_SPI_MODE mode, uint32_t frq)
{
    2b78:	0f 93       	push	r16
    2b7a:	1f 93       	push	r17
    2b7c:	cf 93       	push	r28
    2b7e:	df 93       	push	r29
    2b80:	00 d0       	rcall	.+0      	; 0x2b82 <mcu_spi_init+0xa>
    2b82:	1f 92       	push	r1
    2b84:	cd b7       	in	r28, 0x3d	; 61
    2b86:	de b7       	in	r29, 0x3e	; 62
    2b88:	18 2f       	mov	r17, r24
    2b8a:	06 2f       	mov	r16, r22
	switch(num)	// Clock und MOSI Port auf Ausgang setzen.
    2b8c:	81 30       	cpi	r24, 0x01	; 1
    2b8e:	09 f4       	brne	.+2      	; 0x2b92 <mcu_spi_init+0x1a>
    2b90:	5a c0       	rjmp	.+180    	; 0x2c46 <mcu_spi_init+0xce>
    2b92:	00 f5       	brcc	.+64     	; 0x2bd4 <mcu_spi_init+0x5c>
	{							// MOSI									CLK
		case MCU_SPI_NUM_C:		mcu_io_set_dir(PC_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PC_7, MCU_IO_DIR_OUT);		break;
    2b94:	61 e0       	ldi	r22, 0x01	; 1
    2b96:	85 e2       	ldi	r24, 0x25	; 37
    2b98:	29 83       	std	Y+1, r18	; 0x01
    2b9a:	3a 83       	std	Y+2, r19	; 0x02
    2b9c:	4b 83       	std	Y+3, r20	; 0x03
    2b9e:	5c 83       	std	Y+4, r21	; 0x04
    2ba0:	0e 94 89 08 	call	0x1112	; 0x1112 <mcu_io_set_dir>
    2ba4:	61 e0       	ldi	r22, 0x01	; 1
    2ba6:	87 e2       	ldi	r24, 0x27	; 39
		case MCU_SPI_NUM_D:		mcu_io_set_dir(PD_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PD_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI D stimmen! */
    2ba8:	0e 94 89 08 	call	0x1112	; 0x1112 <mcu_io_set_dir>
    2bac:	29 81       	ldd	r18, Y+1	; 0x01
    2bae:	3a 81       	ldd	r19, Y+2	; 0x02
    2bb0:	4b 81       	ldd	r20, Y+3	; 0x03
    2bb2:	5c 81       	ldd	r21, Y+4	; 0x04
		case MCU_SPI_NUM_E:		mcu_io_set_dir(PE_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PE_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI E stimmen! */
		case MCU_SPI_NUM_F:		mcu_io_set_dir(PF_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PF_7, MCU_IO_DIR_OUT);		break;
		default: 						return MCU_ERROR_SPI_NUM_INVALID;
	}
	if(mode>3)						return MCU_ERROR_SPI_MODE_INVALID;
    2bb4:	04 30       	cpi	r16, 0x04	; 4
    2bb6:	50 f1       	brcs	.+84     	; 0x2c0c <mcu_spi_init+0x94>
    2bb8:	00 e0       	ldi	r16, 0x00	; 0
    2bba:	10 e0       	ldi	r17, 0x00	; 0
    2bbc:	21 e0       	ldi	r18, 0x01	; 1
    2bbe:	30 e0       	ldi	r19, 0x00	; 0
	spixn[num]->CTRL = 	0x40 	|	// [6] 		SPI Enable
						0x10 	|	// [4]		SPI Master
						mode<<2;	// [3:2]	SPI Mode
	return mcu_spi_set_clock(num, frq);
}
    2bc0:	b8 01       	movw	r22, r16
    2bc2:	c9 01       	movw	r24, r18
    2bc4:	24 96       	adiw	r28, 0x04	; 4
    2bc6:	cd bf       	out	0x3d, r28	; 61
    2bc8:	de bf       	out	0x3e, r29	; 62
    2bca:	df 91       	pop	r29
    2bcc:	cf 91       	pop	r28
    2bce:	1f 91       	pop	r17
    2bd0:	0f 91       	pop	r16
    2bd2:	08 95       	ret

static uint32_t mcu_spi_frq[MCU_SPI_TOTAL_NUMBER];							/**< Enthält die tatsächlich eingestellte SPI Geschwindigkeit. */

MCU_RESULT mcu_spi_init(MCU_SPI_NUM num, MCU_SPI_MODE mode, uint32_t frq)
{
	switch(num)	// Clock und MOSI Port auf Ausgang setzen.
    2bd4:	82 30       	cpi	r24, 0x02	; 2
    2bd6:	09 f4       	brne	.+2      	; 0x2bda <mcu_spi_init+0x62>
    2bd8:	41 c0       	rjmp	.+130    	; 0x2c5c <mcu_spi_init+0xe4>
    2bda:	83 30       	cpi	r24, 0x03	; 3
    2bdc:	29 f0       	breq	.+10     	; 0x2be8 <mcu_spi_init+0x70>
	{							// MOSI									CLK
		case MCU_SPI_NUM_C:		mcu_io_set_dir(PC_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PC_7, MCU_IO_DIR_OUT);		break;
		case MCU_SPI_NUM_D:		mcu_io_set_dir(PD_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PD_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI D stimmen! */
		case MCU_SPI_NUM_E:		mcu_io_set_dir(PE_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PE_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI E stimmen! */
		case MCU_SPI_NUM_F:		mcu_io_set_dir(PF_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PF_7, MCU_IO_DIR_OUT);		break;
		default: 						return MCU_ERROR_SPI_NUM_INVALID;
    2bde:	00 e0       	ldi	r16, 0x00	; 0
    2be0:	10 e8       	ldi	r17, 0x80	; 128
    2be2:	20 e0       	ldi	r18, 0x00	; 0
    2be4:	30 e0       	ldi	r19, 0x00	; 0
    2be6:	ec cf       	rjmp	.-40     	; 0x2bc0 <mcu_spi_init+0x48>
	switch(num)	// Clock und MOSI Port auf Ausgang setzen.
	{							// MOSI									CLK
		case MCU_SPI_NUM_C:		mcu_io_set_dir(PC_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PC_7, MCU_IO_DIR_OUT);		break;
		case MCU_SPI_NUM_D:		mcu_io_set_dir(PD_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PD_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI D stimmen! */
		case MCU_SPI_NUM_E:		mcu_io_set_dir(PE_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PE_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI E stimmen! */
		case MCU_SPI_NUM_F:		mcu_io_set_dir(PF_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PF_7, MCU_IO_DIR_OUT);		break;
    2be8:	61 e0       	ldi	r22, 0x01	; 1
    2bea:	85 e5       	ldi	r24, 0x55	; 85
    2bec:	29 83       	std	Y+1, r18	; 0x01
    2bee:	3a 83       	std	Y+2, r19	; 0x02
    2bf0:	4b 83       	std	Y+3, r20	; 0x03
    2bf2:	5c 83       	std	Y+4, r21	; 0x04
    2bf4:	0e 94 89 08 	call	0x1112	; 0x1112 <mcu_io_set_dir>
    2bf8:	61 e0       	ldi	r22, 0x01	; 1
    2bfa:	87 e5       	ldi	r24, 0x57	; 87
    2bfc:	0e 94 89 08 	call	0x1112	; 0x1112 <mcu_io_set_dir>
    2c00:	5c 81       	ldd	r21, Y+4	; 0x04
    2c02:	4b 81       	ldd	r20, Y+3	; 0x03
    2c04:	3a 81       	ldd	r19, Y+2	; 0x02
    2c06:	29 81       	ldd	r18, Y+1	; 0x01
		default: 						return MCU_ERROR_SPI_NUM_INVALID;
	}
	if(mode>3)						return MCU_ERROR_SPI_MODE_INVALID;
    2c08:	04 30       	cpi	r16, 0x04	; 4
    2c0a:	b0 f6       	brcc	.-84     	; 0x2bb8 <mcu_spi_init+0x40>
	spixn[num]->CTRL = 	0x40 	|	// [6] 		SPI Enable
    2c0c:	e1 2f       	mov	r30, r17
    2c0e:	f0 e0       	ldi	r31, 0x00	; 0
    2c10:	ee 0f       	add	r30, r30
    2c12:	ff 1f       	adc	r31, r31
    2c14:	ed 5a       	subi	r30, 0xAD	; 173
    2c16:	ff 4d       	sbci	r31, 0xDF	; 223
    2c18:	01 90       	ld	r0, Z+
    2c1a:	f0 81       	ld	r31, Z
    2c1c:	e0 2d       	mov	r30, r0
						0x10 	|	// [4]		SPI Master
						mode<<2;	// [3:2]	SPI Mode
    2c1e:	60 2f       	mov	r22, r16
    2c20:	70 e0       	ldi	r23, 0x00	; 0
    2c22:	66 0f       	add	r22, r22
    2c24:	77 1f       	adc	r23, r23
    2c26:	66 0f       	add	r22, r22
    2c28:	77 1f       	adc	r23, r23
		case MCU_SPI_NUM_E:		mcu_io_set_dir(PE_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PE_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI E stimmen! */
		case MCU_SPI_NUM_F:		mcu_io_set_dir(PF_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PF_7, MCU_IO_DIR_OUT);		break;
		default: 						return MCU_ERROR_SPI_NUM_INVALID;
	}
	if(mode>3)						return MCU_ERROR_SPI_MODE_INVALID;
	spixn[num]->CTRL = 	0x40 	|	// [6] 		SPI Enable
    2c2a:	60 65       	ori	r22, 0x50	; 80
    2c2c:	60 83       	st	Z, r22
						0x10 	|	// [4]		SPI Master
						mode<<2;	// [3:2]	SPI Mode
	return mcu_spi_set_clock(num, frq);
    2c2e:	ba 01       	movw	r22, r20
    2c30:	a9 01       	movw	r20, r18
    2c32:	81 2f       	mov	r24, r17
}
    2c34:	24 96       	adiw	r28, 0x04	; 4
    2c36:	cd bf       	out	0x3d, r28	; 61
    2c38:	de bf       	out	0x3e, r29	; 62
    2c3a:	df 91       	pop	r29
    2c3c:	cf 91       	pop	r28
    2c3e:	1f 91       	pop	r17
    2c40:	0f 91       	pop	r16
	}
	if(mode>3)						return MCU_ERROR_SPI_MODE_INVALID;
	spixn[num]->CTRL = 	0x40 	|	// [6] 		SPI Enable
						0x10 	|	// [4]		SPI Master
						mode<<2;	// [3:2]	SPI Mode
	return mcu_spi_set_clock(num, frq);
    2c42:	0c 94 f1 14 	jmp	0x29e2	; 0x29e2 <mcu_spi_set_clock>
MCU_RESULT mcu_spi_init(MCU_SPI_NUM num, MCU_SPI_MODE mode, uint32_t frq)
{
	switch(num)	// Clock und MOSI Port auf Ausgang setzen.
	{							// MOSI									CLK
		case MCU_SPI_NUM_C:		mcu_io_set_dir(PC_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PC_7, MCU_IO_DIR_OUT);		break;
		case MCU_SPI_NUM_D:		mcu_io_set_dir(PD_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PD_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI D stimmen! */
    2c46:	61 e0       	ldi	r22, 0x01	; 1
    2c48:	85 e3       	ldi	r24, 0x35	; 53
    2c4a:	29 83       	std	Y+1, r18	; 0x01
    2c4c:	3a 83       	std	Y+2, r19	; 0x02
    2c4e:	4b 83       	std	Y+3, r20	; 0x03
    2c50:	5c 83       	std	Y+4, r21	; 0x04
    2c52:	0e 94 89 08 	call	0x1112	; 0x1112 <mcu_io_set_dir>
    2c56:	61 e0       	ldi	r22, 0x01	; 1
    2c58:	87 e3       	ldi	r24, 0x37	; 55
    2c5a:	a6 cf       	rjmp	.-180    	; 0x2ba8 <mcu_spi_init+0x30>
		case MCU_SPI_NUM_E:		mcu_io_set_dir(PE_5, MCU_IO_DIR_OUT);	mcu_io_set_dir(PE_7, MCU_IO_DIR_OUT);		break;	/**< @todo Es muss getestet werden, ob die Pinne für SPI E stimmen! */
    2c5c:	61 e0       	ldi	r22, 0x01	; 1
    2c5e:	85 e4       	ldi	r24, 0x45	; 69
    2c60:	29 83       	std	Y+1, r18	; 0x01
    2c62:	3a 83       	std	Y+2, r19	; 0x02
    2c64:	4b 83       	std	Y+3, r20	; 0x03
    2c66:	5c 83       	std	Y+4, r21	; 0x04
    2c68:	0e 94 89 08 	call	0x1112	; 0x1112 <mcu_io_set_dir>
    2c6c:	61 e0       	ldi	r22, 0x01	; 1
    2c6e:	87 e4       	ldi	r24, 0x47	; 71
    2c70:	9b cf       	rjmp	.-202    	; 0x2ba8 <mcu_spi_init+0x30>

00002c72 <mcu_spi_send>:

	return MCU_OK;
}

uint8_t mcu_spi_send(MCU_SPI_NUM num, uint8_t letter, MCU_IO_PIN cs)
{
    2c72:	0f 93       	push	r16
    2c74:	1f 93       	push	r17
    2c76:	cf 93       	push	r28
    2c78:	df 93       	push	r29
    2c7a:	1f 92       	push	r1
    2c7c:	cd b7       	in	r28, 0x3d	; 61
    2c7e:	de b7       	in	r29, 0x3e	; 62
    2c80:	18 2f       	mov	r17, r24
    2c82:	06 2f       	mov	r16, r22
	/// @todo Empfangen testen
	uint8_t spi_read = 0;
	if(num>=MCU_SPI_TOTAL_NUMBER)	return 0;
    2c84:	84 30       	cpi	r24, 0x04	; 4
    2c86:	40 f0       	brcs	.+16     	; 0x2c98 <mcu_spi_send+0x26>
    2c88:	10 e0       	ldi	r17, 0x00	; 0
	spixn[num]->DATA = letter;
	while((spixn[num]->STATUS&0x80)==0x00);
	spi_read = spixn[num]->DATA;
	mcu_io_set( cs, 1);	// Chip Select Leitung ggf wieder auf 1 zurücksetzen
	return spi_read;
}
    2c8a:	81 2f       	mov	r24, r17
    2c8c:	0f 90       	pop	r0
    2c8e:	df 91       	pop	r29
    2c90:	cf 91       	pop	r28
    2c92:	1f 91       	pop	r17
    2c94:	0f 91       	pop	r16
    2c96:	08 95       	ret
uint8_t mcu_spi_send(MCU_SPI_NUM num, uint8_t letter, MCU_IO_PIN cs)
{
	/// @todo Empfangen testen
	uint8_t spi_read = 0;
	if(num>=MCU_SPI_TOTAL_NUMBER)	return 0;
	mcu_io_set( cs, 0);	// Chip Select Leitung ggf auf 0 runterziehen
    2c98:	60 e0       	ldi	r22, 0x00	; 0
    2c9a:	84 2f       	mov	r24, r20
    2c9c:	49 83       	std	Y+1, r20	; 0x01
    2c9e:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_io_set>
	spixn[num]->DATA = letter;
    2ca2:	e1 2f       	mov	r30, r17
    2ca4:	f0 e0       	ldi	r31, 0x00	; 0
    2ca6:	ee 0f       	add	r30, r30
    2ca8:	ff 1f       	adc	r31, r31
    2caa:	ed 5a       	subi	r30, 0xAD	; 173
    2cac:	ff 4d       	sbci	r31, 0xDF	; 223
    2cae:	01 90       	ld	r0, Z+
    2cb0:	f0 81       	ld	r31, Z
    2cb2:	e0 2d       	mov	r30, r0
    2cb4:	03 83       	std	Z+3, r16	; 0x03
    2cb6:	49 81       	ldd	r20, Y+1	; 0x01
	while((spixn[num]->STATUS&0x80)==0x00);
    2cb8:	92 81       	ldd	r25, Z+2	; 0x02
    2cba:	97 ff       	sbrs	r25, 7
    2cbc:	fd cf       	rjmp	.-6      	; 0x2cb8 <mcu_spi_send+0x46>
	spi_read = spixn[num]->DATA;
    2cbe:	13 81       	ldd	r17, Z+3	; 0x03
	mcu_io_set( cs, 1);	// Chip Select Leitung ggf wieder auf 1 zurücksetzen
    2cc0:	61 e0       	ldi	r22, 0x01	; 1
    2cc2:	84 2f       	mov	r24, r20
    2cc4:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_io_set>
	return spi_read;
}
    2cc8:	81 2f       	mov	r24, r17
    2cca:	0f 90       	pop	r0
    2ccc:	df 91       	pop	r29
    2cce:	cf 91       	pop	r28
    2cd0:	1f 91       	pop	r17
    2cd2:	0f 91       	pop	r16
    2cd4:	08 95       	ret

00002cd6 <mcu_spi_get_frq>:

uint32_t mcu_spi_get_frq(MCU_SPI_NUM num)
{
    2cd6:	0f 93       	push	r16
    2cd8:	1f 93       	push	r17
	if(num>=MCU_SPI_TOTAL_NUMBER)	return 0;
    2cda:	84 30       	cpi	r24, 0x04	; 4
    2cdc:	88 f4       	brcc	.+34     	; 0x2d00 <mcu_spi_get_frq+0x2a>
	return mcu_spi_frq[num];
    2cde:	e8 2f       	mov	r30, r24
    2ce0:	f0 e0       	ldi	r31, 0x00	; 0
    2ce2:	ee 0f       	add	r30, r30
    2ce4:	ff 1f       	adc	r31, r31
    2ce6:	ee 0f       	add	r30, r30
    2ce8:	ff 1f       	adc	r31, r31
    2cea:	ec 5d       	subi	r30, 0xDC	; 220
    2cec:	fd 4d       	sbci	r31, 0xDD	; 221
    2cee:	00 81       	ld	r16, Z
    2cf0:	11 81       	ldd	r17, Z+1	; 0x01
    2cf2:	22 81       	ldd	r18, Z+2	; 0x02
    2cf4:	33 81       	ldd	r19, Z+3	; 0x03
}
    2cf6:	b8 01       	movw	r22, r16
    2cf8:	c9 01       	movw	r24, r18
    2cfa:	1f 91       	pop	r17
    2cfc:	0f 91       	pop	r16
    2cfe:	08 95       	ret
	return spi_read;
}

uint32_t mcu_spi_get_frq(MCU_SPI_NUM num)
{
	if(num>=MCU_SPI_TOTAL_NUMBER)	return 0;
    2d00:	00 e0       	ldi	r16, 0x00	; 0
    2d02:	10 e0       	ldi	r17, 0x00	; 0
    2d04:	98 01       	movw	r18, r16
	return mcu_spi_frq[num];
}
    2d06:	b8 01       	movw	r22, r16
    2d08:	c9 01       	movw	r24, r18
    2d0a:	1f 91       	pop	r17
    2d0c:	0f 91       	pop	r16
    2d0e:	08 95       	ret

00002d10 <__vector_71>:

static bool mcu_ad_flag_ready[MCU_AD_TOTAL_NUMBER];		/**< Gibt an ob der AD Wandler bereit ist. */
static bool mcu_ad_auto_read[MCU_AD_TOTAL_NUMBER];		/**< Gibt an, ob der AD Wandler im Freerun Modus ist. */
static void *mcu_ad_callback[MCU_AD_TOTAL_NUMBER];			/**< Callback Funktion für den Interrupt. */

ISR(ADCA_CH0_vect){	ADCA.CH0.INTFLAGS |= 0x01;	if(mcu_ad_callback[0]!=NULL)	((void(*)(uint16_t))mcu_ad_callback[0])(ADCA.CH0.RES);	}	/**< Interrupt Channel 0 */
    2d10:	1f 92       	push	r1
    2d12:	0f 92       	push	r0
    2d14:	0f b6       	in	r0, 0x3f	; 63
    2d16:	0f 92       	push	r0
    2d18:	11 24       	eor	r1, r1
    2d1a:	08 b6       	in	r0, 0x38	; 56
    2d1c:	0f 92       	push	r0
    2d1e:	18 be       	out	0x38, r1	; 56
    2d20:	09 b6       	in	r0, 0x39	; 57
    2d22:	0f 92       	push	r0
    2d24:	19 be       	out	0x39, r1	; 57
    2d26:	0b b6       	in	r0, 0x3b	; 59
    2d28:	0f 92       	push	r0
    2d2a:	1b be       	out	0x3b, r1	; 59
    2d2c:	2f 93       	push	r18
    2d2e:	3f 93       	push	r19
    2d30:	4f 93       	push	r20
    2d32:	5f 93       	push	r21
    2d34:	6f 93       	push	r22
    2d36:	7f 93       	push	r23
    2d38:	8f 93       	push	r24
    2d3a:	9f 93       	push	r25
    2d3c:	af 93       	push	r26
    2d3e:	bf 93       	push	r27
    2d40:	ef 93       	push	r30
    2d42:	ff 93       	push	r31
    2d44:	80 91 23 02 	lds	r24, 0x0223
    2d48:	81 60       	ori	r24, 0x01	; 1
    2d4a:	80 93 23 02 	sts	0x0223, r24
    2d4e:	e0 91 34 22 	lds	r30, 0x2234
    2d52:	f0 91 35 22 	lds	r31, 0x2235
    2d56:	30 97       	sbiw	r30, 0x00	; 0
    2d58:	29 f0       	breq	.+10     	; 0x2d64 <__vector_71+0x54>
    2d5a:	80 91 24 02 	lds	r24, 0x0224
    2d5e:	90 91 25 02 	lds	r25, 0x0225
    2d62:	19 95       	eicall
    2d64:	ff 91       	pop	r31
    2d66:	ef 91       	pop	r30
    2d68:	bf 91       	pop	r27
    2d6a:	af 91       	pop	r26
    2d6c:	9f 91       	pop	r25
    2d6e:	8f 91       	pop	r24
    2d70:	7f 91       	pop	r23
    2d72:	6f 91       	pop	r22
    2d74:	5f 91       	pop	r21
    2d76:	4f 91       	pop	r20
    2d78:	3f 91       	pop	r19
    2d7a:	2f 91       	pop	r18
    2d7c:	0f 90       	pop	r0
    2d7e:	0b be       	out	0x3b, r0	; 59
    2d80:	0f 90       	pop	r0
    2d82:	09 be       	out	0x39, r0	; 57
    2d84:	0f 90       	pop	r0
    2d86:	08 be       	out	0x38, r0	; 56
    2d88:	0f 90       	pop	r0
    2d8a:	0f be       	out	0x3f, r0	; 63
    2d8c:	0f 90       	pop	r0
    2d8e:	1f 90       	pop	r1
    2d90:	18 95       	reti

00002d92 <mcu_ad_init>:

MCU_RESULT mcu_ad_init(MCU_AD_CHANNEL channel, MCU_IO_PIN pin, void (*f)(uint16_t), MCU_INT_LVL lvl, MCU_AD_SIGNEDNESS sign, MCU_AD_RESOLUTION res, bool auto_read)
{
    2d92:	cf 92       	push	r12
    2d94:	ef 92       	push	r14
    2d96:	0f 93       	push	r16
    2d98:	1f 93       	push	r17
    2d9a:	cf 93       	push	r28
    2d9c:	df 93       	push	r29
    2d9e:	00 d0       	rcall	.+0      	; 0x2da0 <mcu_ad_init+0xe>
    2da0:	1f 92       	push	r1
    2da2:	cd b7       	in	r28, 0x3d	; 61
    2da4:	de b7       	in	r29, 0x3e	; 62
    2da6:	18 2f       	mov	r17, r24
    2da8:	86 2f       	mov	r24, r22
	/**
	 * @todo Es wird aktuell nur ein Channel benutzt.
	 * @todo Es wird nur der Singleshot Mode unterstützt.
	 * @todo Es wird nur ein Prescaler unterstützt.
	 */
	if(channel>MCU_AD_TOTAL_NUMBER)			return MCU_ERROR_AD_CHANNEL_INVALID;
    2daa:	12 30       	cpi	r17, 0x02	; 2
    2dac:	80 f0       	brcs	.+32     	; 0x2dce <mcu_ad_init+0x3c>
    2dae:	00 e0       	ldi	r16, 0x00	; 0
    2db0:	10 e0       	ldi	r17, 0x00	; 0
    2db2:	24 e0       	ldi	r18, 0x04	; 4
    2db4:	30 e0       	ldi	r19, 0x00	; 0

	for (int i=0;i<24*512;i++)	// Wait at least 24 ADC clock cycles
		asm volatile ("nop");	// according to AVR1300, sec. 4.1.

	return MCU_OK;
}
    2db6:	b8 01       	movw	r22, r16
    2db8:	c9 01       	movw	r24, r18
    2dba:	24 96       	adiw	r28, 0x04	; 4
    2dbc:	cd bf       	out	0x3d, r28	; 61
    2dbe:	de bf       	out	0x3e, r29	; 62
    2dc0:	df 91       	pop	r29
    2dc2:	cf 91       	pop	r28
    2dc4:	1f 91       	pop	r17
    2dc6:	0f 91       	pop	r16
    2dc8:	ef 90       	pop	r14
    2dca:	cf 90       	pop	r12
    2dcc:	08 95       	ret
	 * @todo Es wird aktuell nur ein Channel benutzt.
	 * @todo Es wird nur der Singleshot Mode unterstützt.
	 * @todo Es wird nur ein Prescaler unterstützt.
	 */
	if(channel>MCU_AD_TOTAL_NUMBER)			return MCU_ERROR_AD_CHANNEL_INVALID;
	if((pin&0xF0)!=PA_0 || (pin&0x0F)>7)	return MCU_ERROR_AD_IO_PIN_INVALID;	// Nur Port A Pins annehmen
    2dce:	96 2f       	mov	r25, r22
    2dd0:	90 7f       	andi	r25, 0xF0	; 240
    2dd2:	29 f0       	breq	.+10     	; 0x2dde <mcu_ad_init+0x4c>
    2dd4:	00 e0       	ldi	r16, 0x00	; 0
    2dd6:	10 e0       	ldi	r17, 0x00	; 0
    2dd8:	28 e0       	ldi	r18, 0x08	; 8
    2dda:	30 e0       	ldi	r19, 0x00	; 0
    2ddc:	ec cf       	rjmp	.-40     	; 0x2db6 <mcu_ad_init+0x24>
    2dde:	36 2f       	mov	r19, r22
    2de0:	3f 70       	andi	r19, 0x0F	; 15
    2de2:	e3 2f       	mov	r30, r19
    2de4:	f0 e0       	ldi	r31, 0x00	; 0
    2de6:	38 97       	sbiw	r30, 0x08	; 8
    2de8:	ac f7       	brge	.-22     	; 0x2dd4 <mcu_ad_init+0x42>

	mcu_io_set_dir(pin, MCU_IO_DIR_IN);
    2dea:	60 e0       	ldi	r22, 0x00	; 0
    2dec:	2c 83       	std	Y+4, r18	; 0x04
    2dee:	39 83       	std	Y+1, r19	; 0x01
    2df0:	4a 83       	std	Y+2, r20	; 0x02
    2df2:	5b 83       	std	Y+3, r21	; 0x03
    2df4:	0e 94 89 08 	call	0x1112	; 0x1112 <mcu_io_set_dir>

	ADCA.CTRLA 		= 	0x01; 								// [7:6] (00) DMA Off
    2df8:	91 e0       	ldi	r25, 0x01	; 1
    2dfa:	90 93 00 02 	sts	0x0200, r25
															// [5:2] Channel AD Conversion Start Bit
															// [1]	 Flush
															// [0]	 ADC Enable

	ADCA.CTRLB 		= 	sign|res;							// [4]	 Conversion Mode (0) Unsigned (1) Signed
    2dfe:	0e 29       	or	r16, r14
    2e00:	00 93 01 02 	sts	0x0201, r16
															// [3]	 Freerun
															// [2:1] Resolution (00) 12 Bit Right (10) 8 Bit (11) 12 Bit Left

	ADCA.REFCTRL 	= 	0x02;								// [5:4] Reference Selection (00) Internal 1V (01) Internal VCC/1.6 (10) AREFA (11) AREFB
    2e04:	82 e0       	ldi	r24, 0x02	; 2
    2e06:	80 93 02 02 	sts	0x0202, r24
															// [1]	 Bandgap
															// [0]	 Temperature Reference Mode

	ADCA.PRESCALER 	=	ADC_PRESCALER_DIV16_gc; 				// [2:0] Prescaler = 2^(x+1) mit x = Register Wert
    2e0a:	80 93 04 02 	sts	0x0204, r24

	switch(channel)
    2e0e:	2c 81       	ldd	r18, Y+4	; 0x04
    2e10:	39 81       	ldd	r19, Y+1	; 0x01
    2e12:	4a 81       	ldd	r20, Y+2	; 0x02
    2e14:	5b 81       	ldd	r21, Y+3	; 0x03
    2e16:	11 11       	cpse	r17, r1
    2e18:	07 c0       	rjmp	.+14     	; 0x2e28 <mcu_ad_init+0x96>
	{
		case MCU_AD_CHANNEL_0:
			ADCA.CH0.CTRL 	=	0x01;								// [7]	 Start Bit
    2e1a:	90 93 20 02 	sts	0x0220, r25
																	// [4:2] Gain Factor = 2^x mit x = Register Wert
																	// [1:0] Input Mode
																	//		-> Unsigned: (00) Internal (01) Single Ended
																	//		-> Signed: (00) Internal (01) Single Ended (10) Diff (11) Diff with Gain

			ADCA.CH0.MUXCTRL=	(pin&0x0F) << 3; 					// [6:3] Mux Pos: IO Pin für Positiven Wert
    2e1e:	33 0f       	add	r19, r19
    2e20:	33 0f       	add	r19, r19
    2e22:	33 0f       	add	r19, r19
    2e24:	30 93 21 02 	sts	0x0221, r19
																	// [1:0] Mux Neg: IO Pin für Negativen Wert
		break;
	}


	if(auto_read)
    2e28:	cc 20       	and	r12, r12
    2e2a:	29 f0       	breq	.+10     	; 0x2e36 <mcu_ad_init+0xa4>
	{
		ADCA.CTRLB 	|= 	0x08;	// Freerun Modus aktivieren
    2e2c:	80 91 01 02 	lds	r24, 0x0201
    2e30:	88 60       	ori	r24, 0x08	; 8
    2e32:	80 93 01 02 	sts	0x0201, r24
	}

	mcu_ad_callback[channel] = (void*)f;
    2e36:	61 2f       	mov	r22, r17
    2e38:	70 e0       	ldi	r23, 0x00	; 0
    2e3a:	fb 01       	movw	r30, r22
    2e3c:	ee 0f       	add	r30, r30
    2e3e:	ff 1f       	adc	r31, r31
    2e40:	ec 5c       	subi	r30, 0xCC	; 204
    2e42:	fd 4d       	sbci	r31, 0xDD	; 221
    2e44:	40 83       	st	Z, r20
    2e46:	51 83       	std	Z+1, r21	; 0x01

	if(mcu_ad_callback[channel]!=NULL)
	{
		mcu_ad_flag_ready[channel] = false;
    2e48:	fb 01       	movw	r30, r22
    2e4a:	ea 5c       	subi	r30, 0xCA	; 202
    2e4c:	fd 4d       	sbci	r31, 0xDD	; 221
		ADCA.CTRLB 	|= 	0x08;	// Freerun Modus aktivieren
	}

	mcu_ad_callback[channel] = (void*)f;

	if(mcu_ad_callback[channel]!=NULL)
    2e4e:	45 2b       	or	r20, r21
    2e50:	29 f0       	breq	.+10     	; 0x2e5c <mcu_ad_init+0xca>
	{
		mcu_ad_flag_ready[channel] = false;
    2e52:	10 82       	st	Z, r1
		switch(channel)
    2e54:	11 11       	cpse	r17, r1
    2e56:	02 c0       	rjmp	.+4      	; 0x2e5c <mcu_ad_init+0xca>
		{
			case MCU_AD_CHANNEL_0:	ADCA.CH0.INTCTRL = lvl; 	break;		// INT Level
    2e58:	20 93 22 02 	sts	0x0222, r18
		}
	}

	mcu_ad_flag_ready[channel] = false;
    2e5c:	10 82       	st	Z, r1
    2e5e:	80 e0       	ldi	r24, 0x00	; 0
    2e60:	90 e3       	ldi	r25, 0x30	; 48

	for (int i=0;i<24*512;i++)	// Wait at least 24 ADC clock cycles
		asm volatile ("nop");	// according to AVR1300, sec. 4.1.
    2e62:	00 00       	nop
    2e64:	01 97       	sbiw	r24, 0x01	; 1
		}
	}

	mcu_ad_flag_ready[channel] = false;

	for (int i=0;i<24*512;i++)	// Wait at least 24 ADC clock cycles
    2e66:	e9 f7       	brne	.-6      	; 0x2e62 <mcu_ad_init+0xd0>
		asm volatile ("nop");	// according to AVR1300, sec. 4.1.

	return MCU_OK;
    2e68:	00 e0       	ldi	r16, 0x00	; 0
    2e6a:	10 e0       	ldi	r17, 0x00	; 0
    2e6c:	98 01       	movw	r18, r16
    2e6e:	a3 cf       	rjmp	.-186    	; 0x2db6 <mcu_ad_init+0x24>

00002e70 <mcu_ad_start>:
}

MCU_RESULT mcu_ad_start(MCU_AD_CHANNEL num)
{
    2e70:	0f 93       	push	r16
    2e72:	1f 93       	push	r17
	if(num>MCU_AD_TOTAL_NUMBER)	return MCU_ERROR_AD_CHANNEL_INVALID;
    2e74:	82 30       	cpi	r24, 0x02	; 2
    2e76:	48 f0       	brcs	.+18     	; 0x2e8a <mcu_ad_start+0x1a>
	mcu_ad_flag_ready[num] = false;
	switch(num)
	{
		case MCU_AD_CHANNEL_0:	ADCA.CH0.CTRL |= ADC_CH_START_bm; 	break;		// Start single conversion
		default:													return MCU_ERROR_AD_CHANNEL_INVALID;
    2e78:	00 e0       	ldi	r16, 0x00	; 0
    2e7a:	10 e0       	ldi	r17, 0x00	; 0
    2e7c:	24 e0       	ldi	r18, 0x04	; 4
    2e7e:	30 e0       	ldi	r19, 0x00	; 0
	}
	return MCU_OK;
}
    2e80:	b8 01       	movw	r22, r16
    2e82:	c9 01       	movw	r24, r18
    2e84:	1f 91       	pop	r17
    2e86:	0f 91       	pop	r16
    2e88:	08 95       	ret
}

MCU_RESULT mcu_ad_start(MCU_AD_CHANNEL num)
{
	if(num>MCU_AD_TOTAL_NUMBER)	return MCU_ERROR_AD_CHANNEL_INVALID;
	mcu_ad_flag_ready[num] = false;
    2e8a:	e8 2f       	mov	r30, r24
    2e8c:	f0 e0       	ldi	r31, 0x00	; 0
    2e8e:	ea 5c       	subi	r30, 0xCA	; 202
    2e90:	fd 4d       	sbci	r31, 0xDD	; 221
    2e92:	10 82       	st	Z, r1
	switch(num)
    2e94:	81 11       	cpse	r24, r1
    2e96:	f0 cf       	rjmp	.-32     	; 0x2e78 <mcu_ad_start+0x8>
	{
		case MCU_AD_CHANNEL_0:	ADCA.CH0.CTRL |= ADC_CH_START_bm; 	break;		// Start single conversion
    2e98:	80 91 20 02 	lds	r24, 0x0220
    2e9c:	80 68       	ori	r24, 0x80	; 128
    2e9e:	80 93 20 02 	sts	0x0220, r24
		default:													return MCU_ERROR_AD_CHANNEL_INVALID;
	}
	return MCU_OK;
    2ea2:	00 e0       	ldi	r16, 0x00	; 0
    2ea4:	10 e0       	ldi	r17, 0x00	; 0
    2ea6:	98 01       	movw	r18, r16
    2ea8:	eb cf       	rjmp	.-42     	; 0x2e80 <mcu_ad_start+0x10>

00002eaa <mcu_ad_ready>:
}

bool mcu_ad_ready(MCU_AD_CHANNEL num)
{
	if(num>MCU_AD_TOTAL_NUMBER)	return false;
    2eaa:	82 30       	cpi	r24, 0x02	; 2
    2eac:	10 f0       	brcs	.+4      	; 0x2eb2 <mcu_ad_ready+0x8>
    2eae:	80 e0       	ldi	r24, 0x00	; 0
	if(mcu_ad_check_complete_flag(num))
		mcu_ad_flag_ready[num] = true;
	return mcu_ad_flag_ready[num];
}
    2eb0:	08 95       	ret
	}
}

static bool mcu_ad_check_complete_flag(MCU_AD_CHANNEL num)
{
	switch(num)
    2eb2:	81 11       	cpse	r24, r1
    2eb4:	0c c0       	rjmp	.+24     	; 0x2ece <mcu_ad_ready+0x24>
	{
		case MCU_AD_CHANNEL_0:	if(ADCA.CH0.INTFLAGS & 0x01){	ADCA.CH0.INTFLAGS |= 0x01;	return true;	}
    2eb6:	90 91 23 02 	lds	r25, 0x0223
    2eba:	90 ff       	sbrs	r25, 0
    2ebc:	08 c0       	rjmp	.+16     	; 0x2ece <mcu_ad_ready+0x24>
    2ebe:	90 91 23 02 	lds	r25, 0x0223
    2ec2:	91 60       	ori	r25, 0x01	; 1
    2ec4:	90 93 23 02 	sts	0x0223, r25

bool mcu_ad_ready(MCU_AD_CHANNEL num)
{
	if(num>MCU_AD_TOTAL_NUMBER)	return false;
	if(mcu_ad_check_complete_flag(num))
		mcu_ad_flag_ready[num] = true;
    2ec8:	91 e0       	ldi	r25, 0x01	; 1
    2eca:	90 93 36 22 	sts	0x2236, r25
	return mcu_ad_flag_ready[num];
    2ece:	e8 2f       	mov	r30, r24
    2ed0:	f0 e0       	ldi	r31, 0x00	; 0
    2ed2:	ea 5c       	subi	r30, 0xCA	; 202
    2ed4:	fd 4d       	sbci	r31, 0xDD	; 221
    2ed6:	80 81       	ld	r24, Z
    2ed8:	08 95       	ret

00002eda <mcu_ad_read>:
}

int32_t mcu_ad_read(MCU_AD_CHANNEL num)
{
    2eda:	0f 93       	push	r16
    2edc:	1f 93       	push	r17
    2ede:	18 2f       	mov	r17, r24
	if(num>MCU_AD_TOTAL_NUMBER)	return 0;
    2ee0:	82 30       	cpi	r24, 0x02	; 2
    2ee2:	40 f0       	brcs	.+16     	; 0x2ef4 <mcu_ad_read+0x1a>
    2ee4:	00 e0       	ldi	r16, 0x00	; 0
    2ee6:	10 e0       	ldi	r17, 0x00	; 0
    2ee8:	98 01       	movw	r18, r16
	else
	{
		while(!mcu_ad_ready(num));
		return mcu_ad_get_res(num);
	}
}
    2eea:	b8 01       	movw	r22, r16
    2eec:	c9 01       	movw	r24, r18
    2eee:	1f 91       	pop	r17
    2ef0:	0f 91       	pop	r16
    2ef2:	08 95       	ret
	if(num>MCU_AD_TOTAL_NUMBER)	return 0;
	if(mcu_ad_auto_read[num])
		return mcu_ad_get_res(num);
	else
	{
		while(!mcu_ad_ready(num));
    2ef4:	81 2f       	mov	r24, r17
    2ef6:	0e 94 55 17 	call	0x2eaa	; 0x2eaa <mcu_ad_ready>
    2efa:	88 23       	and	r24, r24
    2efc:	d9 f3       	breq	.-10     	; 0x2ef4 <mcu_ad_read+0x1a>
	return false;
}

static uint16_t mcu_ad_get_res(MCU_AD_CHANNEL num)
{
	switch(num)
    2efe:	11 11       	cpse	r17, r1
    2f00:	f1 cf       	rjmp	.-30     	; 0x2ee4 <mcu_ad_read+0xa>
	{
		case MCU_AD_CHANNEL_0:	return ADCA.CH0.RES;
    2f02:	00 91 24 02 	lds	r16, 0x0224
    2f06:	10 91 25 02 	lds	r17, 0x0225
    2f0a:	20 e0       	ldi	r18, 0x00	; 0
    2f0c:	30 e0       	ldi	r19, 0x00	; 0
    2f0e:	ed cf       	rjmp	.-38     	; 0x2eea <mcu_ad_read+0x10>

00002f10 <mcu_wait_us>:
#endif	// MCU_PERIPHERY_ENABLE_AD

void mcu_wait_us(uint16_t delay)
{
	//_delay_us(delay);		// Funktioniert manchmal nicht richtig?
	while(delay--)
    2f10:	01 97       	sbiw	r24, 0x01	; 1
    2f12:	40 f0       	brcs	.+16     	; 0x2f24 <mcu_wait_us+0x14>
    2f14:	20 e1       	ldi	r18, 0x10	; 16
    2f16:	30 e0       	ldi	r19, 0x00	; 0
	{
		uint16_t x = 16;	// Geschätzt! Muss genau geprüft werden
		while(x--)
			asm("nop");
    2f18:	00 00       	nop
    2f1a:	21 50       	subi	r18, 0x01	; 1
    2f1c:	31 09       	sbc	r19, r1
{
	//_delay_us(delay);		// Funktioniert manchmal nicht richtig?
	while(delay--)
	{
		uint16_t x = 16;	// Geschätzt! Muss genau geprüft werden
		while(x--)
    2f1e:	e1 f7       	brne	.-8      	; 0x2f18 <mcu_wait_us+0x8>
#endif	// MCU_PERIPHERY_ENABLE_AD

void mcu_wait_us(uint16_t delay)
{
	//_delay_us(delay);		// Funktioniert manchmal nicht richtig?
	while(delay--)
    2f20:	01 97       	sbiw	r24, 0x01	; 1
    2f22:	c0 f7       	brcc	.-16     	; 0x2f14 <mcu_wait_us+0x4>
	{
		uint16_t x = 16;	// Geschätzt! Muss genau geprüft werden
		while(x--)
			asm("nop");
	}
}
    2f24:	08 95       	ret

00002f26 <mcu_wait_ms>:

void mcu_wait_ms(uint16_t delay)
{
	while(delay--)
    2f26:	01 97       	sbiw	r24, 0x01	; 1
    2f28:	68 f0       	brcs	.+26     	; 0x2f44 <mcu_wait_ms+0x1e>
    2f2a:	48 ee       	ldi	r20, 0xE8	; 232
    2f2c:	53 e0       	ldi	r21, 0x03	; 3
			asm("nop");
	}
}

void mcu_wait_ms(uint16_t delay)
{
    2f2e:	20 e1       	ldi	r18, 0x10	; 16
    2f30:	30 e0       	ldi	r19, 0x00	; 0
	//_delay_us(delay);		// Funktioniert manchmal nicht richtig?
	while(delay--)
	{
		uint16_t x = 16;	// Geschätzt! Muss genau geprüft werden
		while(x--)
			asm("nop");
    2f32:	00 00       	nop
    2f34:	21 50       	subi	r18, 0x01	; 1
    2f36:	31 09       	sbc	r19, r1
{
	//_delay_us(delay);		// Funktioniert manchmal nicht richtig?
	while(delay--)
	{
		uint16_t x = 16;	// Geschätzt! Muss genau geprüft werden
		while(x--)
    2f38:	e1 f7       	brne	.-8      	; 0x2f32 <mcu_wait_ms+0xc>
    2f3a:	41 50       	subi	r20, 0x01	; 1
    2f3c:	51 09       	sbc	r21, r1
#endif	// MCU_PERIPHERY_ENABLE_AD

void mcu_wait_us(uint16_t delay)
{
	//_delay_us(delay);		// Funktioniert manchmal nicht richtig?
	while(delay--)
    2f3e:	b9 f7       	brne	.-18     	; 0x2f2e <mcu_wait_ms+0x8>
	}
}

void mcu_wait_ms(uint16_t delay)
{
	while(delay--)
    2f40:	01 97       	sbiw	r24, 0x01	; 1
    2f42:	98 f7       	brcc	.-26     	; 0x2f2a <mcu_wait_ms+0x4>
		mcu_wait_us(1000);
	//_delay_ms(delay);		// Funktioniert manchmal nicht richtig?
}
    2f44:	08 95       	ret

00002f46 <board_init>:
 * 	@file 	board_xmega_a1_xplained.c
 **/

#include "board_xmega_a1_xplained.h"

void board_init(void) {
    2f46:	ef 92       	push	r14
    2f48:	0f 93       	push	r16
    2f4a:	cf 93       	push	r28
	uint8_t i;
	mcu_init_max_internal();
    2f4c:	0e 94 36 08 	call	0x106c	; 0x106c <mcu_init_max_internal>
	mcu_io_set_port_dir(PE, 0xFF);	// Port E sind die LEDs
    2f50:	6f ef       	ldi	r22, 0xFF	; 255
    2f52:	8f e4       	ldi	r24, 0x4F	; 79
    2f54:	0e 94 78 08 	call	0x10f0	; 0x10f0 <mcu_io_set_port_dir>
	mcu_io_set(PE, 0xFF);
    2f58:	6f ef       	ldi	r22, 0xFF	; 255
    2f5a:	8f e4       	ldi	r24, 0x4F	; 79
    2f5c:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_io_set>
	mcu_io_set_port_dir(PD, 0x00);	// Port D sind die Taster
    2f60:	60 e0       	ldi	r22, 0x00	; 0
    2f62:	8f e3       	ldi	r24, 0x3F	; 63
    2f64:	0e 94 78 08 	call	0x10f0	; 0x10f0 <mcu_io_set_port_dir>
	for (i = PD_0; i <= PD_7; i++)
    2f68:	c0 e3       	ldi	r28, 0x30	; 48
		mcu_io_set_pullup(i, true);	// Pull Ups für alle Schalter aktivieren
    2f6a:	61 e0       	ldi	r22, 0x01	; 1
    2f6c:	8c 2f       	mov	r24, r28
    2f6e:	0e 94 ba 08 	call	0x1174	; 0x1174 <mcu_io_set_pullup>
	uint8_t i;
	mcu_init_max_internal();
	mcu_io_set_port_dir(PE, 0xFF);	// Port E sind die LEDs
	mcu_io_set(PE, 0xFF);
	mcu_io_set_port_dir(PD, 0x00);	// Port D sind die Taster
	for (i = PD_0; i <= PD_7; i++)
    2f72:	cf 5f       	subi	r28, 0xFF	; 255
    2f74:	c8 33       	cpi	r28, 0x38	; 56
    2f76:	c9 f7       	brne	.-14     	; 0x2f6a <board_init+0x24>
		mcu_io_set_pullup(i, true);	// Pull Ups für alle Schalter aktivieren
	mcu_uart_init(BOARD_UART_DEBUG, 115200, 8, 'N', 1);
    2f78:	ee 24       	eor	r14, r14
    2f7a:	e3 94       	inc	r14
    2f7c:	0e e4       	ldi	r16, 0x4E	; 78
    2f7e:	28 e0       	ldi	r18, 0x08	; 8
    2f80:	40 e0       	ldi	r20, 0x00	; 0
    2f82:	52 ec       	ldi	r21, 0xC2	; 194
    2f84:	61 e0       	ldi	r22, 0x01	; 1
    2f86:	70 e0       	ldi	r23, 0x00	; 0
    2f88:	80 e0       	ldi	r24, 0x00	; 0
    2f8a:	0e 94 20 12 	call	0x2440	; 0x2440 <mcu_uart_init>
		return 0;
	return mcu_io_get(PD_0 + num);
}

void board_reset_sw_init() {
	PORTD.DIRCLR = 0xff; //Input
    2f8e:	8f ef       	ldi	r24, 0xFF	; 255
    2f90:	80 93 62 06 	sts	0x0662, r24
	PORTD.INTCTRL = PORT_INT0LVL_HI_gc | PORT_INT1LVL_MED_gc; // Highest level
    2f94:	8b e0       	ldi	r24, 0x0B	; 11
    2f96:	80 93 69 06 	sts	0x0669, r24
	PMIC.CTRL |= PMIC_HILVLEN_bm | PMIC_MEDLVLEN_bm | PMIC_LOLVLEN_bm;
    2f9a:	80 91 a2 00 	lds	r24, 0x00A2
    2f9e:	87 60       	ori	r24, 0x07	; 7
    2fa0:	80 93 a2 00 	sts	0x00A2, r24
	PORTD.INTFLAGS = 1; //clear interrupt flag
    2fa4:	81 e0       	ldi	r24, 0x01	; 1
    2fa6:	80 93 6c 06 	sts	0x066C, r24
	PORTD.INT0MASK |= 0x03;
    2faa:	80 91 6a 06 	lds	r24, 0x066A
    2fae:	83 60       	ori	r24, 0x03	; 3
    2fb0:	80 93 6a 06 	sts	0x066A, r24

	PORTD.PIN0CTRL = PORT_OPC_WIREDANDPULL_gc;
    2fb4:	c0 93 70 06 	sts	0x0670, r28
	PORTD.PIN1CTRL = PORT_OPC_WIREDANDPULL_gc;
    2fb8:	c0 93 71 06 	sts	0x0671, r28
	mcu_io_set_port_dir(PD, 0x00);	// Port D sind die Taster
	for (i = PD_0; i <= PD_7; i++)
		mcu_io_set_pullup(i, true);	// Pull Ups für alle Schalter aktivieren
	mcu_uart_init(BOARD_UART_DEBUG, 115200, 8, 'N', 1);
	board_reset_sw_init();
}
    2fbc:	cf 91       	pop	r28
    2fbe:	0f 91       	pop	r16
    2fc0:	ef 90       	pop	r14
    2fc2:	08 95       	ret

00002fc4 <board_led_set>:

void board_led_set(uint8_t num, uint8_t state) {
	if (num >= BOARD_LED_TOTAL)
    2fc4:	88 30       	cpi	r24, 0x08	; 8
    2fc6:	08 f0       	brcs	.+2      	; 0x2fca <board_led_set+0x6>
    2fc8:	08 95       	ret
		return;
	mcu_io_set(PE_0 + num, state);
    2fca:	80 5c       	subi	r24, 0xC0	; 192
    2fcc:	0c 94 bd 08 	jmp	0x117a	; 0x117a <mcu_io_set>

00002fd0 <board_led_toggle>:
}

void board_led_toggle(uint8_t num) {
    2fd0:	cf 93       	push	r28
	if (num >= BOARD_LED_TOTAL)
    2fd2:	88 30       	cpi	r24, 0x08	; 8
    2fd4:	10 f0       	brcs	.+4      	; 0x2fda <board_led_toggle+0xa>
		return;
	MCU_IO_TOGGLE(PE_0 + num);
}
    2fd6:	cf 91       	pop	r28
    2fd8:	08 95       	ret
}

void board_led_toggle(uint8_t num) {
	if (num >= BOARD_LED_TOTAL)
		return;
	MCU_IO_TOGGLE(PE_0 + num);
    2fda:	c8 2f       	mov	r28, r24
    2fdc:	c0 5c       	subi	r28, 0xC0	; 192
    2fde:	8c 2f       	mov	r24, r28
    2fe0:	0e 94 f3 08 	call	0x11e6	; 0x11e6 <mcu_io_get>
    2fe4:	61 e0       	ldi	r22, 0x01	; 1
    2fe6:	68 27       	eor	r22, r24
    2fe8:	8c 2f       	mov	r24, r28
}
    2fea:	cf 91       	pop	r28
}

void board_led_toggle(uint8_t num) {
	if (num >= BOARD_LED_TOTAL)
		return;
	MCU_IO_TOGGLE(PE_0 + num);
    2fec:	0c 94 bd 08 	jmp	0x117a	; 0x117a <mcu_io_set>

00002ff0 <board_button_get>:
}

uint8_t board_button_get(uint8_t num) {
	if (num >= BOARD_BUTTONS_TOTAL)
    2ff0:	88 30       	cpi	r24, 0x08	; 8
    2ff2:	10 f0       	brcs	.+4      	; 0x2ff8 <board_button_get+0x8>
		return 0;
	return mcu_io_get(PD_0 + num);
}
    2ff4:	80 e0       	ldi	r24, 0x00	; 0
    2ff6:	08 95       	ret
}

uint8_t board_button_get(uint8_t num) {
	if (num >= BOARD_BUTTONS_TOTAL)
		return 0;
	return mcu_io_get(PD_0 + num);
    2ff8:	80 5d       	subi	r24, 0xD0	; 208
    2ffa:	0c 94 f3 08 	jmp	0x11e6	; 0x11e6 <mcu_io_get>

00002ffe <board_reset_sw_init>:
}

void board_reset_sw_init() {
	PORTD.DIRCLR = 0xff; //Input
    2ffe:	e0 e6       	ldi	r30, 0x60	; 96
    3000:	f6 e0       	ldi	r31, 0x06	; 6
    3002:	8f ef       	ldi	r24, 0xFF	; 255
    3004:	82 83       	std	Z+2, r24	; 0x02
	PORTD.INTCTRL = PORT_INT0LVL_HI_gc | PORT_INT1LVL_MED_gc; // Highest level
    3006:	8b e0       	ldi	r24, 0x0B	; 11
    3008:	81 87       	std	Z+9, r24	; 0x09
	PMIC.CTRL |= PMIC_HILVLEN_bm | PMIC_MEDLVLEN_bm | PMIC_LOLVLEN_bm;
    300a:	a0 ea       	ldi	r26, 0xA0	; 160
    300c:	b0 e0       	ldi	r27, 0x00	; 0
    300e:	12 96       	adiw	r26, 0x02	; 2
    3010:	8c 91       	ld	r24, X
    3012:	12 97       	sbiw	r26, 0x02	; 2
    3014:	87 60       	ori	r24, 0x07	; 7
    3016:	12 96       	adiw	r26, 0x02	; 2
    3018:	8c 93       	st	X, r24
	PORTD.INTFLAGS = 1; //clear interrupt flag
    301a:	81 e0       	ldi	r24, 0x01	; 1
    301c:	84 87       	std	Z+12, r24	; 0x0c
	PORTD.INT0MASK |= 0x03;
    301e:	82 85       	ldd	r24, Z+10	; 0x0a
    3020:	83 60       	ori	r24, 0x03	; 3
    3022:	82 87       	std	Z+10, r24	; 0x0a

	PORTD.PIN0CTRL = PORT_OPC_WIREDANDPULL_gc;
    3024:	88 e3       	ldi	r24, 0x38	; 56
    3026:	80 8b       	std	Z+16, r24	; 0x10
	PORTD.PIN1CTRL = PORT_OPC_WIREDANDPULL_gc;
    3028:	81 8b       	std	Z+17, r24	; 0x11
    302a:	08 95       	ret

0000302c <board_sw_reset>:
}

void board_sw_reset() {
	CCP = CCP_IOREG_gc;
    302c:	88 ed       	ldi	r24, 0xD8	; 216
    302e:	84 bf       	out	0x34, r24	; 52
	RST.CTRL = 1;
    3030:	81 e0       	ldi	r24, 0x01	; 1
    3032:	e8 e7       	ldi	r30, 0x78	; 120
    3034:	f0 e0       	ldi	r31, 0x00	; 0
    3036:	81 83       	std	Z+1, r24	; 0x01
    3038:	08 95       	ret

0000303a <__vector_64>:
}

ISR (PORTD_INT0_vect) {
    303a:	1f 92       	push	r1
    303c:	0f 92       	push	r0
    303e:	0f b6       	in	r0, 0x3f	; 63
    3040:	0f 92       	push	r0
    3042:	11 24       	eor	r1, r1
    3044:	08 b6       	in	r0, 0x38	; 56
    3046:	0f 92       	push	r0
    3048:	18 be       	out	0x38, r1	; 56
    304a:	09 b6       	in	r0, 0x39	; 57
    304c:	0f 92       	push	r0
    304e:	19 be       	out	0x39, r1	; 57
    3050:	0b b6       	in	r0, 0x3b	; 59
    3052:	0f 92       	push	r0
    3054:	1b be       	out	0x3b, r1	; 59
    3056:	2f 93       	push	r18
    3058:	3f 93       	push	r19
    305a:	4f 93       	push	r20
    305c:	5f 93       	push	r21
    305e:	6f 93       	push	r22
    3060:	7f 93       	push	r23
    3062:	8f 93       	push	r24
    3064:	9f 93       	push	r25
    3066:	af 93       	push	r26
    3068:	bf 93       	push	r27
    306a:	ef 93       	push	r30
    306c:	ff 93       	push	r31
	if ((PORTD.IN & 0x1) == 0) {
    306e:	80 91 68 06 	lds	r24, 0x0668
    3072:	80 fd       	sbrc	r24, 0
    3074:	05 c0       	rjmp	.+10     	; 0x3080 <__vector_64+0x46>
	PORTD.PIN0CTRL = PORT_OPC_WIREDANDPULL_gc;
	PORTD.PIN1CTRL = PORT_OPC_WIREDANDPULL_gc;
}

void board_sw_reset() {
	CCP = CCP_IOREG_gc;
    3076:	88 ed       	ldi	r24, 0xD8	; 216
    3078:	84 bf       	out	0x34, r24	; 52
	RST.CTRL = 1;
    307a:	81 e0       	ldi	r24, 0x01	; 1
    307c:	80 93 79 00 	sts	0x0079, r24
ISR (PORTD_INT0_vect) {
	if ((PORTD.IN & 0x1) == 0) {
		board_sw_reset();
	}

	if ((PORTD.IN & 0x2) == 0) {
    3080:	80 91 68 06 	lds	r24, 0x0668
    3084:	81 fd       	sbrc	r24, 1
    3086:	05 c0       	rjmp	.+10     	; 0x3092 <__vector_64+0x58>
	PORTD.PIN0CTRL = PORT_OPC_WIREDANDPULL_gc;
	PORTD.PIN1CTRL = PORT_OPC_WIREDANDPULL_gc;
}

void board_sw_reset() {
	CCP = CCP_IOREG_gc;
    3088:	88 ed       	ldi	r24, 0xD8	; 216
    308a:	84 bf       	out	0x34, r24	; 52
	RST.CTRL = 1;
    308c:	81 e0       	ldi	r24, 0x01	; 1
    308e:	80 93 79 00 	sts	0x0079, r24

	if ((PORTD.IN & 0x2) == 0) {
		board_sw_reset();
	}

	board_led_toggle(4);
    3092:	84 e0       	ldi	r24, 0x04	; 4
    3094:	0e 94 e8 17 	call	0x2fd0	; 0x2fd0 <board_led_toggle>
}
    3098:	ff 91       	pop	r31
    309a:	ef 91       	pop	r30
    309c:	bf 91       	pop	r27
    309e:	af 91       	pop	r26
    30a0:	9f 91       	pop	r25
    30a2:	8f 91       	pop	r24
    30a4:	7f 91       	pop	r23
    30a6:	6f 91       	pop	r22
    30a8:	5f 91       	pop	r21
    30aa:	4f 91       	pop	r20
    30ac:	3f 91       	pop	r19
    30ae:	2f 91       	pop	r18
    30b0:	0f 90       	pop	r0
    30b2:	0b be       	out	0x3b, r0	; 59
    30b4:	0f 90       	pop	r0
    30b6:	09 be       	out	0x39, r0	; 57
    30b8:	0f 90       	pop	r0
    30ba:	08 be       	out	0x38, r0	; 56
    30bc:	0f 90       	pop	r0
    30be:	0f be       	out	0x3f, r0	; 63
    30c0:	0f 90       	pop	r0
    30c2:	1f 90       	pop	r1
    30c4:	18 95       	reti

000030c6 <lcd_putc>:
 * @param c					Das zu schreibende Byte.
 * @param stream			FILE Stream, in den geschrieben wird.
 * @return					Gibt 0 zurück.
 */
static int lcd_putc(char c, FILE *stream) {
	st7036_putc(c);
    30c6:	0e 94 91 02 	call	0x522	; 0x522 <st7036_putc>
	return 0;
}
    30ca:	80 e0       	ldi	r24, 0x00	; 0
    30cc:	90 e0       	ldi	r25, 0x00	; 0
    30ce:	08 95       	ret

000030d0 <main>:

volatile uint8_t countSW3 = 0;
volatile uint8_t countSW4 = 0;

int main(void) {
	xplained_init();
    30d0:	0e 94 d6 18 	call	0x31ac	; 0x31ac <xplained_init>

	while (1) {
		st7036_goto(LCD_ROW0, 0);
		fprintf(COMM_LCD, "Count SW3: %i", countSW3);
    30d4:	8b e5       	ldi	r24, 0x5B	; 91
    30d6:	c8 2e       	mov	r12, r24
    30d8:	80 e2       	ldi	r24, 0x20	; 32
    30da:	d8 2e       	mov	r13, r24
    30dc:	c0 e0       	ldi	r28, 0x00	; 0
    30de:	d0 e2       	ldi	r29, 0x20	; 32

		st7036_goto(LCD_ROW1, 0);
		fprintf(COMM_LCD, "Count SW4: %i", countSW4);
    30e0:	99 e6       	ldi	r25, 0x69	; 105
    30e2:	e9 2e       	mov	r14, r25
    30e4:	90 e2       	ldi	r25, 0x20	; 32
    30e6:	f9 2e       	mov	r15, r25

		clearRow(LCD_ROW2);
		st7036_goto(LCD_ROW2, 0);
		fprintf(COMM_LCD, "Diff     : %i", countSW3 - countSW4);
    30e8:	07 e7       	ldi	r16, 0x77	; 119
    30ea:	10 e2       	ldi	r17, 0x20	; 32

int main(void) {
	xplained_init();

	while (1) {
		st7036_goto(LCD_ROW0, 0);
    30ec:	60 e0       	ldi	r22, 0x00	; 0
    30ee:	80 e0       	ldi	r24, 0x00	; 0
    30f0:	0e 94 ba 01 	call	0x374	; 0x374 <st7036_goto>
		fprintf(COMM_LCD, "Count SW3: %i", countSW3);
    30f4:	80 91 38 22 	lds	r24, 0x2238
    30f8:	1f 92       	push	r1
    30fa:	8f 93       	push	r24
    30fc:	df 92       	push	r13
    30fe:	cf 92       	push	r12
    3100:	df 93       	push	r29
    3102:	cf 93       	push	r28
    3104:	0e 94 98 19 	call	0x3330	; 0x3330 <fprintf>

		st7036_goto(LCD_ROW1, 0);
    3108:	60 e0       	ldi	r22, 0x00	; 0
    310a:	81 e0       	ldi	r24, 0x01	; 1
    310c:	0e 94 ba 01 	call	0x374	; 0x374 <st7036_goto>
		fprintf(COMM_LCD, "Count SW4: %i", countSW4);
    3110:	80 91 37 22 	lds	r24, 0x2237
    3114:	1f 92       	push	r1
    3116:	8f 93       	push	r24
    3118:	ff 92       	push	r15
    311a:	ef 92       	push	r14
    311c:	df 93       	push	r29
    311e:	cf 93       	push	r28
    3120:	0e 94 98 19 	call	0x3330	; 0x3330 <fprintf>

		clearRow(LCD_ROW2);
    3124:	82 e0       	ldi	r24, 0x02	; 2
    3126:	0e 94 11 19 	call	0x3222	; 0x3222 <clearRow>
		st7036_goto(LCD_ROW2, 0);
    312a:	60 e0       	ldi	r22, 0x00	; 0
    312c:	82 e0       	ldi	r24, 0x02	; 2
    312e:	0e 94 ba 01 	call	0x374	; 0x374 <st7036_goto>
		fprintf(COMM_LCD, "Diff     : %i", countSW3 - countSW4);
    3132:	80 91 38 22 	lds	r24, 0x2238
    3136:	20 91 37 22 	lds	r18, 0x2237
    313a:	90 e0       	ldi	r25, 0x00	; 0
    313c:	82 1b       	sub	r24, r18
    313e:	91 09       	sbc	r25, r1
    3140:	9f 93       	push	r25
    3142:	8f 93       	push	r24
    3144:	1f 93       	push	r17
    3146:	0f 93       	push	r16
    3148:	df 93       	push	r29
    314a:	cf 93       	push	r28
    314c:	0e 94 98 19 	call	0x3330	; 0x3330 <fprintf>
    3150:	8d b7       	in	r24, 0x3d	; 61
    3152:	9e b7       	in	r25, 0x3e	; 62
    3154:	42 96       	adiw	r24, 0x12	; 18
    3156:	8d bf       	out	0x3d, r24	; 61
    3158:	9e bf       	out	0x3e, r25	; 62
    315a:	c8 cf       	rjmp	.-112    	; 0x30ec <main+0x1c>

0000315c <__vector_65>:
	}
	return 0;
}

ISR (PORTD_INT1_vect) {
    315c:	1f 92       	push	r1
    315e:	0f 92       	push	r0
    3160:	0f b6       	in	r0, 0x3f	; 63
    3162:	0f 92       	push	r0
    3164:	11 24       	eor	r1, r1
    3166:	08 b6       	in	r0, 0x38	; 56
    3168:	0f 92       	push	r0
    316a:	18 be       	out	0x38, r1	; 56
    316c:	8f 93       	push	r24
	if ((PORTD.IN & PIN3_bm) == 0) {
    316e:	80 91 68 06 	lds	r24, 0x0668
    3172:	83 fd       	sbrc	r24, 3
    3174:	05 c0       	rjmp	.+10     	; 0x3180 <__vector_65+0x24>
		countSW3++;
    3176:	80 91 38 22 	lds	r24, 0x2238
    317a:	8f 5f       	subi	r24, 0xFF	; 255
    317c:	80 93 38 22 	sts	0x2238, r24
	}
	if ((PORTD.IN & PIN4_bm) == 0) {
    3180:	80 91 68 06 	lds	r24, 0x0668
    3184:	84 fd       	sbrc	r24, 4
    3186:	05 c0       	rjmp	.+10     	; 0x3192 <__vector_65+0x36>
		countSW4++;
    3188:	80 91 37 22 	lds	r24, 0x2237
    318c:	8f 5f       	subi	r24, 0xFF	; 255
    318e:	80 93 37 22 	sts	0x2237, r24
	}
}
    3192:	8f 91       	pop	r24
    3194:	0f 90       	pop	r0
    3196:	08 be       	out	0x38, r0	; 56
    3198:	0f 90       	pop	r0
    319a:	0f be       	out	0x3f, r0	; 63
    319c:	0f 90       	pop	r0
    319e:	1f 90       	pop	r1
    31a0:	18 95       	reti

000031a2 <lcd_putc>:
 * @param c					Das zu schreibende Byte.
 * @param stream			FILE Stream, in den geschrieben wird.
 * @return					Gibt 0 zurück.
 */
static int lcd_putc(char c, FILE *stream) {
	st7036_putc(c);
    31a2:	0e 94 91 02 	call	0x522	; 0x522 <st7036_putc>
	return 0;
}
    31a6:	80 e0       	ldi	r24, 0x00	; 0
    31a8:	90 e0       	ldi	r25, 0x00	; 0
    31aa:	08 95       	ret

000031ac <xplained_init>:
 *      Author: tan
 */

#include "rs_xplained.h"

void xplained_init(void) {
    31ac:	ef 92       	push	r14
    31ae:	ff 92       	push	r15
    31b0:	0f 93       	push	r16
    31b2:	1f 93       	push	r17
	board_init();
    31b4:	0e 94 a3 17 	call	0x2f46	; 0x2f46 <board_init>
	mcu_wait_us(10);
    31b8:	8a e0       	ldi	r24, 0x0A	; 10
    31ba:	90 e0       	ldi	r25, 0x00	; 0
    31bc:	0e 94 88 17 	call	0x2f10	; 0x2f10 <mcu_wait_us>
	mcu_io_set(PIN_EXTERNAL, 1);
    31c0:	61 e0       	ldi	r22, 0x01	; 1
    31c2:	80 ee       	ldi	r24, 0xE0	; 224
    31c4:	0e 94 bd 08 	call	0x117a	; 0x117a <mcu_io_set>
	mcu_enable_interrupt();
    31c8:	0e 94 6d 08 	call	0x10da	; 0x10da <mcu_enable_interrupt>
	mcu_wait_ms(700);
    31cc:	8c eb       	ldi	r24, 0xBC	; 188
    31ce:	92 e0       	ldi	r25, 0x02	; 2
    31d0:	0e 94 93 17 	call	0x2f26	; 0x2f26 <mcu_wait_ms>

	st7036_init(ST7036_DISPLAY_3x16, PF_4, PF_3, MCU_SPI_NUM_F, SPI5Mbit);
    31d4:	10 e4       	ldi	r17, 0x40	; 64
    31d6:	e1 2e       	mov	r14, r17
    31d8:	1b e4       	ldi	r17, 0x4B	; 75
    31da:	f1 2e       	mov	r15, r17
    31dc:	0c e4       	ldi	r16, 0x4C	; 76
    31de:	10 e0       	ldi	r17, 0x00	; 0
    31e0:	23 e0       	ldi	r18, 0x03	; 3
    31e2:	43 e5       	ldi	r20, 0x53	; 83
    31e4:	64 e5       	ldi	r22, 0x54	; 84
    31e6:	80 e1       	ldi	r24, 0x10	; 16
    31e8:	93 e0       	ldi	r25, 0x03	; 3
    31ea:	0e 94 fe 01 	call	0x3fc	; 0x3fc <st7036_init>
	st7036_set_contrast(0x0f);
    31ee:	8f e0       	ldi	r24, 0x0F	; 15
    31f0:	0e 94 a5 01 	call	0x34a	; 0x34a <st7036_set_contrast>

	//SW2-SW7 sind für den Interrupt1 aktiviert
	// 0xFC = 1111 1100
	PORTD.INT1MASK |= 0xFC;
    31f4:	e0 e6       	ldi	r30, 0x60	; 96
    31f6:	f6 e0       	ldi	r31, 0x06	; 6
    31f8:	83 85       	ldd	r24, Z+11	; 0x0b
    31fa:	8c 6f       	ori	r24, 0xFC	; 252
    31fc:	83 87       	std	Z+11, r24	; 0x0b

	//SW2 - SW7 sind Buttons mit Pull-UP Resistoren
	PORTD.PIN3CTRL = PORT_OPC_WIREDANDPULL_gc;
    31fe:	88 e3       	ldi	r24, 0x38	; 56
    3200:	83 8b       	std	Z+19, r24	; 0x13
	PORTD.PIN4CTRL = PORT_OPC_WIREDANDPULL_gc;
    3202:	84 8b       	std	Z+20, r24	; 0x14
	PORTD.PIN5CTRL = PORT_OPC_WIREDANDPULL_gc;
    3204:	85 8b       	std	Z+21, r24	; 0x15
	PORTD.PIN6CTRL = PORT_OPC_WIREDANDPULL_gc;
    3206:	86 8b       	std	Z+22, r24	; 0x16
	PORTD.PIN7CTRL = PORT_OPC_WIREDANDPULL_gc;
    3208:	87 8b       	std	Z+23, r24	; 0x17

	//Timer0 Timer1 haben einen High Level Overflow
	TCC0.INTCTRLA = TC_OVFINTLVL_HI_gc;
    320a:	83 e0       	ldi	r24, 0x03	; 3
    320c:	e0 e0       	ldi	r30, 0x00	; 0
    320e:	f8 e0       	ldi	r31, 0x08	; 8
    3210:	86 83       	std	Z+6, r24	; 0x06
	TCC1.INTCTRLA = TC_OVFINTLVL_HI_gc;
    3212:	e0 e4       	ldi	r30, 0x40	; 64
    3214:	f8 e0       	ldi	r31, 0x08	; 8
    3216:	86 83       	std	Z+6, r24	; 0x06
}
    3218:	1f 91       	pop	r17
    321a:	0f 91       	pop	r16
    321c:	ff 90       	pop	r15
    321e:	ef 90       	pop	r14
    3220:	08 95       	ret

00003222 <clearRow>:

void clearRow(uint8_t row) {
    3222:	cf 93       	push	r28
    3224:	c8 2f       	mov	r28, r24
	st7036_goto(row, 0);
    3226:	60 e0       	ldi	r22, 0x00	; 0
    3228:	0e 94 ba 01 	call	0x374	; 0x374 <st7036_goto>
	fprintf(COMM_LCD, "                        ");
    322c:	2e e0       	ldi	r18, 0x0E	; 14
    322e:	30 e2       	ldi	r19, 0x20	; 32
    3230:	48 e1       	ldi	r20, 0x18	; 24
    3232:	50 e0       	ldi	r21, 0x00	; 0
    3234:	61 e0       	ldi	r22, 0x01	; 1
    3236:	70 e0       	ldi	r23, 0x00	; 0
    3238:	85 e8       	ldi	r24, 0x85	; 133
    323a:	90 e2       	ldi	r25, 0x20	; 32
    323c:	0e 94 a8 19 	call	0x3350	; 0x3350 <fwrite>
	st7036_goto(row, 0);
    3240:	60 e0       	ldi	r22, 0x00	; 0
    3242:	8c 2f       	mov	r24, r28
}
    3244:	cf 91       	pop	r28
}

void clearRow(uint8_t row) {
	st7036_goto(row, 0);
	fprintf(COMM_LCD, "                        ");
	st7036_goto(row, 0);
    3246:	0c 94 ba 01 	jmp	0x374	; 0x374 <st7036_goto>

0000324a <__mulsi3>:
    324a:	db 01       	movw	r26, r22
    324c:	8f 93       	push	r24
    324e:	9f 93       	push	r25
    3250:	0e 94 71 19 	call	0x32e2	; 0x32e2 <__muluhisi3>
    3254:	bf 91       	pop	r27
    3256:	af 91       	pop	r26
    3258:	a2 9f       	mul	r26, r18
    325a:	80 0d       	add	r24, r0
    325c:	91 1d       	adc	r25, r1
    325e:	a3 9f       	mul	r26, r19
    3260:	90 0d       	add	r25, r0
    3262:	b2 9f       	mul	r27, r18
    3264:	90 0d       	add	r25, r0
    3266:	11 24       	eor	r1, r1
    3268:	08 95       	ret

0000326a <__udivmodhi4>:
    326a:	aa 1b       	sub	r26, r26
    326c:	bb 1b       	sub	r27, r27
    326e:	51 e1       	ldi	r21, 0x11	; 17
    3270:	07 c0       	rjmp	.+14     	; 0x3280 <__udivmodhi4_ep>

00003272 <__udivmodhi4_loop>:
    3272:	aa 1f       	adc	r26, r26
    3274:	bb 1f       	adc	r27, r27
    3276:	a6 17       	cp	r26, r22
    3278:	b7 07       	cpc	r27, r23
    327a:	10 f0       	brcs	.+4      	; 0x3280 <__udivmodhi4_ep>
    327c:	a6 1b       	sub	r26, r22
    327e:	b7 0b       	sbc	r27, r23

00003280 <__udivmodhi4_ep>:
    3280:	88 1f       	adc	r24, r24
    3282:	99 1f       	adc	r25, r25
    3284:	5a 95       	dec	r21
    3286:	a9 f7       	brne	.-22     	; 0x3272 <__udivmodhi4_loop>
    3288:	80 95       	com	r24
    328a:	90 95       	com	r25
    328c:	bc 01       	movw	r22, r24
    328e:	cd 01       	movw	r24, r26
    3290:	08 95       	ret

00003292 <__udivmodsi4>:
    3292:	a1 e2       	ldi	r26, 0x21	; 33
    3294:	1a 2e       	mov	r1, r26
    3296:	aa 1b       	sub	r26, r26
    3298:	bb 1b       	sub	r27, r27
    329a:	fd 01       	movw	r30, r26
    329c:	0d c0       	rjmp	.+26     	; 0x32b8 <__udivmodsi4_ep>

0000329e <__udivmodsi4_loop>:
    329e:	aa 1f       	adc	r26, r26
    32a0:	bb 1f       	adc	r27, r27
    32a2:	ee 1f       	adc	r30, r30
    32a4:	ff 1f       	adc	r31, r31
    32a6:	a2 17       	cp	r26, r18
    32a8:	b3 07       	cpc	r27, r19
    32aa:	e4 07       	cpc	r30, r20
    32ac:	f5 07       	cpc	r31, r21
    32ae:	20 f0       	brcs	.+8      	; 0x32b8 <__udivmodsi4_ep>
    32b0:	a2 1b       	sub	r26, r18
    32b2:	b3 0b       	sbc	r27, r19
    32b4:	e4 0b       	sbc	r30, r20
    32b6:	f5 0b       	sbc	r31, r21

000032b8 <__udivmodsi4_ep>:
    32b8:	66 1f       	adc	r22, r22
    32ba:	77 1f       	adc	r23, r23
    32bc:	88 1f       	adc	r24, r24
    32be:	99 1f       	adc	r25, r25
    32c0:	1a 94       	dec	r1
    32c2:	69 f7       	brne	.-38     	; 0x329e <__udivmodsi4_loop>
    32c4:	60 95       	com	r22
    32c6:	70 95       	com	r23
    32c8:	80 95       	com	r24
    32ca:	90 95       	com	r25
    32cc:	9b 01       	movw	r18, r22
    32ce:	ac 01       	movw	r20, r24
    32d0:	bd 01       	movw	r22, r26
    32d2:	cf 01       	movw	r24, r30
    32d4:	08 95       	ret

000032d6 <__tablejump2__>:
    32d6:	ee 0f       	add	r30, r30
    32d8:	ff 1f       	adc	r31, r31

000032da <__tablejump__>:
    32da:	05 90       	lpm	r0, Z+
    32dc:	f4 91       	lpm	r31, Z
    32de:	e0 2d       	mov	r30, r0
    32e0:	19 94       	eijmp

000032e2 <__muluhisi3>:
    32e2:	0e 94 7c 19 	call	0x32f8	; 0x32f8 <__umulhisi3>
    32e6:	a5 9f       	mul	r26, r21
    32e8:	90 0d       	add	r25, r0
    32ea:	b4 9f       	mul	r27, r20
    32ec:	90 0d       	add	r25, r0
    32ee:	a4 9f       	mul	r26, r20
    32f0:	80 0d       	add	r24, r0
    32f2:	91 1d       	adc	r25, r1
    32f4:	11 24       	eor	r1, r1
    32f6:	08 95       	ret

000032f8 <__umulhisi3>:
    32f8:	a2 9f       	mul	r26, r18
    32fa:	b0 01       	movw	r22, r0
    32fc:	b3 9f       	mul	r27, r19
    32fe:	c0 01       	movw	r24, r0
    3300:	a3 9f       	mul	r26, r19
    3302:	01 d0       	rcall	.+2      	; 0x3306 <__umulhisi3+0xe>
    3304:	b2 9f       	mul	r27, r18
    3306:	70 0d       	add	r23, r0
    3308:	81 1d       	adc	r24, r1
    330a:	11 24       	eor	r1, r1
    330c:	91 1d       	adc	r25, r1
    330e:	08 95       	ret

00003310 <memcpy>:
    3310:	fb 01       	movw	r30, r22
    3312:	dc 01       	movw	r26, r24
    3314:	02 c0       	rjmp	.+4      	; 0x331a <memcpy+0xa>
    3316:	01 90       	ld	r0, Z+
    3318:	0d 92       	st	X+, r0
    331a:	41 50       	subi	r20, 0x01	; 1
    331c:	50 40       	sbci	r21, 0x00	; 0
    331e:	d8 f7       	brcc	.-10     	; 0x3316 <memcpy+0x6>
    3320:	08 95       	ret

00003322 <memset>:
    3322:	dc 01       	movw	r26, r24
    3324:	01 c0       	rjmp	.+2      	; 0x3328 <memset+0x6>
    3326:	6d 93       	st	X+, r22
    3328:	41 50       	subi	r20, 0x01	; 1
    332a:	50 40       	sbci	r21, 0x00	; 0
    332c:	e0 f7       	brcc	.-8      	; 0x3326 <memset+0x4>
    332e:	08 95       	ret

00003330 <fprintf>:
    3330:	cf 93       	push	r28
    3332:	df 93       	push	r29
    3334:	cd b7       	in	r28, 0x3d	; 61
    3336:	de b7       	in	r29, 0x3e	; 62
    3338:	ce 01       	movw	r24, r28
    333a:	0a 96       	adiw	r24, 0x0a	; 10
    333c:	ac 01       	movw	r20, r24
    333e:	68 85       	ldd	r22, Y+8	; 0x08
    3340:	79 85       	ldd	r23, Y+9	; 0x09
    3342:	8e 81       	ldd	r24, Y+6	; 0x06
    3344:	9f 81       	ldd	r25, Y+7	; 0x07
    3346:	0e 94 e7 19 	call	0x33ce	; 0x33ce <vfprintf>
    334a:	df 91       	pop	r29
    334c:	cf 91       	pop	r28
    334e:	08 95       	ret

00003350 <fwrite>:
    3350:	8f 92       	push	r8
    3352:	9f 92       	push	r9
    3354:	af 92       	push	r10
    3356:	bf 92       	push	r11
    3358:	cf 92       	push	r12
    335a:	df 92       	push	r13
    335c:	ef 92       	push	r14
    335e:	ff 92       	push	r15
    3360:	0f 93       	push	r16
    3362:	1f 93       	push	r17
    3364:	cf 93       	push	r28
    3366:	df 93       	push	r29
    3368:	6b 01       	movw	r12, r22
    336a:	4a 01       	movw	r8, r20
    336c:	79 01       	movw	r14, r18
    336e:	d9 01       	movw	r26, r18
    3370:	13 96       	adiw	r26, 0x03	; 3
    3372:	2c 91       	ld	r18, X
    3374:	21 ff       	sbrs	r18, 1
    3376:	1b c0       	rjmp	.+54     	; 0x33ae <fwrite+0x5e>
    3378:	8c 01       	movw	r16, r24
    337a:	c0 e0       	ldi	r28, 0x00	; 0
    337c:	d0 e0       	ldi	r29, 0x00	; 0
    337e:	10 c0       	rjmp	.+32     	; 0x33a0 <fwrite+0x50>
    3380:	d7 01       	movw	r26, r14
    3382:	18 96       	adiw	r26, 0x08	; 8
    3384:	ed 91       	ld	r30, X+
    3386:	fc 91       	ld	r31, X
    3388:	19 97       	sbiw	r26, 0x09	; 9
    338a:	b7 01       	movw	r22, r14
    338c:	d8 01       	movw	r26, r16
    338e:	8d 91       	ld	r24, X+
    3390:	8d 01       	movw	r16, r26
    3392:	19 95       	eicall
    3394:	89 2b       	or	r24, r25
    3396:	69 f4       	brne	.+26     	; 0x33b2 <fwrite+0x62>
    3398:	0a 15       	cp	r16, r10
    339a:	1b 05       	cpc	r17, r11
    339c:	89 f7       	brne	.-30     	; 0x3380 <fwrite+0x30>
    339e:	21 96       	adiw	r28, 0x01	; 1
    33a0:	c8 15       	cp	r28, r8
    33a2:	d9 05       	cpc	r29, r9
    33a4:	31 f0       	breq	.+12     	; 0x33b2 <fwrite+0x62>
    33a6:	58 01       	movw	r10, r16
    33a8:	ac 0c       	add	r10, r12
    33aa:	bd 1c       	adc	r11, r13
    33ac:	f5 cf       	rjmp	.-22     	; 0x3398 <fwrite+0x48>
    33ae:	c0 e0       	ldi	r28, 0x00	; 0
    33b0:	d0 e0       	ldi	r29, 0x00	; 0
    33b2:	ce 01       	movw	r24, r28
    33b4:	df 91       	pop	r29
    33b6:	cf 91       	pop	r28
    33b8:	1f 91       	pop	r17
    33ba:	0f 91       	pop	r16
    33bc:	ff 90       	pop	r15
    33be:	ef 90       	pop	r14
    33c0:	df 90       	pop	r13
    33c2:	cf 90       	pop	r12
    33c4:	bf 90       	pop	r11
    33c6:	af 90       	pop	r10
    33c8:	9f 90       	pop	r9
    33ca:	8f 90       	pop	r8
    33cc:	08 95       	ret

000033ce <vfprintf>:
    33ce:	2f 92       	push	r2
    33d0:	3f 92       	push	r3
    33d2:	4f 92       	push	r4
    33d4:	5f 92       	push	r5
    33d6:	6f 92       	push	r6
    33d8:	7f 92       	push	r7
    33da:	8f 92       	push	r8
    33dc:	9f 92       	push	r9
    33de:	af 92       	push	r10
    33e0:	bf 92       	push	r11
    33e2:	cf 92       	push	r12
    33e4:	df 92       	push	r13
    33e6:	ef 92       	push	r14
    33e8:	ff 92       	push	r15
    33ea:	0f 93       	push	r16
    33ec:	1f 93       	push	r17
    33ee:	cf 93       	push	r28
    33f0:	df 93       	push	r29
    33f2:	cd b7       	in	r28, 0x3d	; 61
    33f4:	de b7       	in	r29, 0x3e	; 62
    33f6:	2c 97       	sbiw	r28, 0x0c	; 12
    33f8:	cd bf       	out	0x3d, r28	; 61
    33fa:	de bf       	out	0x3e, r29	; 62
    33fc:	7c 01       	movw	r14, r24
    33fe:	6b 01       	movw	r12, r22
    3400:	8a 01       	movw	r16, r20
    3402:	fc 01       	movw	r30, r24
    3404:	16 82       	std	Z+6, r1	; 0x06
    3406:	17 82       	std	Z+7, r1	; 0x07
    3408:	83 81       	ldd	r24, Z+3	; 0x03
    340a:	81 ff       	sbrs	r24, 1
    340c:	c6 c1       	rjmp	.+908    	; 0x379a <vfprintf+0x3cc>
    340e:	88 24       	eor	r8, r8
    3410:	83 94       	inc	r8
    3412:	91 2c       	mov	r9, r1
    3414:	8c 0e       	add	r8, r28
    3416:	9d 1e       	adc	r9, r29
    3418:	f7 01       	movw	r30, r14
    341a:	93 81       	ldd	r25, Z+3	; 0x03
    341c:	f6 01       	movw	r30, r12
    341e:	93 fd       	sbrc	r25, 3
    3420:	85 91       	lpm	r24, Z+
    3422:	93 ff       	sbrs	r25, 3
    3424:	81 91       	ld	r24, Z+
    3426:	6f 01       	movw	r12, r30
    3428:	88 23       	and	r24, r24
    342a:	09 f4       	brne	.+2      	; 0x342e <vfprintf+0x60>
    342c:	b2 c1       	rjmp	.+868    	; 0x3792 <vfprintf+0x3c4>
    342e:	85 32       	cpi	r24, 0x25	; 37
    3430:	39 f4       	brne	.+14     	; 0x3440 <vfprintf+0x72>
    3432:	93 fd       	sbrc	r25, 3
    3434:	85 91       	lpm	r24, Z+
    3436:	93 ff       	sbrs	r25, 3
    3438:	81 91       	ld	r24, Z+
    343a:	6f 01       	movw	r12, r30
    343c:	85 32       	cpi	r24, 0x25	; 37
    343e:	29 f4       	brne	.+10     	; 0x344a <vfprintf+0x7c>
    3440:	b7 01       	movw	r22, r14
    3442:	90 e0       	ldi	r25, 0x00	; 0
    3444:	0e 94 fc 1b 	call	0x37f8	; 0x37f8 <fputc>
    3448:	e7 cf       	rjmp	.-50     	; 0x3418 <vfprintf+0x4a>
    344a:	51 2c       	mov	r5, r1
    344c:	31 2c       	mov	r3, r1
    344e:	20 e0       	ldi	r18, 0x00	; 0
    3450:	20 32       	cpi	r18, 0x20	; 32
    3452:	a8 f4       	brcc	.+42     	; 0x347e <vfprintf+0xb0>
    3454:	8b 32       	cpi	r24, 0x2B	; 43
    3456:	61 f0       	breq	.+24     	; 0x3470 <vfprintf+0xa2>
    3458:	28 f4       	brcc	.+10     	; 0x3464 <vfprintf+0x96>
    345a:	80 32       	cpi	r24, 0x20	; 32
    345c:	51 f0       	breq	.+20     	; 0x3472 <vfprintf+0xa4>
    345e:	83 32       	cpi	r24, 0x23	; 35
    3460:	71 f4       	brne	.+28     	; 0x347e <vfprintf+0xb0>
    3462:	0b c0       	rjmp	.+22     	; 0x347a <vfprintf+0xac>
    3464:	8d 32       	cpi	r24, 0x2D	; 45
    3466:	39 f0       	breq	.+14     	; 0x3476 <vfprintf+0xa8>
    3468:	80 33       	cpi	r24, 0x30	; 48
    346a:	49 f4       	brne	.+18     	; 0x347e <vfprintf+0xb0>
    346c:	21 60       	ori	r18, 0x01	; 1
    346e:	28 c0       	rjmp	.+80     	; 0x34c0 <vfprintf+0xf2>
    3470:	22 60       	ori	r18, 0x02	; 2
    3472:	24 60       	ori	r18, 0x04	; 4
    3474:	25 c0       	rjmp	.+74     	; 0x34c0 <vfprintf+0xf2>
    3476:	28 60       	ori	r18, 0x08	; 8
    3478:	23 c0       	rjmp	.+70     	; 0x34c0 <vfprintf+0xf2>
    347a:	20 61       	ori	r18, 0x10	; 16
    347c:	21 c0       	rjmp	.+66     	; 0x34c0 <vfprintf+0xf2>
    347e:	27 fd       	sbrc	r18, 7
    3480:	27 c0       	rjmp	.+78     	; 0x34d0 <vfprintf+0x102>
    3482:	38 2f       	mov	r19, r24
    3484:	30 53       	subi	r19, 0x30	; 48
    3486:	3a 30       	cpi	r19, 0x0A	; 10
    3488:	78 f4       	brcc	.+30     	; 0x34a8 <vfprintf+0xda>
    348a:	26 ff       	sbrs	r18, 6
    348c:	06 c0       	rjmp	.+12     	; 0x349a <vfprintf+0xcc>
    348e:	fa e0       	ldi	r31, 0x0A	; 10
    3490:	5f 9e       	mul	r5, r31
    3492:	30 0d       	add	r19, r0
    3494:	11 24       	eor	r1, r1
    3496:	53 2e       	mov	r5, r19
    3498:	13 c0       	rjmp	.+38     	; 0x34c0 <vfprintf+0xf2>
    349a:	8a e0       	ldi	r24, 0x0A	; 10
    349c:	38 9e       	mul	r3, r24
    349e:	30 0d       	add	r19, r0
    34a0:	11 24       	eor	r1, r1
    34a2:	33 2e       	mov	r3, r19
    34a4:	20 62       	ori	r18, 0x20	; 32
    34a6:	0c c0       	rjmp	.+24     	; 0x34c0 <vfprintf+0xf2>
    34a8:	8e 32       	cpi	r24, 0x2E	; 46
    34aa:	21 f4       	brne	.+8      	; 0x34b4 <vfprintf+0xe6>
    34ac:	26 fd       	sbrc	r18, 6
    34ae:	71 c1       	rjmp	.+738    	; 0x3792 <vfprintf+0x3c4>
    34b0:	20 64       	ori	r18, 0x40	; 64
    34b2:	06 c0       	rjmp	.+12     	; 0x34c0 <vfprintf+0xf2>
    34b4:	8c 36       	cpi	r24, 0x6C	; 108
    34b6:	11 f4       	brne	.+4      	; 0x34bc <vfprintf+0xee>
    34b8:	20 68       	ori	r18, 0x80	; 128
    34ba:	02 c0       	rjmp	.+4      	; 0x34c0 <vfprintf+0xf2>
    34bc:	88 36       	cpi	r24, 0x68	; 104
    34be:	41 f4       	brne	.+16     	; 0x34d0 <vfprintf+0x102>
    34c0:	f6 01       	movw	r30, r12
    34c2:	93 fd       	sbrc	r25, 3
    34c4:	85 91       	lpm	r24, Z+
    34c6:	93 ff       	sbrs	r25, 3
    34c8:	81 91       	ld	r24, Z+
    34ca:	6f 01       	movw	r12, r30
    34cc:	81 11       	cpse	r24, r1
    34ce:	c0 cf       	rjmp	.-128    	; 0x3450 <vfprintf+0x82>
    34d0:	98 2f       	mov	r25, r24
    34d2:	95 54       	subi	r25, 0x45	; 69
    34d4:	93 30       	cpi	r25, 0x03	; 3
    34d6:	18 f0       	brcs	.+6      	; 0x34de <vfprintf+0x110>
    34d8:	90 52       	subi	r25, 0x20	; 32
    34da:	93 30       	cpi	r25, 0x03	; 3
    34dc:	28 f4       	brcc	.+10     	; 0x34e8 <vfprintf+0x11a>
    34de:	0c 5f       	subi	r16, 0xFC	; 252
    34e0:	1f 4f       	sbci	r17, 0xFF	; 255
    34e2:	ff e3       	ldi	r31, 0x3F	; 63
    34e4:	f9 83       	std	Y+1, r31	; 0x01
    34e6:	0d c0       	rjmp	.+26     	; 0x3502 <vfprintf+0x134>
    34e8:	83 36       	cpi	r24, 0x63	; 99
    34ea:	31 f0       	breq	.+12     	; 0x34f8 <vfprintf+0x12a>
    34ec:	83 37       	cpi	r24, 0x73	; 115
    34ee:	71 f0       	breq	.+28     	; 0x350c <vfprintf+0x13e>
    34f0:	83 35       	cpi	r24, 0x53	; 83
    34f2:	09 f0       	breq	.+2      	; 0x34f6 <vfprintf+0x128>
    34f4:	5e c0       	rjmp	.+188    	; 0x35b2 <vfprintf+0x1e4>
    34f6:	23 c0       	rjmp	.+70     	; 0x353e <vfprintf+0x170>
    34f8:	f8 01       	movw	r30, r16
    34fa:	80 81       	ld	r24, Z
    34fc:	89 83       	std	Y+1, r24	; 0x01
    34fe:	0e 5f       	subi	r16, 0xFE	; 254
    3500:	1f 4f       	sbci	r17, 0xFF	; 255
    3502:	44 24       	eor	r4, r4
    3504:	43 94       	inc	r4
    3506:	51 2c       	mov	r5, r1
    3508:	54 01       	movw	r10, r8
    350a:	15 c0       	rjmp	.+42     	; 0x3536 <vfprintf+0x168>
    350c:	38 01       	movw	r6, r16
    350e:	f2 e0       	ldi	r31, 0x02	; 2
    3510:	6f 0e       	add	r6, r31
    3512:	71 1c       	adc	r7, r1
    3514:	f8 01       	movw	r30, r16
    3516:	a0 80       	ld	r10, Z
    3518:	b1 80       	ldd	r11, Z+1	; 0x01
    351a:	26 ff       	sbrs	r18, 6
    351c:	03 c0       	rjmp	.+6      	; 0x3524 <vfprintf+0x156>
    351e:	65 2d       	mov	r22, r5
    3520:	70 e0       	ldi	r23, 0x00	; 0
    3522:	02 c0       	rjmp	.+4      	; 0x3528 <vfprintf+0x15a>
    3524:	6f ef       	ldi	r22, 0xFF	; 255
    3526:	7f ef       	ldi	r23, 0xFF	; 255
    3528:	c5 01       	movw	r24, r10
    352a:	2c 87       	std	Y+12, r18	; 0x0c
    352c:	0e 94 f1 1b 	call	0x37e2	; 0x37e2 <strnlen>
    3530:	2c 01       	movw	r4, r24
    3532:	83 01       	movw	r16, r6
    3534:	2c 85       	ldd	r18, Y+12	; 0x0c
    3536:	6f e7       	ldi	r22, 0x7F	; 127
    3538:	26 2e       	mov	r2, r22
    353a:	22 22       	and	r2, r18
    353c:	18 c0       	rjmp	.+48     	; 0x356e <vfprintf+0x1a0>
    353e:	38 01       	movw	r6, r16
    3540:	f2 e0       	ldi	r31, 0x02	; 2
    3542:	6f 0e       	add	r6, r31
    3544:	71 1c       	adc	r7, r1
    3546:	f8 01       	movw	r30, r16
    3548:	a0 80       	ld	r10, Z
    354a:	b1 80       	ldd	r11, Z+1	; 0x01
    354c:	26 ff       	sbrs	r18, 6
    354e:	03 c0       	rjmp	.+6      	; 0x3556 <vfprintf+0x188>
    3550:	65 2d       	mov	r22, r5
    3552:	70 e0       	ldi	r23, 0x00	; 0
    3554:	02 c0       	rjmp	.+4      	; 0x355a <vfprintf+0x18c>
    3556:	6f ef       	ldi	r22, 0xFF	; 255
    3558:	7f ef       	ldi	r23, 0xFF	; 255
    355a:	c5 01       	movw	r24, r10
    355c:	2c 87       	std	Y+12, r18	; 0x0c
    355e:	0e 94 e6 1b 	call	0x37cc	; 0x37cc <strnlen_P>
    3562:	2c 01       	movw	r4, r24
    3564:	2c 85       	ldd	r18, Y+12	; 0x0c
    3566:	50 e8       	ldi	r21, 0x80	; 128
    3568:	25 2e       	mov	r2, r21
    356a:	22 2a       	or	r2, r18
    356c:	83 01       	movw	r16, r6
    356e:	23 fc       	sbrc	r2, 3
    3570:	1c c0       	rjmp	.+56     	; 0x35aa <vfprintf+0x1dc>
    3572:	06 c0       	rjmp	.+12     	; 0x3580 <vfprintf+0x1b2>
    3574:	b7 01       	movw	r22, r14
    3576:	80 e2       	ldi	r24, 0x20	; 32
    3578:	90 e0       	ldi	r25, 0x00	; 0
    357a:	0e 94 fc 1b 	call	0x37f8	; 0x37f8 <fputc>
    357e:	3a 94       	dec	r3
    3580:	83 2d       	mov	r24, r3
    3582:	90 e0       	ldi	r25, 0x00	; 0
    3584:	48 16       	cp	r4, r24
    3586:	59 06       	cpc	r5, r25
    3588:	a8 f3       	brcs	.-22     	; 0x3574 <vfprintf+0x1a6>
    358a:	0f c0       	rjmp	.+30     	; 0x35aa <vfprintf+0x1dc>
    358c:	f5 01       	movw	r30, r10
    358e:	27 fc       	sbrc	r2, 7
    3590:	85 91       	lpm	r24, Z+
    3592:	27 fe       	sbrs	r2, 7
    3594:	81 91       	ld	r24, Z+
    3596:	5f 01       	movw	r10, r30
    3598:	b7 01       	movw	r22, r14
    359a:	90 e0       	ldi	r25, 0x00	; 0
    359c:	0e 94 fc 1b 	call	0x37f8	; 0x37f8 <fputc>
    35a0:	31 10       	cpse	r3, r1
    35a2:	3a 94       	dec	r3
    35a4:	f1 e0       	ldi	r31, 0x01	; 1
    35a6:	4f 1a       	sub	r4, r31
    35a8:	51 08       	sbc	r5, r1
    35aa:	41 14       	cp	r4, r1
    35ac:	51 04       	cpc	r5, r1
    35ae:	71 f7       	brne	.-36     	; 0x358c <vfprintf+0x1be>
    35b0:	ed c0       	rjmp	.+474    	; 0x378c <vfprintf+0x3be>
    35b2:	84 36       	cpi	r24, 0x64	; 100
    35b4:	11 f0       	breq	.+4      	; 0x35ba <vfprintf+0x1ec>
    35b6:	89 36       	cpi	r24, 0x69	; 105
    35b8:	41 f5       	brne	.+80     	; 0x360a <vfprintf+0x23c>
    35ba:	f8 01       	movw	r30, r16
    35bc:	27 ff       	sbrs	r18, 7
    35be:	07 c0       	rjmp	.+14     	; 0x35ce <vfprintf+0x200>
    35c0:	60 81       	ld	r22, Z
    35c2:	71 81       	ldd	r23, Z+1	; 0x01
    35c4:	82 81       	ldd	r24, Z+2	; 0x02
    35c6:	93 81       	ldd	r25, Z+3	; 0x03
    35c8:	0c 5f       	subi	r16, 0xFC	; 252
    35ca:	1f 4f       	sbci	r17, 0xFF	; 255
    35cc:	08 c0       	rjmp	.+16     	; 0x35de <vfprintf+0x210>
    35ce:	60 81       	ld	r22, Z
    35d0:	71 81       	ldd	r23, Z+1	; 0x01
    35d2:	88 27       	eor	r24, r24
    35d4:	77 fd       	sbrc	r23, 7
    35d6:	80 95       	com	r24
    35d8:	98 2f       	mov	r25, r24
    35da:	0e 5f       	subi	r16, 0xFE	; 254
    35dc:	1f 4f       	sbci	r17, 0xFF	; 255
    35de:	4f e6       	ldi	r20, 0x6F	; 111
    35e0:	b4 2e       	mov	r11, r20
    35e2:	b2 22       	and	r11, r18
    35e4:	97 ff       	sbrs	r25, 7
    35e6:	09 c0       	rjmp	.+18     	; 0x35fa <vfprintf+0x22c>
    35e8:	90 95       	com	r25
    35ea:	80 95       	com	r24
    35ec:	70 95       	com	r23
    35ee:	61 95       	neg	r22
    35f0:	7f 4f       	sbci	r23, 0xFF	; 255
    35f2:	8f 4f       	sbci	r24, 0xFF	; 255
    35f4:	9f 4f       	sbci	r25, 0xFF	; 255
    35f6:	f0 e8       	ldi	r31, 0x80	; 128
    35f8:	bf 2a       	or	r11, r31
    35fa:	2a e0       	ldi	r18, 0x0A	; 10
    35fc:	30 e0       	ldi	r19, 0x00	; 0
    35fe:	a4 01       	movw	r20, r8
    3600:	0e 94 28 1c 	call	0x3850	; 0x3850 <__ultoa_invert>
    3604:	a8 2e       	mov	r10, r24
    3606:	a8 18       	sub	r10, r8
    3608:	43 c0       	rjmp	.+134    	; 0x3690 <vfprintf+0x2c2>
    360a:	85 37       	cpi	r24, 0x75	; 117
    360c:	31 f4       	brne	.+12     	; 0x361a <vfprintf+0x24c>
    360e:	3f ee       	ldi	r19, 0xEF	; 239
    3610:	b3 2e       	mov	r11, r19
    3612:	b2 22       	and	r11, r18
    3614:	2a e0       	ldi	r18, 0x0A	; 10
    3616:	30 e0       	ldi	r19, 0x00	; 0
    3618:	24 c0       	rjmp	.+72     	; 0x3662 <vfprintf+0x294>
    361a:	99 ef       	ldi	r25, 0xF9	; 249
    361c:	b9 2e       	mov	r11, r25
    361e:	b2 22       	and	r11, r18
    3620:	8f 36       	cpi	r24, 0x6F	; 111
    3622:	b9 f0       	breq	.+46     	; 0x3652 <vfprintf+0x284>
    3624:	20 f4       	brcc	.+8      	; 0x362e <vfprintf+0x260>
    3626:	88 35       	cpi	r24, 0x58	; 88
    3628:	09 f0       	breq	.+2      	; 0x362c <vfprintf+0x25e>
    362a:	b3 c0       	rjmp	.+358    	; 0x3792 <vfprintf+0x3c4>
    362c:	0d c0       	rjmp	.+26     	; 0x3648 <vfprintf+0x27a>
    362e:	80 37       	cpi	r24, 0x70	; 112
    3630:	21 f0       	breq	.+8      	; 0x363a <vfprintf+0x26c>
    3632:	88 37       	cpi	r24, 0x78	; 120
    3634:	09 f0       	breq	.+2      	; 0x3638 <vfprintf+0x26a>
    3636:	ad c0       	rjmp	.+346    	; 0x3792 <vfprintf+0x3c4>
    3638:	02 c0       	rjmp	.+4      	; 0x363e <vfprintf+0x270>
    363a:	20 e1       	ldi	r18, 0x10	; 16
    363c:	b2 2a       	or	r11, r18
    363e:	b4 fe       	sbrs	r11, 4
    3640:	0b c0       	rjmp	.+22     	; 0x3658 <vfprintf+0x28a>
    3642:	84 e0       	ldi	r24, 0x04	; 4
    3644:	b8 2a       	or	r11, r24
    3646:	08 c0       	rjmp	.+16     	; 0x3658 <vfprintf+0x28a>
    3648:	24 ff       	sbrs	r18, 4
    364a:	09 c0       	rjmp	.+18     	; 0x365e <vfprintf+0x290>
    364c:	e6 e0       	ldi	r30, 0x06	; 6
    364e:	be 2a       	or	r11, r30
    3650:	06 c0       	rjmp	.+12     	; 0x365e <vfprintf+0x290>
    3652:	28 e0       	ldi	r18, 0x08	; 8
    3654:	30 e0       	ldi	r19, 0x00	; 0
    3656:	05 c0       	rjmp	.+10     	; 0x3662 <vfprintf+0x294>
    3658:	20 e1       	ldi	r18, 0x10	; 16
    365a:	30 e0       	ldi	r19, 0x00	; 0
    365c:	02 c0       	rjmp	.+4      	; 0x3662 <vfprintf+0x294>
    365e:	20 e1       	ldi	r18, 0x10	; 16
    3660:	32 e0       	ldi	r19, 0x02	; 2
    3662:	f8 01       	movw	r30, r16
    3664:	b7 fe       	sbrs	r11, 7
    3666:	07 c0       	rjmp	.+14     	; 0x3676 <vfprintf+0x2a8>
    3668:	60 81       	ld	r22, Z
    366a:	71 81       	ldd	r23, Z+1	; 0x01
    366c:	82 81       	ldd	r24, Z+2	; 0x02
    366e:	93 81       	ldd	r25, Z+3	; 0x03
    3670:	0c 5f       	subi	r16, 0xFC	; 252
    3672:	1f 4f       	sbci	r17, 0xFF	; 255
    3674:	06 c0       	rjmp	.+12     	; 0x3682 <vfprintf+0x2b4>
    3676:	60 81       	ld	r22, Z
    3678:	71 81       	ldd	r23, Z+1	; 0x01
    367a:	80 e0       	ldi	r24, 0x00	; 0
    367c:	90 e0       	ldi	r25, 0x00	; 0
    367e:	0e 5f       	subi	r16, 0xFE	; 254
    3680:	1f 4f       	sbci	r17, 0xFF	; 255
    3682:	a4 01       	movw	r20, r8
    3684:	0e 94 28 1c 	call	0x3850	; 0x3850 <__ultoa_invert>
    3688:	a8 2e       	mov	r10, r24
    368a:	a8 18       	sub	r10, r8
    368c:	ff e7       	ldi	r31, 0x7F	; 127
    368e:	bf 22       	and	r11, r31
    3690:	b6 fe       	sbrs	r11, 6
    3692:	0b c0       	rjmp	.+22     	; 0x36aa <vfprintf+0x2dc>
    3694:	2b 2d       	mov	r18, r11
    3696:	2e 7f       	andi	r18, 0xFE	; 254
    3698:	a5 14       	cp	r10, r5
    369a:	50 f4       	brcc	.+20     	; 0x36b0 <vfprintf+0x2e2>
    369c:	b4 fe       	sbrs	r11, 4
    369e:	0a c0       	rjmp	.+20     	; 0x36b4 <vfprintf+0x2e6>
    36a0:	b2 fc       	sbrc	r11, 2
    36a2:	08 c0       	rjmp	.+16     	; 0x36b4 <vfprintf+0x2e6>
    36a4:	2b 2d       	mov	r18, r11
    36a6:	2e 7e       	andi	r18, 0xEE	; 238
    36a8:	05 c0       	rjmp	.+10     	; 0x36b4 <vfprintf+0x2e6>
    36aa:	7a 2c       	mov	r7, r10
    36ac:	2b 2d       	mov	r18, r11
    36ae:	03 c0       	rjmp	.+6      	; 0x36b6 <vfprintf+0x2e8>
    36b0:	7a 2c       	mov	r7, r10
    36b2:	01 c0       	rjmp	.+2      	; 0x36b6 <vfprintf+0x2e8>
    36b4:	75 2c       	mov	r7, r5
    36b6:	24 ff       	sbrs	r18, 4
    36b8:	0d c0       	rjmp	.+26     	; 0x36d4 <vfprintf+0x306>
    36ba:	fe 01       	movw	r30, r28
    36bc:	ea 0d       	add	r30, r10
    36be:	f1 1d       	adc	r31, r1
    36c0:	80 81       	ld	r24, Z
    36c2:	80 33       	cpi	r24, 0x30	; 48
    36c4:	11 f4       	brne	.+4      	; 0x36ca <vfprintf+0x2fc>
    36c6:	29 7e       	andi	r18, 0xE9	; 233
    36c8:	09 c0       	rjmp	.+18     	; 0x36dc <vfprintf+0x30e>
    36ca:	22 ff       	sbrs	r18, 2
    36cc:	06 c0       	rjmp	.+12     	; 0x36da <vfprintf+0x30c>
    36ce:	73 94       	inc	r7
    36d0:	73 94       	inc	r7
    36d2:	04 c0       	rjmp	.+8      	; 0x36dc <vfprintf+0x30e>
    36d4:	82 2f       	mov	r24, r18
    36d6:	86 78       	andi	r24, 0x86	; 134
    36d8:	09 f0       	breq	.+2      	; 0x36dc <vfprintf+0x30e>
    36da:	73 94       	inc	r7
    36dc:	23 fd       	sbrc	r18, 3
    36de:	14 c0       	rjmp	.+40     	; 0x3708 <vfprintf+0x33a>
    36e0:	20 ff       	sbrs	r18, 0
    36e2:	0f c0       	rjmp	.+30     	; 0x3702 <vfprintf+0x334>
    36e4:	5a 2c       	mov	r5, r10
    36e6:	73 14       	cp	r7, r3
    36e8:	60 f4       	brcc	.+24     	; 0x3702 <vfprintf+0x334>
    36ea:	53 0c       	add	r5, r3
    36ec:	57 18       	sub	r5, r7
    36ee:	73 2c       	mov	r7, r3
    36f0:	08 c0       	rjmp	.+16     	; 0x3702 <vfprintf+0x334>
    36f2:	b7 01       	movw	r22, r14
    36f4:	80 e2       	ldi	r24, 0x20	; 32
    36f6:	90 e0       	ldi	r25, 0x00	; 0
    36f8:	2c 87       	std	Y+12, r18	; 0x0c
    36fa:	0e 94 fc 1b 	call	0x37f8	; 0x37f8 <fputc>
    36fe:	73 94       	inc	r7
    3700:	2c 85       	ldd	r18, Y+12	; 0x0c
    3702:	73 14       	cp	r7, r3
    3704:	b0 f3       	brcs	.-20     	; 0x36f2 <vfprintf+0x324>
    3706:	04 c0       	rjmp	.+8      	; 0x3710 <vfprintf+0x342>
    3708:	73 14       	cp	r7, r3
    370a:	10 f4       	brcc	.+4      	; 0x3710 <vfprintf+0x342>
    370c:	37 18       	sub	r3, r7
    370e:	01 c0       	rjmp	.+2      	; 0x3712 <vfprintf+0x344>
    3710:	31 2c       	mov	r3, r1
    3712:	24 ff       	sbrs	r18, 4
    3714:	12 c0       	rjmp	.+36     	; 0x373a <vfprintf+0x36c>
    3716:	b7 01       	movw	r22, r14
    3718:	80 e3       	ldi	r24, 0x30	; 48
    371a:	90 e0       	ldi	r25, 0x00	; 0
    371c:	2c 87       	std	Y+12, r18	; 0x0c
    371e:	0e 94 fc 1b 	call	0x37f8	; 0x37f8 <fputc>
    3722:	2c 85       	ldd	r18, Y+12	; 0x0c
    3724:	22 ff       	sbrs	r18, 2
    3726:	1e c0       	rjmp	.+60     	; 0x3764 <vfprintf+0x396>
    3728:	21 ff       	sbrs	r18, 1
    372a:	03 c0       	rjmp	.+6      	; 0x3732 <vfprintf+0x364>
    372c:	88 e5       	ldi	r24, 0x58	; 88
    372e:	90 e0       	ldi	r25, 0x00	; 0
    3730:	02 c0       	rjmp	.+4      	; 0x3736 <vfprintf+0x368>
    3732:	88 e7       	ldi	r24, 0x78	; 120
    3734:	90 e0       	ldi	r25, 0x00	; 0
    3736:	b7 01       	movw	r22, r14
    3738:	0c c0       	rjmp	.+24     	; 0x3752 <vfprintf+0x384>
    373a:	82 2f       	mov	r24, r18
    373c:	86 78       	andi	r24, 0x86	; 134
    373e:	91 f0       	breq	.+36     	; 0x3764 <vfprintf+0x396>
    3740:	21 fd       	sbrc	r18, 1
    3742:	02 c0       	rjmp	.+4      	; 0x3748 <vfprintf+0x37a>
    3744:	80 e2       	ldi	r24, 0x20	; 32
    3746:	01 c0       	rjmp	.+2      	; 0x374a <vfprintf+0x37c>
    3748:	8b e2       	ldi	r24, 0x2B	; 43
    374a:	27 fd       	sbrc	r18, 7
    374c:	8d e2       	ldi	r24, 0x2D	; 45
    374e:	b7 01       	movw	r22, r14
    3750:	90 e0       	ldi	r25, 0x00	; 0
    3752:	0e 94 fc 1b 	call	0x37f8	; 0x37f8 <fputc>
    3756:	06 c0       	rjmp	.+12     	; 0x3764 <vfprintf+0x396>
    3758:	b7 01       	movw	r22, r14
    375a:	80 e3       	ldi	r24, 0x30	; 48
    375c:	90 e0       	ldi	r25, 0x00	; 0
    375e:	0e 94 fc 1b 	call	0x37f8	; 0x37f8 <fputc>
    3762:	5a 94       	dec	r5
    3764:	a5 14       	cp	r10, r5
    3766:	c0 f3       	brcs	.-16     	; 0x3758 <vfprintf+0x38a>
    3768:	aa 94       	dec	r10
    376a:	f4 01       	movw	r30, r8
    376c:	ea 0d       	add	r30, r10
    376e:	f1 1d       	adc	r31, r1
    3770:	b7 01       	movw	r22, r14
    3772:	80 81       	ld	r24, Z
    3774:	90 e0       	ldi	r25, 0x00	; 0
    3776:	0e 94 fc 1b 	call	0x37f8	; 0x37f8 <fputc>
    377a:	a1 10       	cpse	r10, r1
    377c:	f5 cf       	rjmp	.-22     	; 0x3768 <vfprintf+0x39a>
    377e:	06 c0       	rjmp	.+12     	; 0x378c <vfprintf+0x3be>
    3780:	b7 01       	movw	r22, r14
    3782:	80 e2       	ldi	r24, 0x20	; 32
    3784:	90 e0       	ldi	r25, 0x00	; 0
    3786:	0e 94 fc 1b 	call	0x37f8	; 0x37f8 <fputc>
    378a:	3a 94       	dec	r3
    378c:	31 10       	cpse	r3, r1
    378e:	f8 cf       	rjmp	.-16     	; 0x3780 <vfprintf+0x3b2>
    3790:	43 ce       	rjmp	.-890    	; 0x3418 <vfprintf+0x4a>
    3792:	f7 01       	movw	r30, r14
    3794:	26 81       	ldd	r18, Z+6	; 0x06
    3796:	37 81       	ldd	r19, Z+7	; 0x07
    3798:	02 c0       	rjmp	.+4      	; 0x379e <vfprintf+0x3d0>
    379a:	2f ef       	ldi	r18, 0xFF	; 255
    379c:	3f ef       	ldi	r19, 0xFF	; 255
    379e:	c9 01       	movw	r24, r18
    37a0:	2c 96       	adiw	r28, 0x0c	; 12
    37a2:	cd bf       	out	0x3d, r28	; 61
    37a4:	de bf       	out	0x3e, r29	; 62
    37a6:	df 91       	pop	r29
    37a8:	cf 91       	pop	r28
    37aa:	1f 91       	pop	r17
    37ac:	0f 91       	pop	r16
    37ae:	ff 90       	pop	r15
    37b0:	ef 90       	pop	r14
    37b2:	df 90       	pop	r13
    37b4:	cf 90       	pop	r12
    37b6:	bf 90       	pop	r11
    37b8:	af 90       	pop	r10
    37ba:	9f 90       	pop	r9
    37bc:	8f 90       	pop	r8
    37be:	7f 90       	pop	r7
    37c0:	6f 90       	pop	r6
    37c2:	5f 90       	pop	r5
    37c4:	4f 90       	pop	r4
    37c6:	3f 90       	pop	r3
    37c8:	2f 90       	pop	r2
    37ca:	08 95       	ret

000037cc <strnlen_P>:
    37cc:	fc 01       	movw	r30, r24
    37ce:	05 90       	lpm	r0, Z+
    37d0:	61 50       	subi	r22, 0x01	; 1
    37d2:	70 40       	sbci	r23, 0x00	; 0
    37d4:	01 10       	cpse	r0, r1
    37d6:	d8 f7       	brcc	.-10     	; 0x37ce <strnlen_P+0x2>
    37d8:	80 95       	com	r24
    37da:	90 95       	com	r25
    37dc:	8e 0f       	add	r24, r30
    37de:	9f 1f       	adc	r25, r31
    37e0:	08 95       	ret

000037e2 <strnlen>:
    37e2:	fc 01       	movw	r30, r24
    37e4:	61 50       	subi	r22, 0x01	; 1
    37e6:	70 40       	sbci	r23, 0x00	; 0
    37e8:	01 90       	ld	r0, Z+
    37ea:	01 10       	cpse	r0, r1
    37ec:	d8 f7       	brcc	.-10     	; 0x37e4 <strnlen+0x2>
    37ee:	80 95       	com	r24
    37f0:	90 95       	com	r25
    37f2:	8e 0f       	add	r24, r30
    37f4:	9f 1f       	adc	r25, r31
    37f6:	08 95       	ret

000037f8 <fputc>:
    37f8:	0f 93       	push	r16
    37fa:	1f 93       	push	r17
    37fc:	cf 93       	push	r28
    37fe:	df 93       	push	r29
    3800:	8c 01       	movw	r16, r24
    3802:	eb 01       	movw	r28, r22
    3804:	8b 81       	ldd	r24, Y+3	; 0x03
    3806:	81 fd       	sbrc	r24, 1
    3808:	03 c0       	rjmp	.+6      	; 0x3810 <fputc+0x18>
    380a:	0f ef       	ldi	r16, 0xFF	; 255
    380c:	1f ef       	ldi	r17, 0xFF	; 255
    380e:	1a c0       	rjmp	.+52     	; 0x3844 <fputc+0x4c>
    3810:	82 ff       	sbrs	r24, 2
    3812:	0d c0       	rjmp	.+26     	; 0x382e <fputc+0x36>
    3814:	2e 81       	ldd	r18, Y+6	; 0x06
    3816:	3f 81       	ldd	r19, Y+7	; 0x07
    3818:	8c 81       	ldd	r24, Y+4	; 0x04
    381a:	9d 81       	ldd	r25, Y+5	; 0x05
    381c:	28 17       	cp	r18, r24
    381e:	39 07       	cpc	r19, r25
    3820:	64 f4       	brge	.+24     	; 0x383a <fputc+0x42>
    3822:	e8 81       	ld	r30, Y
    3824:	f9 81       	ldd	r31, Y+1	; 0x01
    3826:	01 93       	st	Z+, r16
    3828:	e8 83       	st	Y, r30
    382a:	f9 83       	std	Y+1, r31	; 0x01
    382c:	06 c0       	rjmp	.+12     	; 0x383a <fputc+0x42>
    382e:	e8 85       	ldd	r30, Y+8	; 0x08
    3830:	f9 85       	ldd	r31, Y+9	; 0x09
    3832:	80 2f       	mov	r24, r16
    3834:	19 95       	eicall
    3836:	89 2b       	or	r24, r25
    3838:	41 f7       	brne	.-48     	; 0x380a <fputc+0x12>
    383a:	8e 81       	ldd	r24, Y+6	; 0x06
    383c:	9f 81       	ldd	r25, Y+7	; 0x07
    383e:	01 96       	adiw	r24, 0x01	; 1
    3840:	8e 83       	std	Y+6, r24	; 0x06
    3842:	9f 83       	std	Y+7, r25	; 0x07
    3844:	c8 01       	movw	r24, r16
    3846:	df 91       	pop	r29
    3848:	cf 91       	pop	r28
    384a:	1f 91       	pop	r17
    384c:	0f 91       	pop	r16
    384e:	08 95       	ret

00003850 <__ultoa_invert>:
    3850:	fa 01       	movw	r30, r20
    3852:	aa 27       	eor	r26, r26
    3854:	28 30       	cpi	r18, 0x08	; 8
    3856:	51 f1       	breq	.+84     	; 0x38ac <__ultoa_invert+0x5c>
    3858:	20 31       	cpi	r18, 0x10	; 16
    385a:	81 f1       	breq	.+96     	; 0x38bc <__ultoa_invert+0x6c>
    385c:	e8 94       	clt
    385e:	6f 93       	push	r22
    3860:	6e 7f       	andi	r22, 0xFE	; 254
    3862:	6e 5f       	subi	r22, 0xFE	; 254
    3864:	7f 4f       	sbci	r23, 0xFF	; 255
    3866:	8f 4f       	sbci	r24, 0xFF	; 255
    3868:	9f 4f       	sbci	r25, 0xFF	; 255
    386a:	af 4f       	sbci	r26, 0xFF	; 255
    386c:	b1 e0       	ldi	r27, 0x01	; 1
    386e:	3e d0       	rcall	.+124    	; 0x38ec <__ultoa_invert+0x9c>
    3870:	b4 e0       	ldi	r27, 0x04	; 4
    3872:	3c d0       	rcall	.+120    	; 0x38ec <__ultoa_invert+0x9c>
    3874:	67 0f       	add	r22, r23
    3876:	78 1f       	adc	r23, r24
    3878:	89 1f       	adc	r24, r25
    387a:	9a 1f       	adc	r25, r26
    387c:	a1 1d       	adc	r26, r1
    387e:	68 0f       	add	r22, r24
    3880:	79 1f       	adc	r23, r25
    3882:	8a 1f       	adc	r24, r26
    3884:	91 1d       	adc	r25, r1
    3886:	a1 1d       	adc	r26, r1
    3888:	6a 0f       	add	r22, r26
    388a:	71 1d       	adc	r23, r1
    388c:	81 1d       	adc	r24, r1
    388e:	91 1d       	adc	r25, r1
    3890:	a1 1d       	adc	r26, r1
    3892:	20 d0       	rcall	.+64     	; 0x38d4 <__ultoa_invert+0x84>
    3894:	09 f4       	brne	.+2      	; 0x3898 <__ultoa_invert+0x48>
    3896:	68 94       	set
    3898:	3f 91       	pop	r19
    389a:	2a e0       	ldi	r18, 0x0A	; 10
    389c:	26 9f       	mul	r18, r22
    389e:	11 24       	eor	r1, r1
    38a0:	30 19       	sub	r19, r0
    38a2:	30 5d       	subi	r19, 0xD0	; 208
    38a4:	31 93       	st	Z+, r19
    38a6:	de f6       	brtc	.-74     	; 0x385e <__ultoa_invert+0xe>
    38a8:	cf 01       	movw	r24, r30
    38aa:	08 95       	ret
    38ac:	46 2f       	mov	r20, r22
    38ae:	47 70       	andi	r20, 0x07	; 7
    38b0:	40 5d       	subi	r20, 0xD0	; 208
    38b2:	41 93       	st	Z+, r20
    38b4:	b3 e0       	ldi	r27, 0x03	; 3
    38b6:	0f d0       	rcall	.+30     	; 0x38d6 <__ultoa_invert+0x86>
    38b8:	c9 f7       	brne	.-14     	; 0x38ac <__ultoa_invert+0x5c>
    38ba:	f6 cf       	rjmp	.-20     	; 0x38a8 <__ultoa_invert+0x58>
    38bc:	46 2f       	mov	r20, r22
    38be:	4f 70       	andi	r20, 0x0F	; 15
    38c0:	40 5d       	subi	r20, 0xD0	; 208
    38c2:	4a 33       	cpi	r20, 0x3A	; 58
    38c4:	18 f0       	brcs	.+6      	; 0x38cc <__ultoa_invert+0x7c>
    38c6:	49 5d       	subi	r20, 0xD9	; 217
    38c8:	31 fd       	sbrc	r19, 1
    38ca:	40 52       	subi	r20, 0x20	; 32
    38cc:	41 93       	st	Z+, r20
    38ce:	02 d0       	rcall	.+4      	; 0x38d4 <__ultoa_invert+0x84>
    38d0:	a9 f7       	brne	.-22     	; 0x38bc <__ultoa_invert+0x6c>
    38d2:	ea cf       	rjmp	.-44     	; 0x38a8 <__ultoa_invert+0x58>
    38d4:	b4 e0       	ldi	r27, 0x04	; 4
    38d6:	a6 95       	lsr	r26
    38d8:	97 95       	ror	r25
    38da:	87 95       	ror	r24
    38dc:	77 95       	ror	r23
    38de:	67 95       	ror	r22
    38e0:	ba 95       	dec	r27
    38e2:	c9 f7       	brne	.-14     	; 0x38d6 <__ultoa_invert+0x86>
    38e4:	00 97       	sbiw	r24, 0x00	; 0
    38e6:	61 05       	cpc	r22, r1
    38e8:	71 05       	cpc	r23, r1
    38ea:	08 95       	ret
    38ec:	9b 01       	movw	r18, r22
    38ee:	ac 01       	movw	r20, r24
    38f0:	0a 2e       	mov	r0, r26
    38f2:	06 94       	lsr	r0
    38f4:	57 95       	ror	r21
    38f6:	47 95       	ror	r20
    38f8:	37 95       	ror	r19
    38fa:	27 95       	ror	r18
    38fc:	ba 95       	dec	r27
    38fe:	c9 f7       	brne	.-14     	; 0x38f2 <__ultoa_invert+0xa2>
    3900:	62 0f       	add	r22, r18
    3902:	73 1f       	adc	r23, r19
    3904:	84 1f       	adc	r24, r20
    3906:	95 1f       	adc	r25, r21
    3908:	a0 1d       	adc	r26, r0
    390a:	08 95       	ret

0000390c <_exit>:
    390c:	f8 94       	cli

0000390e <__stop_program>:
    390e:	ff cf       	rjmp	.-2      	; 0x390e <__stop_program>
