// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "08/22/2025 16:19:12"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	in,
	out);
input 	[3:0] in;
output 	[6:0] out;

// Design Ports Information
// out[0]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \in[2]~input_o ;
wire \in[0]~input_o ;
wire \in[1]~input_o ;
wire \in[3]~input_o ;
wire \u2|pattern[0]~0_combout ;
wire \u2|pattern[1]~1_combout ;
wire \u2|pattern[2]~2_combout ;
wire \u2|pattern[3]~3_combout ;
wire \u2|pattern[4]~4_combout ;
wire \u2|pattern[5]~5_combout ;
wire \u2|pattern[6]~6_combout ;


// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \out[0]~output (
	.i(!\u2|pattern[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[0]),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
defparam \out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \out[1]~output (
	.i(!\u2|pattern[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[1]),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
defparam \out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \out[2]~output (
	.i(!\u2|pattern[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[2]),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
defparam \out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \out[3]~output (
	.i(\u2|pattern[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[3]),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
defparam \out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \out[4]~output (
	.i(!\u2|pattern[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[4]),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
defparam \out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \out[5]~output (
	.i(!\u2|pattern[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[5]),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
defparam \out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \out[6]~output (
	.i(!\u2|pattern[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[6]),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
defparam \out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \in[2]~input (
	.i(in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[2]~input_o ));
// synopsys translate_off
defparam \in[2]~input .bus_hold = "false";
defparam \in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \in[0]~input (
	.i(in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[0]~input_o ));
// synopsys translate_off
defparam \in[0]~input .bus_hold = "false";
defparam \in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \in[1]~input (
	.i(in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[1]~input_o ));
// synopsys translate_off
defparam \in[1]~input .bus_hold = "false";
defparam \in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \in[3]~input (
	.i(in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[3]~input_o ));
// synopsys translate_off
defparam \in[3]~input .bus_hold = "false";
defparam \in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N0
cyclonev_lcell_comb \u2|pattern[0]~0 (
// Equation(s):
// \u2|pattern[0]~0_combout  = ( \in[1]~input_o  & ( \in[3]~input_o  & ( (!\in[0]~input_o ) # (\in[2]~input_o ) ) ) ) # ( !\in[1]~input_o  & ( \in[3]~input_o  & ( (!\in[2]~input_o ) # (!\in[0]~input_o ) ) ) ) # ( \in[1]~input_o  & ( !\in[3]~input_o  ) ) # ( 
// !\in[1]~input_o  & ( !\in[3]~input_o  & ( !\in[2]~input_o  $ (\in[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\in[2]~input_o ),
	.datac(!\in[0]~input_o ),
	.datad(gnd),
	.datae(!\in[1]~input_o ),
	.dataf(!\in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|pattern[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|pattern[0]~0 .extended_lut = "off";
defparam \u2|pattern[0]~0 .lut_mask = 64'hC3C3FFFFFCFCF3F3;
defparam \u2|pattern[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N39
cyclonev_lcell_comb \u2|pattern[1]~1 (
// Equation(s):
// \u2|pattern[1]~1_combout  = ( \in[1]~input_o  & ( \in[3]~input_o  & ( (!\in[0]~input_o  & !\in[2]~input_o ) ) ) ) # ( !\in[1]~input_o  & ( \in[3]~input_o  & ( (!\in[2]~input_o ) # (\in[0]~input_o ) ) ) ) # ( \in[1]~input_o  & ( !\in[3]~input_o  & ( 
// (!\in[2]~input_o ) # (\in[0]~input_o ) ) ) ) # ( !\in[1]~input_o  & ( !\in[3]~input_o  & ( (!\in[0]~input_o ) # (!\in[2]~input_o ) ) ) )

	.dataa(!\in[0]~input_o ),
	.datab(gnd),
	.datac(!\in[2]~input_o ),
	.datad(gnd),
	.datae(!\in[1]~input_o ),
	.dataf(!\in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|pattern[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|pattern[1]~1 .extended_lut = "off";
defparam \u2|pattern[1]~1 .lut_mask = 64'hFAFAF5F5F5F5A0A0;
defparam \u2|pattern[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N12
cyclonev_lcell_comb \u2|pattern[2]~2 (
// Equation(s):
// \u2|pattern[2]~2_combout  = ( \in[1]~input_o  & ( \in[3]~input_o  & ( !\in[2]~input_o  ) ) ) # ( !\in[1]~input_o  & ( \in[3]~input_o  & ( (!\in[2]~input_o ) # (\in[0]~input_o ) ) ) ) # ( \in[1]~input_o  & ( !\in[3]~input_o  & ( (\in[0]~input_o ) # 
// (\in[2]~input_o ) ) ) ) # ( !\in[1]~input_o  & ( !\in[3]~input_o  ) )

	.dataa(gnd),
	.datab(!\in[2]~input_o ),
	.datac(!\in[0]~input_o ),
	.datad(gnd),
	.datae(!\in[1]~input_o ),
	.dataf(!\in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|pattern[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|pattern[2]~2 .extended_lut = "off";
defparam \u2|pattern[2]~2 .lut_mask = 64'hFFFF3F3FCFCFCCCC;
defparam \u2|pattern[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N21
cyclonev_lcell_comb \u2|pattern[3]~3 (
// Equation(s):
// \u2|pattern[3]~3_combout  = ( \in[1]~input_o  & ( \in[3]~input_o  & ( !\in[0]~input_o  $ (\in[2]~input_o ) ) ) ) # ( \in[1]~input_o  & ( !\in[3]~input_o  & ( (\in[0]~input_o  & \in[2]~input_o ) ) ) ) # ( !\in[1]~input_o  & ( !\in[3]~input_o  & ( 
// !\in[0]~input_o  $ (!\in[2]~input_o ) ) ) )

	.dataa(!\in[0]~input_o ),
	.datab(gnd),
	.datac(!\in[2]~input_o ),
	.datad(gnd),
	.datae(!\in[1]~input_o ),
	.dataf(!\in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|pattern[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|pattern[3]~3 .extended_lut = "off";
defparam \u2|pattern[3]~3 .lut_mask = 64'h5A5A05050000A5A5;
defparam \u2|pattern[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N24
cyclonev_lcell_comb \u2|pattern[4]~4 (
// Equation(s):
// \u2|pattern[4]~4_combout  = ( \in[1]~input_o  & ( \in[3]~input_o  ) ) # ( !\in[1]~input_o  & ( \in[3]~input_o  & ( (!\in[0]~input_o ) # (\in[2]~input_o ) ) ) ) # ( \in[1]~input_o  & ( !\in[3]~input_o  & ( !\in[0]~input_o  ) ) ) # ( !\in[1]~input_o  & ( 
// !\in[3]~input_o  & ( (!\in[2]~input_o  & !\in[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\in[2]~input_o ),
	.datac(!\in[0]~input_o ),
	.datad(gnd),
	.datae(!\in[1]~input_o ),
	.dataf(!\in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|pattern[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|pattern[4]~4 .extended_lut = "off";
defparam \u2|pattern[4]~4 .lut_mask = 64'hC0C0F0F0F3F3FFFF;
defparam \u2|pattern[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N33
cyclonev_lcell_comb \u2|pattern[5]~5 (
// Equation(s):
// \u2|pattern[5]~5_combout  = ( \in[1]~input_o  & ( \in[3]~input_o  ) ) # ( !\in[1]~input_o  & ( \in[3]~input_o  & ( (!\in[0]~input_o ) # (!\in[2]~input_o ) ) ) ) # ( \in[1]~input_o  & ( !\in[3]~input_o  & ( (!\in[0]~input_o  & \in[2]~input_o ) ) ) ) # ( 
// !\in[1]~input_o  & ( !\in[3]~input_o  & ( (!\in[0]~input_o ) # (\in[2]~input_o ) ) ) )

	.dataa(!\in[0]~input_o ),
	.datab(gnd),
	.datac(!\in[2]~input_o ),
	.datad(gnd),
	.datae(!\in[1]~input_o ),
	.dataf(!\in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|pattern[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|pattern[5]~5 .extended_lut = "off";
defparam \u2|pattern[5]~5 .lut_mask = 64'hAFAF0A0AFAFAFFFF;
defparam \u2|pattern[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N6
cyclonev_lcell_comb \u2|pattern[6]~6 (
// Equation(s):
// \u2|pattern[6]~6_combout  = ( \in[1]~input_o  & ( \in[3]~input_o  ) ) # ( !\in[1]~input_o  & ( \in[3]~input_o  & ( (!\in[2]~input_o ) # (\in[0]~input_o ) ) ) ) # ( \in[1]~input_o  & ( !\in[3]~input_o  & ( (!\in[2]~input_o ) # (!\in[0]~input_o ) ) ) ) # ( 
// !\in[1]~input_o  & ( !\in[3]~input_o  & ( \in[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\in[2]~input_o ),
	.datac(!\in[0]~input_o ),
	.datad(gnd),
	.datae(!\in[1]~input_o ),
	.dataf(!\in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|pattern[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|pattern[6]~6 .extended_lut = "off";
defparam \u2|pattern[6]~6 .lut_mask = 64'h3333FCFCCFCFFFFF;
defparam \u2|pattern[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
