src/platform.o src/platform.o: ../src/platform.c \
 C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/standalone_domain/bspinclude/include/xparameters.h \
 C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/standalone_domain/bspinclude/include/xparameters_ps.h \
 C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/standalone_domain/bspinclude/include/xil_cache.h \
 C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/standalone_domain/bspinclude/include/xil_types.h \
 ../src/platform_config.h

C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/standalone_domain/bspinclude/include/xparameters.h:

C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/standalone_domain/bspinclude/include/xparameters_ps.h:

C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/standalone_domain/bspinclude/include/xil_cache.h:

C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/sw/20_AXI_TIMER_IP/standalone_domain/bspinclude/include/xil_types.h:

../src/platform_config.h:
