{
  "module_name": "bna_types.h",
  "hash_id": "91894e1e7d2da9c3c11b18e660d7360176cf231c113db5b81b31cc75c92584dc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/brocade/bna/bna_types.h",
  "human_readable_source": " \n \n \n#ifndef __BNA_TYPES_H__\n#define __BNA_TYPES_H__\n\n#include \"cna.h\"\n#include \"bna_hw_defs.h\"\n#include \"bfa_cee.h\"\n#include \"bfa_msgq.h\"\n\n \n\nstruct bna_mcam_handle;\nstruct bna_txq;\nstruct bna_tx;\nstruct bna_rxq;\nstruct bna_cq;\nstruct bna_rx;\nstruct bna_rxf;\nstruct bna_enet;\nstruct bna;\nstruct bnad;\n\n \n\nenum bna_status {\n\tBNA_STATUS_T_DISABLED\t= 0,\n\tBNA_STATUS_T_ENABLED\t= 1\n};\n\nenum bna_cleanup_type {\n\tBNA_HARD_CLEANUP\t= 0,\n\tBNA_SOFT_CLEANUP\t= 1\n};\n\nenum bna_cb_status {\n\tBNA_CB_SUCCESS\t\t= 0,\n\tBNA_CB_FAIL\t\t= 1,\n\tBNA_CB_INTERRUPT\t= 2,\n\tBNA_CB_BUSY\t\t= 3,\n\tBNA_CB_INVALID_MAC\t= 4,\n\tBNA_CB_MCAST_LIST_FULL\t= 5,\n\tBNA_CB_UCAST_CAM_FULL\t= 6,\n\tBNA_CB_WAITING\t\t= 7,\n\tBNA_CB_NOT_EXEC\t\t= 8\n};\n\nenum bna_res_type {\n\tBNA_RES_T_MEM\t\t= 1,\n\tBNA_RES_T_INTR\t\t= 2\n};\n\nenum bna_mem_type {\n\tBNA_MEM_T_KVA\t\t= 1,\n\tBNA_MEM_T_DMA\t\t= 2\n};\n\nenum bna_intr_type {\n\tBNA_INTR_T_INTX\t\t= 1,\n\tBNA_INTR_T_MSIX\t\t= 2\n};\n\nenum bna_res_req_type {\n\tBNA_RES_MEM_T_COM\t\t= 0,\n\tBNA_RES_MEM_T_ATTR\t\t= 1,\n\tBNA_RES_MEM_T_FWTRC\t\t= 2,\n\tBNA_RES_MEM_T_STATS\t\t= 3,\n\tBNA_RES_T_MAX\n};\n\nenum bna_mod_res_req_type {\n\tBNA_MOD_RES_MEM_T_TX_ARRAY\t= 0,\n\tBNA_MOD_RES_MEM_T_TXQ_ARRAY\t= 1,\n\tBNA_MOD_RES_MEM_T_RX_ARRAY\t= 2,\n\tBNA_MOD_RES_MEM_T_RXP_ARRAY\t= 3,\n\tBNA_MOD_RES_MEM_T_RXQ_ARRAY\t= 4,\n\tBNA_MOD_RES_MEM_T_UCMAC_ARRAY\t= 5,\n\tBNA_MOD_RES_MEM_T_MCMAC_ARRAY\t= 6,\n\tBNA_MOD_RES_MEM_T_MCHANDLE_ARRAY = 7,\n\tBNA_MOD_RES_T_MAX\n};\n\nenum bna_tx_res_req_type {\n\tBNA_TX_RES_MEM_T_TCB\t= 0,\n\tBNA_TX_RES_MEM_T_UNMAPQ\t= 1,\n\tBNA_TX_RES_MEM_T_QPT\t= 2,\n\tBNA_TX_RES_MEM_T_SWQPT\t= 3,\n\tBNA_TX_RES_MEM_T_PAGE\t= 4,\n\tBNA_TX_RES_MEM_T_IBIDX\t= 5,\n\tBNA_TX_RES_INTR_T_TXCMPL = 6,\n\tBNA_TX_RES_T_MAX,\n};\n\nenum bna_rx_mem_type {\n\tBNA_RX_RES_MEM_T_CCB\t\t= 0,\t \n\tBNA_RX_RES_MEM_T_RCB\t\t= 1,\t \n\tBNA_RX_RES_MEM_T_UNMAPHQ\t= 2,\n\tBNA_RX_RES_MEM_T_UNMAPDQ\t= 3,\n\tBNA_RX_RES_MEM_T_CQPT\t\t= 4,\n\tBNA_RX_RES_MEM_T_CSWQPT\t\t= 5,\n\tBNA_RX_RES_MEM_T_CQPT_PAGE\t= 6,\n\tBNA_RX_RES_MEM_T_HQPT\t\t= 7,\n\tBNA_RX_RES_MEM_T_DQPT\t\t= 8,\n\tBNA_RX_RES_MEM_T_HSWQPT\t\t= 9,\n\tBNA_RX_RES_MEM_T_DSWQPT\t\t= 10,\n\tBNA_RX_RES_MEM_T_DPAGE\t\t= 11,\n\tBNA_RX_RES_MEM_T_HPAGE\t\t= 12,\n\tBNA_RX_RES_MEM_T_IBIDX\t\t= 13,\n\tBNA_RX_RES_MEM_T_RIT\t\t= 14,\n\tBNA_RX_RES_T_INTR\t\t= 15,\n\tBNA_RX_RES_T_MAX\t\t= 16\n};\n\nenum bna_tx_type {\n\tBNA_TX_T_REGULAR\t= 0,\n\tBNA_TX_T_LOOPBACK\t= 1,\n};\n\nenum bna_tx_flags {\n\tBNA_TX_F_ENET_STARTED\t= 1,\n\tBNA_TX_F_ENABLED\t= 2,\n\tBNA_TX_F_BW_UPDATED\t= 8,\n};\n\nenum bna_tx_mod_flags {\n\tBNA_TX_MOD_F_ENET_STARTED\t= 1,\n\tBNA_TX_MOD_F_ENET_LOOPBACK\t= 2,\n};\n\nenum bna_rx_type {\n\tBNA_RX_T_REGULAR\t= 0,\n\tBNA_RX_T_LOOPBACK\t= 1,\n};\n\nenum bna_rxp_type {\n\tBNA_RXP_SINGLE\t\t= 1,\n\tBNA_RXP_SLR\t\t= 2,\n\tBNA_RXP_HDS\t\t= 3\n};\n\nenum bna_rxmode {\n\tBNA_RXMODE_PROMISC\t= 1,\n\tBNA_RXMODE_DEFAULT\t= 2,\n\tBNA_RXMODE_ALLMULTI\t= 4\n};\n\nenum bna_rx_event {\n\tRX_E_START\t\t\t= 1,\n\tRX_E_STOP\t\t\t= 2,\n\tRX_E_FAIL\t\t\t= 3,\n\tRX_E_STARTED\t\t\t= 4,\n\tRX_E_STOPPED\t\t\t= 5,\n\tRX_E_RXF_STARTED\t\t= 6,\n\tRX_E_RXF_STOPPED\t\t= 7,\n\tRX_E_CLEANUP_DONE\t\t= 8,\n};\n\nenum bna_rx_flags {\n\tBNA_RX_F_ENET_STARTED\t= 1,\n\tBNA_RX_F_ENABLED\t= 2,\n};\n\nenum bna_rx_mod_flags {\n\tBNA_RX_MOD_F_ENET_STARTED\t= 1,\n\tBNA_RX_MOD_F_ENET_LOOPBACK\t= 2,\n};\n\nenum bna_rxf_event {\n\tRXF_E_START\t\t\t= 1,\n\tRXF_E_STOP\t\t\t= 2,\n\tRXF_E_FAIL\t\t\t= 3,\n\tRXF_E_CONFIG\t\t\t= 4,\n\tRXF_E_FW_RESP\t\t\t= 7,\n};\n\nenum bna_enet_type {\n\tBNA_ENET_T_REGULAR\t\t= 0,\n\tBNA_ENET_T_LOOPBACK_INTERNAL\t= 1,\n\tBNA_ENET_T_LOOPBACK_EXTERNAL\t= 2,\n};\n\nenum bna_link_status {\n\tBNA_LINK_DOWN\t\t= 0,\n\tBNA_LINK_UP\t\t= 1,\n\tBNA_CEE_UP\t\t= 2\n};\n\nenum bna_ethport_flags {\n\tBNA_ETHPORT_F_ADMIN_UP\t\t= 1,\n\tBNA_ETHPORT_F_PORT_ENABLED\t= 2,\n\tBNA_ETHPORT_F_RX_STARTED\t= 4,\n};\n\nenum bna_enet_flags {\n\tBNA_ENET_F_IOCETH_READY\t\t= 1,\n\tBNA_ENET_F_ENABLED\t\t= 2,\n\tBNA_ENET_F_PAUSE_CHANGED\t= 4,\n\tBNA_ENET_F_MTU_CHANGED\t\t= 8\n};\n\nenum bna_rss_flags {\n\tBNA_RSS_F_RIT_PENDING\t\t= 1,\n\tBNA_RSS_F_CFG_PENDING\t\t= 2,\n\tBNA_RSS_F_STATUS_PENDING\t= 4,\n};\n\nenum bna_mod_flags {\n\tBNA_MOD_F_INIT_DONE\t\t= 1,\n};\n\nenum bna_pkt_rates {\n\tBNA_PKT_RATE_10K\t\t= 10000,\n\tBNA_PKT_RATE_20K\t\t= 20000,\n\tBNA_PKT_RATE_30K\t\t= 30000,\n\tBNA_PKT_RATE_40K\t\t= 40000,\n\tBNA_PKT_RATE_50K\t\t= 50000,\n\tBNA_PKT_RATE_60K\t\t= 60000,\n\tBNA_PKT_RATE_70K\t\t= 70000,\n\tBNA_PKT_RATE_80K\t\t= 80000,\n};\n\nenum bna_dim_load_types {\n\tBNA_LOAD_T_HIGH_4\t\t= 0,  \n\tBNA_LOAD_T_HIGH_3\t\t= 1,  \n\tBNA_LOAD_T_HIGH_2\t\t= 2,  \n\tBNA_LOAD_T_HIGH_1\t\t= 3,  \n\tBNA_LOAD_T_LOW_1\t\t= 4,  \n\tBNA_LOAD_T_LOW_2\t\t= 5,  \n\tBNA_LOAD_T_LOW_3\t\t= 6,  \n\tBNA_LOAD_T_LOW_4\t\t= 7,  \n\tBNA_LOAD_T_MAX\t\t\t= 8\n};\n\nenum bna_dim_bias_types {\n\tBNA_BIAS_T_SMALL\t\t= 0,  \n\tBNA_BIAS_T_LARGE\t\t= 1,  \n\tBNA_BIAS_T_MAX\t\t\t= 2\n};\n\n#define BNA_MAX_NAME_SIZE\t64\nstruct bna_ident {\n\tint\t\t\tid;\n\tchar\t\t\tname[BNA_MAX_NAME_SIZE];\n};\n\nstruct bna_mac {\n\t \n\tstruct list_head\t\t\tqe;\n\tu8\t\t\taddr[ETH_ALEN];\n\tstruct bna_mcam_handle *handle;\n};\n\nstruct bna_mem_descr {\n\tu32\t\tlen;\n\tvoid\t\t*kva;\n\tstruct bna_dma_addr dma;\n};\n\nstruct bna_mem_info {\n\tenum bna_mem_type mem_type;\n\tu32\t\tlen;\n\tu32\t\tnum;\n\tu32\t\talign_sz;  \n\tstruct bna_mem_descr *mdl;\n\tvoid\t\t\t*cookie;  \n};\n\nstruct bna_intr_descr {\n\tint\t\t\tvector;\n};\n\nstruct bna_intr_info {\n\tenum bna_intr_type intr_type;\n\tint\t\t\tnum;\n\tstruct bna_intr_descr *idl;\n};\n\nunion bna_res_u {\n\tstruct bna_mem_info mem_info;\n\tstruct bna_intr_info intr_info;\n};\n\nstruct bna_res_info {\n\tenum bna_res_type res_type;\n\tunion bna_res_u\t\tres_u;\n};\n\n \nstruct bna_qpt {\n\tstruct bna_dma_addr hw_qpt_ptr;\n\tvoid\t\t*kv_qpt_ptr;\n\tu32\t\tpage_count;\n\tu32\t\tpage_size;\n};\n\nstruct bna_attr {\n\tbool\t\t\tfw_query_complete;\n\tint\t\t\tnum_txq;\n\tint\t\t\tnum_rxp;\n\tint\t\t\tnum_ucmac;\n\tint\t\t\tnum_mcmac;\n\tint\t\t\tmax_rit_size;\n};\n\n \n\nenum bna_ioceth_event;\n\nstruct bna_ioceth {\n\tvoid (*fsm)(struct bna_ioceth *s, enum bna_ioceth_event e);\n\tstruct bfa_ioc ioc;\n\n\tstruct bna_attr attr;\n\tstruct bfa_msgq_cmd_entry msgq_cmd;\n\tstruct bfi_enet_attr_req attr_req;\n\n\tvoid (*stop_cbfn)(struct bnad *bnad);\n\tstruct bnad *stop_cbarg;\n\n\tstruct bna *bna;\n};\n\n \n\n \nstruct bna_pause_config {\n\tenum bna_status tx_pause;\n\tenum bna_status rx_pause;\n};\n\nenum bna_enet_event;\n\nstruct bna_enet {\n\tvoid (*fsm)(struct bna_enet *s, enum bna_enet_event e);\n\tenum bna_enet_flags flags;\n\n\tenum bna_enet_type type;\n\n\tstruct bna_pause_config pause_config;\n\tint\t\t\tmtu;\n\n\t \n\tvoid (*stop_cbfn)(void *);\n\tvoid\t\t\t*stop_cbarg;\n\n\t \n\tvoid (*mtu_cbfn)(struct bnad *);\n\n\tstruct bfa_wc\t\tchld_stop_wc;\n\n\tstruct bfa_msgq_cmd_entry msgq_cmd;\n\tstruct bfi_enet_set_pause_req pause_req;\n\n\tstruct bna *bna;\n};\n\n \n\nenum bna_ethport_event;\n\nstruct bna_ethport {\n\tvoid (*fsm)(struct bna_ethport *s, enum bna_ethport_event e);\n\tenum bna_ethport_flags flags;\n\n\tenum bna_link_status link_status;\n\n\tint\t\t\trx_started_count;\n\n\tvoid (*stop_cbfn)(struct bna_enet *);\n\n\tvoid (*adminup_cbfn)(struct bnad *, enum bna_cb_status);\n\n\tvoid (*link_cbfn)(struct bnad *, enum bna_link_status);\n\n\tstruct bfa_msgq_cmd_entry msgq_cmd;\n\tunion {\n\t\tstruct bfi_enet_enable_req admin_req;\n\t\tstruct bfi_enet_diag_lb_req lpbk_req;\n\t} bfi_enet_cmd;\n\n\tstruct bna *bna;\n};\n\n \n\n \nstruct bna_ib_dbell {\n\tvoid __iomem   *doorbell_addr;\n\tu32\t\tdoorbell_ack;\n};\n\n \nstruct bna_ib {\n\tstruct bna_dma_addr ib_seg_host_addr;\n\tvoid\t\t*ib_seg_host_addr_kva;\n\n\tstruct bna_ib_dbell door_bell;\n\n\tenum bna_intr_type\tintr_type;\n\tint\t\t\tintr_vector;\n\n\tu8\t\t\tcoalescing_timeo;     \n\n\tint\t\t\tinterpkt_count;\n\tint\t\t\tinterpkt_timeo;\n};\n\n \n\n \n#define BNA_Q_NAME_SIZE\t\t16\nstruct bna_tcb {\n\t \n\tvoid\t\t\t**sw_qpt;\n\tvoid\t\t\t*sw_q;\n\tvoid\t\t\t*unmap_q;\n\tu32\t\tproducer_index;\n\tu32\t\tconsumer_index;\n\tvolatile u32\t*hw_consumer_index;\n\tu32\t\tq_depth;\n\tvoid __iomem   *q_dbell;\n\tstruct bna_ib_dbell *i_dbell;\n\t \n\tstruct bna_txq *txq;\n\tstruct bnad *bnad;\n\tvoid\t\t\t*priv;  \n\tenum bna_intr_type intr_type;\n\tint\t\t\tintr_vector;\n\tu8\t\t\tpriority;  \n\tunsigned long\t\tflags;  \n\tint\t\t\tid;\n\tchar\t\t\tname[BNA_Q_NAME_SIZE];\n};\n\n \nstruct bna_txq {\n\t \n\tstruct list_head\t\t\tqe;\n\n\tu8\t\t\tpriority;\n\n\tstruct bna_qpt qpt;\n\tstruct bna_tcb *tcb;\n\tstruct bna_ib ib;\n\n\tstruct bna_tx *tx;\n\n\tint\t\t\thw_id;\n\n\tu64\t\ttx_packets;\n\tu64\t\ttx_bytes;\n};\n\n \n\nenum bna_tx_event;\n\nstruct bna_tx {\n\t \n\tstruct list_head\t\t\tqe;\n\tint\t\t\trid;\n\tint\t\t\thw_id;\n\n\tvoid (*fsm)(struct bna_tx *s, enum bna_tx_event e);\n\tenum bna_tx_flags flags;\n\n\tenum bna_tx_type type;\n\tint\t\t\tnum_txq;\n\n\tstruct list_head\t\t\ttxq_q;\n\tu16\t\t\ttxf_vlan_id;\n\n\t \n\tvoid (*tcb_setup_cbfn)(struct bnad *, struct bna_tcb *);\n\tvoid (*tcb_destroy_cbfn)(struct bnad *, struct bna_tcb *);\n\tvoid (*tx_stall_cbfn)(struct bnad *, struct bna_tx *);\n\tvoid (*tx_resume_cbfn)(struct bnad *, struct bna_tx *);\n\tvoid (*tx_cleanup_cbfn)(struct bnad *, struct bna_tx *);\n\n\t \n\tvoid (*stop_cbfn)(void *arg, struct bna_tx *tx);\n\tvoid\t\t\t*stop_cbarg;\n\n\tstruct bfa_msgq_cmd_entry msgq_cmd;\n\tunion {\n\t\tstruct bfi_enet_tx_cfg_req\tcfg_req;\n\t\tstruct bfi_enet_req\t\treq;\n\t\tstruct bfi_enet_tx_cfg_rsp\tcfg_rsp;\n\t} bfi_enet_cmd;\n\n\tstruct bna *bna;\n\tvoid\t\t\t*priv;\t \n};\n\n \nstruct bna_tx_config {\n\tint\t\t\tnum_txq;\n\tint\t\t\ttxq_depth;\n\tint\t\t\tcoalescing_timeo;\n\tenum bna_tx_type tx_type;\n};\n\nstruct bna_tx_event_cbfn {\n\t \n\tvoid (*tcb_setup_cbfn)(struct bnad *, struct bna_tcb *);\n\tvoid (*tcb_destroy_cbfn)(struct bnad *, struct bna_tcb *);\n\t \n\tvoid (*tx_stall_cbfn)(struct bnad *, struct bna_tx *);\n\tvoid (*tx_resume_cbfn)(struct bnad *, struct bna_tx *);\n\tvoid (*tx_cleanup_cbfn)(struct bnad *, struct bna_tx *);\n};\n\n \nstruct bna_tx_mod {\n\tstruct bna_tx *tx;\t\t \n\tstruct bna_txq *txq;\t\t \n\n\tstruct list_head\t\t\ttx_free_q;\n\tstruct list_head\t\t\ttx_active_q;\n\n\tstruct list_head\t\t\ttxq_free_q;\n\n\t \n\tvoid (*stop_cbfn)(struct bna_enet *enet);\n\n\tstruct bfa_wc\t\ttx_stop_wc;\n\n\tenum bna_tx_mod_flags flags;\n\n\tu8\t\t\tprio_map;\n\tint\t\t\tdefault_prio;\n\tint\t\t\tiscsi_over_cee;\n\tint\t\t\tiscsi_prio;\n\tint\t\t\tprio_reconfigured;\n\n\tu32\t\t\trid_mask;\n\n\tstruct bna *bna;\n};\n\n \n\n \nstruct bna_rcb {\n\t \n\tvoid\t\t\t**sw_qpt;\n\tvoid\t\t\t*sw_q;\n\tvoid\t\t\t*unmap_q;\n\tu32\t\tproducer_index;\n\tu32\t\tconsumer_index;\n\tu32\t\tq_depth;\n\tvoid __iomem   *q_dbell;\n\t \n\tstruct bna_rxq *rxq;\n\tstruct bna_ccb *ccb;\n\tstruct bnad *bnad;\n\tvoid\t\t\t*priv;  \n\tunsigned long\t\tflags;\n\tint\t\t\tid;\n};\n\n \nstruct bna_rxq {\n\tstruct list_head\t\t\tqe;\n\n\tint\t\t\tbuffer_size;\n\tint\t\t\tq_depth;\n\tu32\t\t\tnum_vecs;\n\tenum bna_status\t\tmulti_buffer;\n\n\tstruct bna_qpt qpt;\n\tstruct bna_rcb *rcb;\n\n\tstruct bna_rxp *rxp;\n\tstruct bna_rx *rx;\n\n\tint\t\t\thw_id;\n\n\tu64\t\trx_packets;\n\tu64\t\trx_bytes;\n\tu64\t\trx_packets_with_error;\n\tu64\t\trxbuf_alloc_failed;\n\tu64\t\trxbuf_map_failed;\n};\n\n \nunion bna_rxq_u {\n\tstruct {\n\t\tstruct bna_rxq *hdr;\n\t\tstruct bna_rxq *data;\n\t} hds;\n\tstruct {\n\t\tstruct bna_rxq *small;\n\t\tstruct bna_rxq *large;\n\t} slr;\n\tstruct {\n\t\tstruct bna_rxq *only;\n\t\tstruct bna_rxq *reserved;\n\t} single;\n};\n\n \nstruct bna_pkt_rate {\n\tu32\t\tsmall_pkt_cnt;\n\tu32\t\tlarge_pkt_cnt;\n};\n\n \nstruct bna_ccb {\n\t \n\tvoid\t\t\t**sw_qpt;\n\tvoid\t\t\t*sw_q;\n\tu32\t\tproducer_index;\n\tvolatile u32\t*hw_producer_index;\n\tu32\t\tq_depth;\n\tstruct bna_ib_dbell *i_dbell;\n\tstruct bna_rcb *rcb[2];\n\tvoid\t\t\t*ctrl;  \n\tstruct bna_pkt_rate pkt_rate;\n\tu32\t\t\tpkts_una;\n\tu32\t\t\tbytes_per_intr;\n\n\t \n\tstruct bna_cq *cq;\n\tstruct bnad *bnad;\n\tvoid\t\t\t*priv;  \n\tenum bna_intr_type intr_type;\n\tint\t\t\tintr_vector;\n\tu8\t\t\trx_coalescing_timeo;  \n\tint\t\t\tid;\n\tchar\t\t\tname[BNA_Q_NAME_SIZE];\n};\n\n \nstruct bna_cq {\n\tstruct bna_qpt qpt;\n\tstruct bna_ccb *ccb;\n\n\tstruct bna_ib ib;\n\n\tstruct bna_rx *rx;\n};\n\nstruct bna_rss_config {\n\tenum bfi_enet_rss_type\thash_type;\n\tu8\t\t\thash_mask;\n\tu32\t\ttoeplitz_hash_key[BFI_ENET_RSS_KEY_LEN];\n};\n\nstruct bna_hds_config {\n\tenum bfi_enet_hds_type\thdr_type;\n\tint\t\t\tforced_offset;\n};\n\n \nstruct bna_rx_config {\n\tenum bna_rx_type rx_type;\n\tint\t\t\tnum_paths;\n\tenum bna_rxp_type rxp_type;\n\tint\t\t\tcoalescing_timeo;\n\t \n\tu32\t\t\tframe_size;\n\n\t \n\tu32\t\t\tq1_depth;\n\tu32\t\t\tq1_buf_size;\n\n\t \n\tu32\t\t\tq0_depth;\n\tu32\t\t\tq0_buf_size;\n\tu32\t\t\tq0_num_vecs;\n\tenum bna_status\t\tq0_multi_buf;\n\n\tenum bna_status rss_status;\n\tstruct bna_rss_config rss_config;\n\n\tstruct bna_hds_config hds_config;\n\n\tenum bna_status vlan_strip_status;\n};\n\n \nstruct bna_rxp {\n\t \n\tstruct list_head\t\t\tqe;\n\n\tenum bna_rxp_type type;\n\tunion\tbna_rxq_u\trxq;\n\tstruct bna_cq cq;\n\n\tstruct bna_rx *rx;\n\n\t \n\tint\t\t\tvector;\n\tint\t\t\thw_id;\n};\n\n \n\nenum bna_rxf_event;\n\nstruct bna_rxf {\n\tvoid (*fsm)(struct bna_rxf *s, enum bna_rxf_event e);\n\n\tstruct bfa_msgq_cmd_entry msgq_cmd;\n\tunion {\n\t\tstruct bfi_enet_enable_req req;\n\t\tstruct bfi_enet_rss_cfg_req rss_req;\n\t\tstruct bfi_enet_rit_req rit_req;\n\t\tstruct bfi_enet_rx_vlan_req vlan_req;\n\t\tstruct bfi_enet_mcast_add_req mcast_add_req;\n\t\tstruct bfi_enet_mcast_del_req mcast_del_req;\n\t\tstruct bfi_enet_ucast_req ucast_req;\n\t} bfi_enet_cmd;\n\n\t \n\tvoid (*start_cbfn) (struct bna_rx *rx);\n\tstruct bna_rx *start_cbarg;\n\n\t \n\tvoid (*stop_cbfn) (struct bna_rx *rx);\n\tstruct bna_rx *stop_cbarg;\n\n\t \n\tvoid (*cam_fltr_cbfn)(struct bnad *bnad, struct bna_rx *rx);\n\tstruct bnad *cam_fltr_cbarg;\n\n\t \n\tstruct list_head\t\t\tucast_pending_add_q;\n\tstruct list_head\t\t\tucast_pending_del_q;\n\tstruct bna_mac *ucast_pending_mac;\n\tint\t\t\tucast_pending_set;\n\t \n\tstruct list_head\t\t\tucast_active_q;\n\tstruct bna_mac ucast_active_mac;\n\tint\t\t\tucast_active_set;\n\n\t \n\tstruct list_head\t\t\tmcast_pending_add_q;\n\tstruct list_head\t\t\tmcast_pending_del_q;\n\t \n\tstruct list_head\t\t\tmcast_active_q;\n\tstruct list_head\t\t\tmcast_handle_q;\n\n\t \n\tenum bna_rxmode rxmode_pending;\n\tenum bna_rxmode rxmode_pending_bitmask;\n\t \n\tenum bna_rxmode rxmode_active;\n\n\tu8\t\t\tvlan_pending_bitmask;\n\tenum bna_status vlan_filter_status;\n\tu32\tvlan_filter_table[(BFI_ENET_VLAN_ID_MAX) / 32];\n\tbool\t\t\tvlan_strip_pending;\n\tenum bna_status\t\tvlan_strip_status;\n\n\tenum bna_rss_flags\trss_pending;\n\tenum bna_status\t\trss_status;\n\tstruct bna_rss_config\trss_cfg;\n\tu8\t\t\t*rit;\n\tint\t\t\trit_size;\n\n\tstruct bna_rx\t\t*rx;\n};\n\n \n\nenum bna_rx_event;\n\nstruct bna_rx {\n\t \n\tstruct list_head\t\t\tqe;\n\tint\t\t\trid;\n\tint\t\t\thw_id;\n\n\tvoid (*fsm)(struct bna_rx *s, enum bna_rx_event e);\n\n\tenum bna_rx_type type;\n\n\tint\t\t\tnum_paths;\n\tstruct list_head\t\t\trxp_q;\n\n\tstruct bna_hds_config\thds_cfg;\n\n\tstruct bna_rxf rxf;\n\n\tenum bna_rx_flags rx_flags;\n\n\tstruct bfa_msgq_cmd_entry msgq_cmd;\n\tunion {\n\t\tstruct bfi_enet_rx_cfg_req\tcfg_req;\n\t\tstruct bfi_enet_req\t\treq;\n\t\tstruct bfi_enet_rx_cfg_rsp\tcfg_rsp;\n\t} bfi_enet_cmd;\n\n\t \n\tvoid (*rcb_setup_cbfn)(struct bnad *, struct bna_rcb *);\n\tvoid (*rcb_destroy_cbfn)(struct bnad *, struct bna_rcb *);\n\tvoid (*ccb_setup_cbfn)(struct bnad *, struct bna_ccb *);\n\tvoid (*ccb_destroy_cbfn)(struct bnad *, struct bna_ccb *);\n\tvoid (*rx_stall_cbfn)(struct bnad *, struct bna_rx *);\n\tvoid (*rx_cleanup_cbfn)(struct bnad *, struct bna_rx *);\n\tvoid (*rx_post_cbfn)(struct bnad *, struct bna_rx *);\n\n\t \n\tvoid (*stop_cbfn)(void *arg, struct bna_rx *rx);\n\tvoid\t\t\t*stop_cbarg;\n\n\tstruct bna *bna;\n\tvoid\t\t\t*priv;  \n};\n\nstruct bna_rx_event_cbfn {\n\t \n\tvoid (*rcb_setup_cbfn)(struct bnad *, struct bna_rcb *);\n\tvoid (*rcb_destroy_cbfn)(struct bnad *, struct bna_rcb *);\n\tvoid (*ccb_setup_cbfn)(struct bnad *, struct bna_ccb *);\n\tvoid (*ccb_destroy_cbfn)(struct bnad *, struct bna_ccb *);\n\tvoid (*rx_stall_cbfn)(struct bnad *, struct bna_rx *);\n\t \n\tvoid (*rx_cleanup_cbfn)(struct bnad *, struct bna_rx *);\n\tvoid (*rx_post_cbfn)(struct bnad *, struct bna_rx *);\n};\n\n \nstruct bna_rx_mod {\n\tstruct bna *bna;\t\t \n\tstruct bna_rx *rx;\t\t \n\tstruct bna_rxp *rxp;\t\t \n\tstruct bna_rxq *rxq;\t\t \n\n\tstruct list_head\t\t\trx_free_q;\n\tstruct list_head\t\t\trx_active_q;\n\tint\t\t\trx_free_count;\n\n\tstruct list_head\t\t\trxp_free_q;\n\tint\t\t\trxp_free_count;\n\n\tstruct list_head\t\t\trxq_free_q;\n\tint\t\t\trxq_free_count;\n\n\tenum bna_rx_mod_flags flags;\n\n\t \n\tvoid (*stop_cbfn)(struct bna_enet *enet);\n\n\tstruct bfa_wc\t\trx_stop_wc;\n\tu32\t\tdim_vector[BNA_LOAD_T_MAX][BNA_BIAS_T_MAX];\n\tu32\t\trid_mask;\n};\n\n \n\nstruct bna_ucam_mod {\n\tstruct bna_mac *ucmac;\t\t \n\tstruct list_head\t\t\tfree_q;\n\tstruct list_head\t\t\tdel_q;\n\n\tstruct bna *bna;\n};\n\nstruct bna_mcam_handle {\n\t \n\tstruct list_head\t\t\tqe;\n\tint\t\t\thandle;\n\tint\t\t\trefcnt;\n};\n\nstruct bna_mcam_mod {\n\tstruct bna_mac *mcmac;\t\t \n\tstruct bna_mcam_handle *mchandle;\t \n\tstruct list_head\t\t\tfree_q;\n\tstruct list_head\t\t\tdel_q;\n\tstruct list_head\t\t\tfree_handle_q;\n\n\tstruct bna *bna;\n};\n\n \n\nstruct bna_stats {\n\tstruct bna_dma_addr\thw_stats_dma;\n\tstruct bfi_enet_stats\t*hw_stats_kva;\n\tstruct bfi_enet_stats\thw_stats;\n};\n\nstruct bna_stats_mod {\n\tbool\t\tioc_ready;\n\tbool\t\tstats_get_busy;\n\tbool\t\tstats_clr_busy;\n\tstruct bfa_msgq_cmd_entry stats_get_cmd;\n\tstruct bfa_msgq_cmd_entry stats_clr_cmd;\n\tstruct bfi_enet_stats_req stats_get;\n\tstruct bfi_enet_stats_req stats_clr;\n};\n\n \n\nstruct bna {\n\tstruct bna_ident ident;\n\tstruct bfa_pcidev pcidev;\n\n\tstruct bna_reg regs;\n\tstruct bna_bit_defn bits;\n\n\tstruct bna_stats stats;\n\n\tstruct bna_ioceth ioceth;\n\tstruct bfa_cee cee;\n\tstruct bfa_flash flash;\n\tstruct bfa_msgq msgq;\n\n\tstruct bna_ethport ethport;\n\tstruct bna_enet enet;\n\tstruct bna_stats_mod stats_mod;\n\n\tstruct bna_tx_mod tx_mod;\n\tstruct bna_rx_mod rx_mod;\n\tstruct bna_ucam_mod ucam_mod;\n\tstruct bna_mcam_mod mcam_mod;\n\n\tenum bna_mod_flags mod_flags;\n\n\tint\t\t\tdefault_mode_rid;\n\tint\t\t\tpromisc_rid;\n\n\tstruct bnad *bnad;\n};\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}