
TP_Autoradio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008aa0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c8  08008c30  08008c30  00009c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090f8  080090f8  0000b074  2**0
                  CONTENTS
  4 .ARM          00000008  080090f8  080090f8  0000a0f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009100  08009100  0000b074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009100  08009100  0000a100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009104  08009104  0000a104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08009108  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000057e0  20000074  0800917c  0000b074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005854  0800917c  0000b854  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019f24  00000000  00000000  0000b0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000042a8  00000000  00000000  00024fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001670  00000000  00000000  00029270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001137  00000000  00000000  0002a8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a55b  00000000  00000000  0002ba17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bae1  00000000  00000000  00055f72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7e7b  00000000  00000000  00071a53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001698ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006520  00000000  00000000  00169914  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  0016fe34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008c18 	.word	0x08008c18

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08008c18 	.word	0x08008c18

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000560:	b480      	push	{r7}
 8000562:	b085      	sub	sp, #20
 8000564:	af00      	add	r7, sp, #0
 8000566:	60f8      	str	r0, [r7, #12]
 8000568:	60b9      	str	r1, [r7, #8]
 800056a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	4a07      	ldr	r2, [pc, #28]	@ (800058c <vApplicationGetIdleTaskMemory+0x2c>)
 8000570:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000572:	68bb      	ldr	r3, [r7, #8]
 8000574:	4a06      	ldr	r2, [pc, #24]	@ (8000590 <vApplicationGetIdleTaskMemory+0x30>)
 8000576:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	2280      	movs	r2, #128	@ 0x80
 800057c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800057e:	bf00      	nop
 8000580:	3714      	adds	r7, #20
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	20000094 	.word	0x20000094
 8000590:	200000e8 	.word	0x200000e8

08000594 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000594:	b5b0      	push	{r4, r5, r7, lr}
 8000596:	b088      	sub	sp, #32
 8000598:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800059a:	4b0a      	ldr	r3, [pc, #40]	@ (80005c4 <MX_FREERTOS_Init+0x30>)
 800059c:	1d3c      	adds	r4, r7, #4
 800059e:	461d      	mov	r5, r3
 80005a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005a4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005ac:	1d3b      	adds	r3, r7, #4
 80005ae:	2100      	movs	r1, #0
 80005b0:	4618      	mov	r0, r3
 80005b2:	f005 f94a 	bl	800584a <osThreadCreate>
 80005b6:	4603      	mov	r3, r0
 80005b8:	4a03      	ldr	r2, [pc, #12]	@ (80005c8 <MX_FREERTOS_Init+0x34>)
 80005ba:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80005bc:	bf00      	nop
 80005be:	3720      	adds	r7, #32
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bdb0      	pop	{r4, r5, r7, pc}
 80005c4:	08008c3c 	.word	0x08008c3c
 80005c8:	20000090 	.word	0x20000090

080005cc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80005d4:	2001      	movs	r0, #1
 80005d6:	f005 f984 	bl	80058e2 <osDelay>
 80005da:	e7fb      	b.n	80005d4 <StartDefaultTask+0x8>

080005dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b08a      	sub	sp, #40	@ 0x28
 80005e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e2:	f107 0314 	add.w	r3, r7, #20
 80005e6:	2200      	movs	r2, #0
 80005e8:	601a      	str	r2, [r3, #0]
 80005ea:	605a      	str	r2, [r3, #4]
 80005ec:	609a      	str	r2, [r3, #8]
 80005ee:	60da      	str	r2, [r3, #12]
 80005f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f2:	4b35      	ldr	r3, [pc, #212]	@ (80006c8 <MX_GPIO_Init+0xec>)
 80005f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f6:	4a34      	ldr	r2, [pc, #208]	@ (80006c8 <MX_GPIO_Init+0xec>)
 80005f8:	f043 0304 	orr.w	r3, r3, #4
 80005fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005fe:	4b32      	ldr	r3, [pc, #200]	@ (80006c8 <MX_GPIO_Init+0xec>)
 8000600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000602:	f003 0304 	and.w	r3, r3, #4
 8000606:	613b      	str	r3, [r7, #16]
 8000608:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800060a:	4b2f      	ldr	r3, [pc, #188]	@ (80006c8 <MX_GPIO_Init+0xec>)
 800060c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800060e:	4a2e      	ldr	r2, [pc, #184]	@ (80006c8 <MX_GPIO_Init+0xec>)
 8000610:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000614:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000616:	4b2c      	ldr	r3, [pc, #176]	@ (80006c8 <MX_GPIO_Init+0xec>)
 8000618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800061a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800061e:	60fb      	str	r3, [r7, #12]
 8000620:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000622:	4b29      	ldr	r3, [pc, #164]	@ (80006c8 <MX_GPIO_Init+0xec>)
 8000624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000626:	4a28      	ldr	r2, [pc, #160]	@ (80006c8 <MX_GPIO_Init+0xec>)
 8000628:	f043 0301 	orr.w	r3, r3, #1
 800062c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800062e:	4b26      	ldr	r3, [pc, #152]	@ (80006c8 <MX_GPIO_Init+0xec>)
 8000630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	60bb      	str	r3, [r7, #8]
 8000638:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800063a:	4b23      	ldr	r3, [pc, #140]	@ (80006c8 <MX_GPIO_Init+0xec>)
 800063c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800063e:	4a22      	ldr	r2, [pc, #136]	@ (80006c8 <MX_GPIO_Init+0xec>)
 8000640:	f043 0302 	orr.w	r3, r3, #2
 8000644:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000646:	4b20      	ldr	r3, [pc, #128]	@ (80006c8 <MX_GPIO_Init+0xec>)
 8000648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064a:	f003 0302 	and.w	r3, r3, #2
 800064e:	607b      	str	r3, [r7, #4]
 8000650:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VU_nRESET_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	2121      	movs	r1, #33	@ 0x21
 8000656:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800065a:	f001 fbd7 	bl	8001e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 800065e:	2200      	movs	r2, #0
 8000660:	2180      	movs	r1, #128	@ 0x80
 8000662:	481a      	ldr	r0, [pc, #104]	@ (80006cc <MX_GPIO_Init+0xf0>)
 8000664:	f001 fbd2 	bl	8001e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000668:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800066c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800066e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000672:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000674:	2300      	movs	r3, #0
 8000676:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000678:	f107 0314 	add.w	r3, r7, #20
 800067c:	4619      	mov	r1, r3
 800067e:	4814      	ldr	r0, [pc, #80]	@ (80006d0 <MX_GPIO_Init+0xf4>)
 8000680:	f001 fa1a 	bl	8001ab8 <HAL_GPIO_Init>

  /*Configure GPIO pins : VU_nRESET_Pin LD2_Pin */
  GPIO_InitStruct.Pin = VU_nRESET_Pin|LD2_Pin;
 8000684:	2321      	movs	r3, #33	@ 0x21
 8000686:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000688:	2301      	movs	r3, #1
 800068a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068c:	2300      	movs	r3, #0
 800068e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000690:	2300      	movs	r3, #0
 8000692:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000694:	f107 0314 	add.w	r3, r7, #20
 8000698:	4619      	mov	r1, r3
 800069a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800069e:	f001 fa0b 	bl	8001ab8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 80006a2:	2380      	movs	r3, #128	@ 0x80
 80006a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a6:	2301      	movs	r3, #1
 80006a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ae:	2300      	movs	r3, #0
 80006b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 80006b2:	f107 0314 	add.w	r3, r7, #20
 80006b6:	4619      	mov	r1, r3
 80006b8:	4804      	ldr	r0, [pc, #16]	@ (80006cc <MX_GPIO_Init+0xf0>)
 80006ba:	f001 f9fd 	bl	8001ab8 <HAL_GPIO_Init>

}
 80006be:	bf00      	nop
 80006c0:	3728      	adds	r7, #40	@ 0x28
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40021000 	.word	0x40021000
 80006cc:	48000400 	.word	0x48000400
 80006d0:	48000800 	.word	0x48000800

080006d4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80006d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000748 <MX_I2C2_Init+0x74>)
 80006da:	4a1c      	ldr	r2, [pc, #112]	@ (800074c <MX_I2C2_Init+0x78>)
 80006dc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 80006de:	4b1a      	ldr	r3, [pc, #104]	@ (8000748 <MX_I2C2_Init+0x74>)
 80006e0:	4a1b      	ldr	r2, [pc, #108]	@ (8000750 <MX_I2C2_Init+0x7c>)
 80006e2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80006e4:	4b18      	ldr	r3, [pc, #96]	@ (8000748 <MX_I2C2_Init+0x74>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006ea:	4b17      	ldr	r3, [pc, #92]	@ (8000748 <MX_I2C2_Init+0x74>)
 80006ec:	2201      	movs	r2, #1
 80006ee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006f0:	4b15      	ldr	r3, [pc, #84]	@ (8000748 <MX_I2C2_Init+0x74>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80006f6:	4b14      	ldr	r3, [pc, #80]	@ (8000748 <MX_I2C2_Init+0x74>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006fc:	4b12      	ldr	r3, [pc, #72]	@ (8000748 <MX_I2C2_Init+0x74>)
 80006fe:	2200      	movs	r2, #0
 8000700:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000702:	4b11      	ldr	r3, [pc, #68]	@ (8000748 <MX_I2C2_Init+0x74>)
 8000704:	2200      	movs	r2, #0
 8000706:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000708:	4b0f      	ldr	r3, [pc, #60]	@ (8000748 <MX_I2C2_Init+0x74>)
 800070a:	2200      	movs	r2, #0
 800070c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800070e:	480e      	ldr	r0, [pc, #56]	@ (8000748 <MX_I2C2_Init+0x74>)
 8000710:	f001 fbae 	bl	8001e70 <HAL_I2C_Init>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800071a:	f000 fa88 	bl	8000c2e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800071e:	2100      	movs	r1, #0
 8000720:	4809      	ldr	r0, [pc, #36]	@ (8000748 <MX_I2C2_Init+0x74>)
 8000722:	f001 fc40 	bl	8001fa6 <HAL_I2CEx_ConfigAnalogFilter>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800072c:	f000 fa7f 	bl	8000c2e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000730:	2100      	movs	r1, #0
 8000732:	4805      	ldr	r0, [pc, #20]	@ (8000748 <MX_I2C2_Init+0x74>)
 8000734:	f001 fc82 	bl	800203c <HAL_I2CEx_ConfigDigitalFilter>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800073e:	f000 fa76 	bl	8000c2e <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	200002e8 	.word	0x200002e8
 800074c:	40005800 	.word	0x40005800
 8000750:	10d19ce4 	.word	0x10d19ce4

08000754 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b0ac      	sub	sp, #176	@ 0xb0
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000760:	2200      	movs	r2, #0
 8000762:	601a      	str	r2, [r3, #0]
 8000764:	605a      	str	r2, [r3, #4]
 8000766:	609a      	str	r2, [r3, #8]
 8000768:	60da      	str	r2, [r3, #12]
 800076a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800076c:	f107 0314 	add.w	r3, r7, #20
 8000770:	2288      	movs	r2, #136	@ 0x88
 8000772:	2100      	movs	r1, #0
 8000774:	4618      	mov	r0, r3
 8000776:	f007 fb15 	bl	8007da4 <memset>
  if(i2cHandle->Instance==I2C2)
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4a21      	ldr	r2, [pc, #132]	@ (8000804 <HAL_I2C_MspInit+0xb0>)
 8000780:	4293      	cmp	r3, r2
 8000782:	d13b      	bne.n	80007fc <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000784:	2380      	movs	r3, #128	@ 0x80
 8000786:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000788:	2300      	movs	r3, #0
 800078a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800078c:	f107 0314 	add.w	r3, r7, #20
 8000790:	4618      	mov	r0, r3
 8000792:	f002 fb03 	bl	8002d9c <HAL_RCCEx_PeriphCLKConfig>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800079c:	f000 fa47 	bl	8000c2e <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a0:	4b19      	ldr	r3, [pc, #100]	@ (8000808 <HAL_I2C_MspInit+0xb4>)
 80007a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007a4:	4a18      	ldr	r2, [pc, #96]	@ (8000808 <HAL_I2C_MspInit+0xb4>)
 80007a6:	f043 0302 	orr.w	r3, r3, #2
 80007aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ac:	4b16      	ldr	r3, [pc, #88]	@ (8000808 <HAL_I2C_MspInit+0xb4>)
 80007ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007b0:	f003 0302 	and.w	r3, r3, #2
 80007b4:	613b      	str	r3, [r7, #16]
 80007b6:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80007b8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80007bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007c0:	2312      	movs	r3, #18
 80007c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	2300      	movs	r3, #0
 80007c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007cc:	2303      	movs	r3, #3
 80007ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80007d2:	2304      	movs	r3, #4
 80007d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80007dc:	4619      	mov	r1, r3
 80007de:	480b      	ldr	r0, [pc, #44]	@ (800080c <HAL_I2C_MspInit+0xb8>)
 80007e0:	f001 f96a 	bl	8001ab8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80007e4:	4b08      	ldr	r3, [pc, #32]	@ (8000808 <HAL_I2C_MspInit+0xb4>)
 80007e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007e8:	4a07      	ldr	r2, [pc, #28]	@ (8000808 <HAL_I2C_MspInit+0xb4>)
 80007ea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80007ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80007f0:	4b05      	ldr	r3, [pc, #20]	@ (8000808 <HAL_I2C_MspInit+0xb4>)
 80007f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80007f8:	60fb      	str	r3, [r7, #12]
 80007fa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80007fc:	bf00      	nop
 80007fe:	37b0      	adds	r7, #176	@ 0xb0
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	40005800 	.word	0x40005800
 8000808:	40021000 	.word	0x40021000
 800080c:	48000400 	.word	0x48000400

08000810 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000814:	f3bf 8f4f 	dsb	sy
}
 8000818:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800081a:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <__NVIC_SystemReset+0x24>)
 800081c:	68db      	ldr	r3, [r3, #12]
 800081e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000822:	4904      	ldr	r1, [pc, #16]	@ (8000834 <__NVIC_SystemReset+0x24>)
 8000824:	4b04      	ldr	r3, [pc, #16]	@ (8000838 <__NVIC_SystemReset+0x28>)
 8000826:	4313      	orrs	r3, r2
 8000828:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800082a:	f3bf 8f4f 	dsb	sy
}
 800082e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000830:	bf00      	nop
 8000832:	e7fd      	b.n	8000830 <__NVIC_SystemReset+0x20>
 8000834:	e000ed00 	.word	0xe000ed00
 8000838:	05fa0004 	.word	0x05fa0004

0800083c <__io_putchar>:
 * @brief Transmit a character over UART.
 * @param ch: Character to transmit.
 * @retval int: The transmitted character.
 */
int __io_putchar(int ch)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000844:	1d39      	adds	r1, r7, #4
 8000846:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800084a:	2201      	movs	r2, #1
 800084c:	4803      	ldr	r0, [pc, #12]	@ (800085c <__io_putchar+0x20>)
 800084e:	f003 fc41 	bl	80040d4 <HAL_UART_Transmit>

	return ch;
 8000852:	687b      	ldr	r3, [r7, #4]
}
 8000854:	4618      	mov	r0, r3
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	200003b0 	.word	0x200003b0

08000860 <Error_Handler_xTaskCreate>:
/**
 * @brief  Gestion d'erreurs de création de tâche.
 * @param	BaseType_t	Retour de xTaskCreate.
 */
void Error_Handler_xTaskCreate(BaseType_t r)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
	/* Vérification si la tâche a été créée avec succès */
	if (pdPASS == r) {
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	2b01      	cmp	r3, #1
 800086c:	d103      	bne.n	8000876 <Error_Handler_xTaskCreate+0x16>
		/* Si la tâche est créée avec succès, démarrer le scheduler */
#if (LOGS)
		printf("Tâche crée avec succès\r\n");
 800086e:	480c      	ldr	r0, [pc, #48]	@ (80008a0 <Error_Handler_xTaskCreate+0x40>)
 8000870:	f007 f984 	bl	8007b7c <puts>
		/* Cas improbable : code d'erreur non prévu pour xTaskCreate */
		printf("Erreur inconnue lors de la création de la tâche\r\n");
		Error_Handler();  	// Gestion d'erreur générique
		NVIC_SystemReset(); // Réinitialiser le microcontrôleur
	}
}
 8000874:	e010      	b.n	8000898 <Error_Handler_xTaskCreate+0x38>
	} else if (errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY == r) {
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800087c:	d105      	bne.n	800088a <Error_Handler_xTaskCreate+0x2a>
		printf("Erreur: Mémoire insuffisante\r\n");
 800087e:	4809      	ldr	r0, [pc, #36]	@ (80008a4 <Error_Handler_xTaskCreate+0x44>)
 8000880:	f007 f97c 	bl	8007b7c <puts>
		Error_Handler();
 8000884:	f000 f9d3 	bl	8000c2e <Error_Handler>
}
 8000888:	e006      	b.n	8000898 <Error_Handler_xTaskCreate+0x38>
		printf("Erreur inconnue lors de la création de la tâche\r\n");
 800088a:	4807      	ldr	r0, [pc, #28]	@ (80008a8 <Error_Handler_xTaskCreate+0x48>)
 800088c:	f007 f976 	bl	8007b7c <puts>
		Error_Handler();  	// Gestion d'erreur générique
 8000890:	f000 f9cd 	bl	8000c2e <Error_Handler>
		NVIC_SystemReset(); // Réinitialiser le microcontrôleur
 8000894:	f7ff ffbc 	bl	8000810 <__NVIC_SystemReset>
}
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	08008c58 	.word	0x08008c58
 80008a4:	08008c74 	.word	0x08008c74
 80008a8:	08008c94 	.word	0x08008c94

080008ac <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a04      	ldr	r2, [pc, #16]	@ (80008cc <HAL_UART_RxCpltCallback+0x20>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d101      	bne.n	80008c2 <HAL_UART_RxCpltCallback+0x16>
	{
		shell_uart_receive_irq_cb();	// Function giving the semaphore!
 80008be:	f000 fd15 	bl	80012ec <shell_uart_receive_irq_cb>
	}
}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	40004400 	.word	0x40004400

080008d0 <task_LED>:


void task_LED (void * pvParameters) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b084      	sub	sp, #16
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
	int duree = (int) pvParameters;
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	60fb      	str	r3, [r7, #12]

#if (LOGS)
	printf("Task %s created\r\n", pcTaskGetName(xTaskGetCurrentTaskHandle()));
 80008dc:	f006 f9ac 	bl	8006c38 <xTaskGetCurrentTaskHandle>
 80008e0:	4603      	mov	r3, r0
 80008e2:	4618      	mov	r0, r3
 80008e4:	f005 fe86 	bl	80065f4 <pcTaskGetName>
 80008e8:	4603      	mov	r3, r0
 80008ea:	4619      	mov	r1, r3
 80008ec:	4806      	ldr	r0, [pc, #24]	@ (8000908 <task_LED+0x38>)
 80008ee:	f007 f8dd 	bl	8007aac <iprintf>
#endif
	for (;;)
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80008f2:	2120      	movs	r1, #32
 80008f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008f8:	f001 faa0 	bl	8001e3c <HAL_GPIO_TogglePin>
		vTaskDelay( duree / portTICK_PERIOD_MS );  // Délai de duree en ms
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	4618      	mov	r0, r3
 8000900:	f005 fd34 	bl	800636c <vTaskDelay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000904:	bf00      	nop
 8000906:	e7f4      	b.n	80008f2 <task_LED+0x22>
 8000908:	08008cc8 	.word	0x08008cc8

0800090c <task_shell>:
	}
}

void task_shell(void * unused)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
#if (LOGS)
	printf("Task %s created\r\n", pcTaskGetName(xTaskGetCurrentTaskHandle()));
 8000914:	f006 f990 	bl	8006c38 <xTaskGetCurrentTaskHandle>
 8000918:	4603      	mov	r3, r0
 800091a:	4618      	mov	r0, r3
 800091c:	f005 fe6a 	bl	80065f4 <pcTaskGetName>
 8000920:	4603      	mov	r3, r0
 8000922:	4619      	mov	r1, r3
 8000924:	480c      	ldr	r0, [pc, #48]	@ (8000958 <task_shell+0x4c>)
 8000926:	f007 f8c1 	bl	8007aac <iprintf>
#endif

	shell_init();	// Shell initialization
 800092a:	f000 fd6b 	bl	8001404 <shell_init>

	// Creation of all commands
	shell_add('f', fonction, "Une fonction inutile");
 800092e:	4a0b      	ldr	r2, [pc, #44]	@ (800095c <task_shell+0x50>)
 8000930:	490b      	ldr	r1, [pc, #44]	@ (8000960 <task_shell+0x54>)
 8000932:	2066      	movs	r0, #102	@ 0x66
 8000934:	f000 fd9e 	bl	8001474 <shell_add>
	shell_add('a', addition, "Effectue une somme");
 8000938:	4a0a      	ldr	r2, [pc, #40]	@ (8000964 <task_shell+0x58>)
 800093a:	490b      	ldr	r1, [pc, #44]	@ (8000968 <task_shell+0x5c>)
 800093c:	2061      	movs	r0, #97	@ 0x61
 800093e:	f000 fd99 	bl	8001474 <shell_add>
	shell_add('c', calcul, "Opération entre 2 nombres");
 8000942:	4a0a      	ldr	r2, [pc, #40]	@ (800096c <task_shell+0x60>)
 8000944:	490a      	ldr	r1, [pc, #40]	@ (8000970 <task_shell+0x64>)
 8000946:	2063      	movs	r0, #99	@ 0x63
 8000948:	f000 fd94 	bl	8001474 <shell_add>

	shell_run();	// boucle infinie
 800094c:	f000 fe3e 	bl	80015cc <shell_run>
}
 8000950:	bf00      	nop
 8000952:	3708      	adds	r7, #8
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	08008cc8 	.word	0x08008cc8
 800095c:	08008cdc 	.word	0x08008cdc
 8000960:	0800113d 	.word	0x0800113d
 8000964:	08008cf4 	.word	0x08008cf4
 8000968:	08001281 	.word	0x08001281
 800096c:	08008d08 	.word	0x08008d08
 8000970:	08001185 	.word	0x08001185

08000974 <MCP23S17_WriteRegister>:

// Function to write to a register of MCP23S17 with error handling
void MCP23S17_WriteRegister(uint8_t reg, uint8_t data) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b084      	sub	sp, #16
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	460a      	mov	r2, r1
 800097e:	71fb      	strb	r3, [r7, #7]
 8000980:	4613      	mov	r3, r2
 8000982:	71bb      	strb	r3, [r7, #6]
	uint8_t control_byte = MCP23S17_CONTROL_BYTE(0b000, VU_WRITE); // Address = 0b000
 8000984:	2340      	movs	r3, #64	@ 0x40
 8000986:	73bb      	strb	r3, [r7, #14]

	uint8_t buffer[2] = {reg, data};
 8000988:	79fb      	ldrb	r3, [r7, #7]
 800098a:	733b      	strb	r3, [r7, #12]
 800098c:	79bb      	ldrb	r3, [r7, #6]
 800098e:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef status;

	// Assert chip select
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 8000990:	2200      	movs	r2, #0
 8000992:	2180      	movs	r1, #128	@ 0x80
 8000994:	4824      	ldr	r0, [pc, #144]	@ (8000a28 <MCP23S17_WriteRegister+0xb4>)
 8000996:	f001 fa39 	bl	8001e0c <HAL_GPIO_WritePin>

	// Transmit control byte
	status = HAL_SPI_Transmit(&hspi3, &control_byte, 1, HAL_MAX_DELAY);
 800099a:	f107 010e 	add.w	r1, r7, #14
 800099e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009a2:	2201      	movs	r2, #1
 80009a4:	4821      	ldr	r0, [pc, #132]	@ (8000a2c <MCP23S17_WriteRegister+0xb8>)
 80009a6:	f002 ff58 	bl	800385a <HAL_SPI_Transmit>
 80009aa:	4603      	mov	r3, r0
 80009ac:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 80009ae:	7bfb      	ldrb	r3, [r7, #15]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d00c      	beq.n	80009ce <MCP23S17_WriteRegister+0x5a>
		HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET); // Deassert chip select
 80009b4:	2201      	movs	r2, #1
 80009b6:	2180      	movs	r1, #128	@ 0x80
 80009b8:	481b      	ldr	r0, [pc, #108]	@ (8000a28 <MCP23S17_WriteRegister+0xb4>)
 80009ba:	f001 fa27 	bl	8001e0c <HAL_GPIO_WritePin>
		printf("Error: Failed to transmit control byte (HAL_SPI_Transmit returned %d)\r\n", status);
 80009be:	7bfb      	ldrb	r3, [r7, #15]
 80009c0:	4619      	mov	r1, r3
 80009c2:	481b      	ldr	r0, [pc, #108]	@ (8000a30 <MCP23S17_WriteRegister+0xbc>)
 80009c4:	f007 f872 	bl	8007aac <iprintf>
		Error_Handler(); // Handle the error
 80009c8:	f000 f931 	bl	8000c2e <Error_Handler>
		return; // Prevent further execution
 80009cc:	e029      	b.n	8000a22 <MCP23S17_WriteRegister+0xae>
	}

#if (LOGS)
	printf("SPI3 control transmission status: %d\r\n", status);
 80009ce:	7bfb      	ldrb	r3, [r7, #15]
 80009d0:	4619      	mov	r1, r3
 80009d2:	4818      	ldr	r0, [pc, #96]	@ (8000a34 <MCP23S17_WriteRegister+0xc0>)
 80009d4:	f007 f86a 	bl	8007aac <iprintf>
#endif

	// Transmit register address and data
	status = HAL_SPI_Transmit(&hspi3, buffer, 2, HAL_MAX_DELAY);
 80009d8:	f107 010c 	add.w	r1, r7, #12
 80009dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009e0:	2202      	movs	r2, #2
 80009e2:	4812      	ldr	r0, [pc, #72]	@ (8000a2c <MCP23S17_WriteRegister+0xb8>)
 80009e4:	f002 ff39 	bl	800385a <HAL_SPI_Transmit>
 80009e8:	4603      	mov	r3, r0
 80009ea:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 80009ec:	7bfb      	ldrb	r3, [r7, #15]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d00c      	beq.n	8000a0c <MCP23S17_WriteRegister+0x98>
		HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET); // Deassert chip select
 80009f2:	2201      	movs	r2, #1
 80009f4:	2180      	movs	r1, #128	@ 0x80
 80009f6:	480c      	ldr	r0, [pc, #48]	@ (8000a28 <MCP23S17_WriteRegister+0xb4>)
 80009f8:	f001 fa08 	bl	8001e0c <HAL_GPIO_WritePin>
		printf("Error: Failed to transmit register data (HAL_SPI_Transmit returned %d)\r\n", status);
 80009fc:	7bfb      	ldrb	r3, [r7, #15]
 80009fe:	4619      	mov	r1, r3
 8000a00:	480d      	ldr	r0, [pc, #52]	@ (8000a38 <MCP23S17_WriteRegister+0xc4>)
 8000a02:	f007 f853 	bl	8007aac <iprintf>
		Error_Handler(); // Handle the error
 8000a06:	f000 f912 	bl	8000c2e <Error_Handler>
		return; // Prevent further execution
 8000a0a:	e00a      	b.n	8000a22 <MCP23S17_WriteRegister+0xae>
	}

#if (LOGS)
	printf("SPI3 data Ox%X transmission status: %d\r\n", data, status);
 8000a0c:	79bb      	ldrb	r3, [r7, #6]
 8000a0e:	7bfa      	ldrb	r2, [r7, #15]
 8000a10:	4619      	mov	r1, r3
 8000a12:	480a      	ldr	r0, [pc, #40]	@ (8000a3c <MCP23S17_WriteRegister+0xc8>)
 8000a14:	f007 f84a 	bl	8007aac <iprintf>
#endif

	// Deassert chip select
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 8000a18:	2201      	movs	r2, #1
 8000a1a:	2180      	movs	r1, #128	@ 0x80
 8000a1c:	4802      	ldr	r0, [pc, #8]	@ (8000a28 <MCP23S17_WriteRegister+0xb4>)
 8000a1e:	f001 f9f5 	bl	8001e0c <HAL_GPIO_WritePin>
}
 8000a22:	3710      	adds	r7, #16
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	48000400 	.word	0x48000400
 8000a2c:	20000348 	.word	0x20000348
 8000a30:	08008d24 	.word	0x08008d24
 8000a34:	08008d6c 	.word	0x08008d6c
 8000a38:	08008d94 	.word	0x08008d94
 8000a3c:	08008de0 	.word	0x08008de0

08000a40 <Init_GPIO_Expander>:

void Init_GPIO_Expander(void) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
	// nRESET to base state
	HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 8000a44:	2201      	movs	r2, #1
 8000a46:	2101      	movs	r1, #1
 8000a48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a4c:	f001 f9de 	bl	8001e0c <HAL_GPIO_WritePin>

	// nCS to reset state
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 8000a50:	2201      	movs	r2, #1
 8000a52:	2180      	movs	r1, #128	@ 0x80
 8000a54:	480a      	ldr	r0, [pc, #40]	@ (8000a80 <Init_GPIO_Expander+0x40>)
 8000a56:	f001 f9d9 	bl	8001e0c <HAL_GPIO_WritePin>

	// Set all GPIOA and GPIOB pins as outputs
	MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00); // GPA as output
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	2000      	movs	r0, #0
 8000a5e:	f7ff ff89 	bl	8000974 <MCP23S17_WriteRegister>
	MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00); // GPB as output
 8000a62:	2100      	movs	r1, #0
 8000a64:	2001      	movs	r0, #1
 8000a66:	f7ff ff85 	bl	8000974 <MCP23S17_WriteRegister>

	// Set all GPIOA and GPIOB pins to HIGH to turn on LEDs
	MCP23S17_WriteRegister(MCP23S17_OLATA, 0xFF); // All LEDs on GPIOA ON
 8000a6a:	21ff      	movs	r1, #255	@ 0xff
 8000a6c:	200a      	movs	r0, #10
 8000a6e:	f7ff ff81 	bl	8000974 <MCP23S17_WriteRegister>
	MCP23S17_WriteRegister(MCP23S17_OLATB, 0xFF); // All LEDs on GPIOB ON
 8000a72:	21ff      	movs	r1, #255	@ 0xff
 8000a74:	201a      	movs	r0, #26
 8000a76:	f7ff ff7d 	bl	8000974 <MCP23S17_WriteRegister>
}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	48000400 	.word	0x48000400

08000a84 <task_GPIO_expander>:

void task_GPIO_expander (void * pvParameters) {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
	int duree = (int) pvParameters;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	60fb      	str	r3, [r7, #12]

#if (LOGS)
	printf("Task %s created\r\n", pcTaskGetName(xTaskGetCurrentTaskHandle()));
 8000a90:	f006 f8d2 	bl	8006c38 <xTaskGetCurrentTaskHandle>
 8000a94:	4603      	mov	r3, r0
 8000a96:	4618      	mov	r0, r3
 8000a98:	f005 fdac 	bl	80065f4 <pcTaskGetName>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4804      	ldr	r0, [pc, #16]	@ (8000ab4 <task_GPIO_expander+0x30>)
 8000aa2:	f007 f803 	bl	8007aac <iprintf>
#endif

	// Initialize MCP23S17 GPIO expander
	Init_GPIO_Expander();
 8000aa6:	f7ff ffcb 	bl	8000a40 <Init_GPIO_Expander>

	for (;;)
	{
		vTaskDelay( duree / portTICK_PERIOD_MS );  // Délai de duree en ms
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	4618      	mov	r0, r3
 8000aae:	f005 fc5d 	bl	800636c <vTaskDelay>
 8000ab2:	e7fa      	b.n	8000aaa <task_GPIO_expander+0x26>
 8000ab4:	08008cc8 	.word	0x08008cc8

08000ab8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000abe:	f000 fdef 	bl	80016a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ac2:	f000 f863 	bl	8000b8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ac6:	f7ff fd89 	bl	80005dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000aca:	f000 fa79 	bl	8000fc0 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8000ace:	f7ff fe01 	bl	80006d4 <MX_I2C2_Init>
  MX_SPI3_Init();
 8000ad2:	f000 f8b3 	bl	8000c3c <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
	// Test printf
	printf("******* TP Autoradio *******\r\n");
 8000ad6:	4821      	ldr	r0, [pc, #132]	@ (8000b5c <main+0xa4>)
 8000ad8:	f007 f850 	bl	8007b7c <puts>

	// SPI3 GPIO expander test
	printf("******* MCP23S17 SPI GPIO Expander Test *******\r\n");
 8000adc:	4820      	ldr	r0, [pc, #128]	@ (8000b60 <main+0xa8>)
 8000ade:	f007 f84d 	bl	8007b7c <puts>

	HAL_SPI_Init(&hspi3);
 8000ae2:	4820      	ldr	r0, [pc, #128]	@ (8000b64 <main+0xac>)
 8000ae4:	f002 fe16 	bl	8003714 <HAL_SPI_Init>

	// Create the task, storing the handle.
	Error_Handler_xTaskCreate(
 8000ae8:	4b1f      	ldr	r3, [pc, #124]	@ (8000b68 <main+0xb0>)
 8000aea:	9301      	str	r3, [sp, #4]
 8000aec:	2302      	movs	r3, #2
 8000aee:	9300      	str	r3, [sp, #0]
 8000af0:	23c8      	movs	r3, #200	@ 0xc8
 8000af2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000af6:	491d      	ldr	r1, [pc, #116]	@ (8000b6c <main+0xb4>)
 8000af8:	481d      	ldr	r0, [pc, #116]	@ (8000b70 <main+0xb8>)
 8000afa:	f005 faff 	bl	80060fc <xTaskCreate>
 8000afe:	4603      	mov	r3, r0
 8000b00:	4618      	mov	r0, r3
 8000b02:	f7ff fead 	bl	8000860 <Error_Handler_xTaskCreate>
					(void *) DELAY_LED_TOGGLE, // Parameter passed into the task.
					TASK_MCP23S17_PRIORITY, // Priority at which the task is created.
					&h_task_GPIOExpander)); // Used to pass out the created task's handle.

	// Turn on LED2 (Green)
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000b06:	2120      	movs	r1, #32
 8000b08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b0c:	f001 f996 	bl	8001e3c <HAL_GPIO_TogglePin>

	// Create the task, storing the handle.
	Error_Handler_xTaskCreate(
 8000b10:	4b18      	ldr	r3, [pc, #96]	@ (8000b74 <main+0xbc>)
 8000b12:	9301      	str	r3, [sp, #4]
 8000b14:	2301      	movs	r3, #1
 8000b16:	9300      	str	r3, [sp, #0]
 8000b18:	23c8      	movs	r3, #200	@ 0xc8
 8000b1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b1e:	4916      	ldr	r1, [pc, #88]	@ (8000b78 <main+0xc0>)
 8000b20:	4816      	ldr	r0, [pc, #88]	@ (8000b7c <main+0xc4>)
 8000b22:	f005 faeb 	bl	80060fc <xTaskCreate>
 8000b26:	4603      	mov	r3, r0
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f7ff fe99 	bl	8000860 <Error_Handler_xTaskCreate>
					STACK_DEPTH, // Stack size in words, not bytes.
					(void *) DELAY_LED_TOGGLE, // Parameter passed into the task.
					1,// Priority at which the task is created.
					&h_task_LED)); // Used to pass out the created task's handle.
	// Shell task
	Error_Handler_xTaskCreate(
 8000b2e:	4b14      	ldr	r3, [pc, #80]	@ (8000b80 <main+0xc8>)
 8000b30:	9301      	str	r3, [sp, #4]
 8000b32:	2303      	movs	r3, #3
 8000b34:	9300      	str	r3, [sp, #0]
 8000b36:	2300      	movs	r3, #0
 8000b38:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b3c:	4911      	ldr	r1, [pc, #68]	@ (8000b84 <main+0xcc>)
 8000b3e:	4812      	ldr	r0, [pc, #72]	@ (8000b88 <main+0xd0>)
 8000b40:	f005 fadc 	bl	80060fc <xTaskCreate>
 8000b44:	4603      	mov	r3, r0
 8000b46:	4618      	mov	r0, r3
 8000b48:	f7ff fe8a 	bl	8000860 <Error_Handler_xTaskCreate>
					NULL,
					TASK_SHELL_PRIORITY,
					&h_task_shell));

	// OS Start
	vTaskStartScheduler();
 8000b4c:	f005 fc44 	bl	80063d8 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000b50:	f7ff fd20 	bl	8000594 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000b54:	f004 fe72 	bl	800583c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000b58:	bf00      	nop
 8000b5a:	e7fd      	b.n	8000b58 <main+0xa0>
 8000b5c:	08008e0c 	.word	0x08008e0c
 8000b60:	08008e2c 	.word	0x08008e2c
 8000b64:	20000348 	.word	0x20000348
 8000b68:	20000344 	.word	0x20000344
 8000b6c:	08008e60 	.word	0x08008e60
 8000b70:	08000a85 	.word	0x08000a85
 8000b74:	2000033c 	.word	0x2000033c
 8000b78:	08008e70 	.word	0x08008e70
 8000b7c:	080008d1 	.word	0x080008d1
 8000b80:	20000340 	.word	0x20000340
 8000b84:	08008e78 	.word	0x08008e78
 8000b88:	0800090d 	.word	0x0800090d

08000b8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b096      	sub	sp, #88	@ 0x58
 8000b90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b92:	f107 0314 	add.w	r3, r7, #20
 8000b96:	2244      	movs	r2, #68	@ 0x44
 8000b98:	2100      	movs	r1, #0
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f007 f902 	bl	8007da4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ba0:	463b      	mov	r3, r7
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	601a      	str	r2, [r3, #0]
 8000ba6:	605a      	str	r2, [r3, #4]
 8000ba8:	609a      	str	r2, [r3, #8]
 8000baa:	60da      	str	r2, [r3, #12]
 8000bac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000bae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000bb2:	f001 fa9d 	bl	80020f0 <HAL_PWREx_ControlVoltageScaling>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000bbc:	f000 f837 	bl	8000c2e <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bc8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bca:	2310      	movs	r3, #16
 8000bcc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bce:	2302      	movs	r3, #2
 8000bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000bda:	230a      	movs	r3, #10
 8000bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bde:	2307      	movs	r3, #7
 8000be0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000be2:	2302      	movs	r3, #2
 8000be4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000be6:	2302      	movs	r3, #2
 8000be8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bea:	f107 0314 	add.w	r3, r7, #20
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f001 fad4 	bl	800219c <HAL_RCC_OscConfig>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000bfa:	f000 f818 	bl	8000c2e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bfe:	230f      	movs	r3, #15
 8000c00:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c02:	2303      	movs	r3, #3
 8000c04:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c06:	2300      	movs	r3, #0
 8000c08:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c12:	463b      	mov	r3, r7
 8000c14:	2104      	movs	r1, #4
 8000c16:	4618      	mov	r0, r3
 8000c18:	f001 fe9c 	bl	8002954 <HAL_RCC_ClockConfig>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d001      	beq.n	8000c26 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000c22:	f000 f804 	bl	8000c2e <Error_Handler>
  }
}
 8000c26:	bf00      	nop
 8000c28:	3758      	adds	r7, #88	@ 0x58
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000c32:	b672      	cpsid	i
}
 8000c34:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c36:	bf00      	nop
 8000c38:	e7fd      	b.n	8000c36 <Error_Handler+0x8>
	...

08000c3c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000c40:	4b1b      	ldr	r3, [pc, #108]	@ (8000cb0 <MX_SPI3_Init+0x74>)
 8000c42:	4a1c      	ldr	r2, [pc, #112]	@ (8000cb4 <MX_SPI3_Init+0x78>)
 8000c44:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000c46:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb0 <MX_SPI3_Init+0x74>)
 8000c48:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c4c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000c4e:	4b18      	ldr	r3, [pc, #96]	@ (8000cb0 <MX_SPI3_Init+0x74>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c54:	4b16      	ldr	r3, [pc, #88]	@ (8000cb0 <MX_SPI3_Init+0x74>)
 8000c56:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000c5a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c5c:	4b14      	ldr	r3, [pc, #80]	@ (8000cb0 <MX_SPI3_Init+0x74>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c62:	4b13      	ldr	r3, [pc, #76]	@ (8000cb0 <MX_SPI3_Init+0x74>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000c68:	4b11      	ldr	r3, [pc, #68]	@ (8000cb0 <MX_SPI3_Init+0x74>)
 8000c6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c6e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c70:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb0 <MX_SPI3_Init+0x74>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c76:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb0 <MX_SPI3_Init+0x74>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb0 <MX_SPI3_Init+0x74>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c82:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb0 <MX_SPI3_Init+0x74>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000c88:	4b09      	ldr	r3, [pc, #36]	@ (8000cb0 <MX_SPI3_Init+0x74>)
 8000c8a:	2207      	movs	r2, #7
 8000c8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c8e:	4b08      	ldr	r3, [pc, #32]	@ (8000cb0 <MX_SPI3_Init+0x74>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c94:	4b06      	ldr	r3, [pc, #24]	@ (8000cb0 <MX_SPI3_Init+0x74>)
 8000c96:	2208      	movs	r2, #8
 8000c98:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000c9a:	4805      	ldr	r0, [pc, #20]	@ (8000cb0 <MX_SPI3_Init+0x74>)
 8000c9c:	f002 fd3a 	bl	8003714 <HAL_SPI_Init>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000ca6:	f7ff ffc2 	bl	8000c2e <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000caa:	bf00      	nop
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	20000348 	.word	0x20000348
 8000cb4:	40003c00 	.word	0x40003c00

08000cb8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b08a      	sub	sp, #40	@ 0x28
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc0:	f107 0314 	add.w	r3, r7, #20
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	605a      	str	r2, [r3, #4]
 8000cca:	609a      	str	r2, [r3, #8]
 8000ccc:	60da      	str	r2, [r3, #12]
 8000cce:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a29      	ldr	r2, [pc, #164]	@ (8000d7c <HAL_SPI_MspInit+0xc4>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d14c      	bne.n	8000d74 <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000cda:	4b29      	ldr	r3, [pc, #164]	@ (8000d80 <HAL_SPI_MspInit+0xc8>)
 8000cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cde:	4a28      	ldr	r2, [pc, #160]	@ (8000d80 <HAL_SPI_MspInit+0xc8>)
 8000ce0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ce4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ce6:	4b26      	ldr	r3, [pc, #152]	@ (8000d80 <HAL_SPI_MspInit+0xc8>)
 8000ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000cee:	613b      	str	r3, [r7, #16]
 8000cf0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cf2:	4b23      	ldr	r3, [pc, #140]	@ (8000d80 <HAL_SPI_MspInit+0xc8>)
 8000cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf6:	4a22      	ldr	r2, [pc, #136]	@ (8000d80 <HAL_SPI_MspInit+0xc8>)
 8000cf8:	f043 0304 	orr.w	r3, r3, #4
 8000cfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cfe:	4b20      	ldr	r3, [pc, #128]	@ (8000d80 <HAL_SPI_MspInit+0xc8>)
 8000d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d02:	f003 0304 	and.w	r3, r3, #4
 8000d06:	60fb      	str	r3, [r7, #12]
 8000d08:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000d80 <HAL_SPI_MspInit+0xc8>)
 8000d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d0e:	4a1c      	ldr	r2, [pc, #112]	@ (8000d80 <HAL_SPI_MspInit+0xc8>)
 8000d10:	f043 0302 	orr.w	r3, r3, #2
 8000d14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d16:	4b1a      	ldr	r3, [pc, #104]	@ (8000d80 <HAL_SPI_MspInit+0xc8>)
 8000d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1a:	f003 0302 	and.w	r3, r3, #2
 8000d1e:	60bb      	str	r3, [r7, #8]
 8000d20:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = VU_SCK_Pin|VU_MISO_Pin;
 8000d22:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000d26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d30:	2303      	movs	r3, #3
 8000d32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d34:	2306      	movs	r3, #6
 8000d36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d38:	f107 0314 	add.w	r3, r7, #20
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4811      	ldr	r0, [pc, #68]	@ (8000d84 <HAL_SPI_MspInit+0xcc>)
 8000d40:	f000 feba 	bl	8001ab8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VU_MOSI_Pin;
 8000d44:	2320      	movs	r3, #32
 8000d46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d50:	2303      	movs	r3, #3
 8000d52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d54:	2306      	movs	r3, #6
 8000d56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(VU_MOSI_GPIO_Port, &GPIO_InitStruct);
 8000d58:	f107 0314 	add.w	r3, r7, #20
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	480a      	ldr	r0, [pc, #40]	@ (8000d88 <HAL_SPI_MspInit+0xd0>)
 8000d60:	f000 feaa 	bl	8001ab8 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8000d64:	2200      	movs	r2, #0
 8000d66:	2105      	movs	r1, #5
 8000d68:	2033      	movs	r0, #51	@ 0x33
 8000d6a:	f000 fdf0 	bl	800194e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8000d6e:	2033      	movs	r0, #51	@ 0x33
 8000d70:	f000 fe09 	bl	8001986 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000d74:	bf00      	nop
 8000d76:	3728      	adds	r7, #40	@ 0x28
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	40003c00 	.word	0x40003c00
 8000d80:	40021000 	.word	0x40021000
 8000d84:	48000800 	.word	0x48000800
 8000d88:	48000400 	.word	0x48000400

08000d8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d92:	4b11      	ldr	r3, [pc, #68]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000d94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d96:	4a10      	ldr	r2, [pc, #64]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000d98:	f043 0301 	orr.w	r3, r3, #1
 8000d9c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000da0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000da2:	f003 0301 	and.w	r3, r3, #1
 8000da6:	607b      	str	r3, [r7, #4]
 8000da8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000daa:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dae:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000db0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000db4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000db6:	4b08      	ldr	r3, [pc, #32]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dbe:	603b      	str	r3, [r7, #0]
 8000dc0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	210f      	movs	r1, #15
 8000dc6:	f06f 0001 	mvn.w	r0, #1
 8000dca:	f000 fdc0 	bl	800194e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40021000 	.word	0x40021000

08000ddc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000de0:	bf00      	nop
 8000de2:	e7fd      	b.n	8000de0 <NMI_Handler+0x4>

08000de4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000de8:	bf00      	nop
 8000dea:	e7fd      	b.n	8000de8 <HardFault_Handler+0x4>

08000dec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000df0:	bf00      	nop
 8000df2:	e7fd      	b.n	8000df0 <MemManage_Handler+0x4>

08000df4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000df8:	bf00      	nop
 8000dfa:	e7fd      	b.n	8000df8 <BusFault_Handler+0x4>

08000dfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <UsageFault_Handler+0x4>

08000e04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e08:	bf00      	nop
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr

08000e12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e16:	f000 fc9f 	bl	8001758 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000e1a:	f005 ff1d 	bl	8006c58 <xTaskGetSchedulerState>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d001      	beq.n	8000e28 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000e24:	f006 fa78 	bl	8007318 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e28:	bf00      	nop
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e30:	4802      	ldr	r0, [pc, #8]	@ (8000e3c <USART2_IRQHandler+0x10>)
 8000e32:	f003 fa25 	bl	8004280 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	200003b0 	.word	0x200003b0

08000e40 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8000e44:	4802      	ldr	r0, [pc, #8]	@ (8000e50 <SPI3_IRQHandler+0x10>)
 8000e46:	f002 fe7f 	bl	8003b48 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20000348 	.word	0x20000348

08000e54 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b086      	sub	sp, #24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e60:	2300      	movs	r3, #0
 8000e62:	617b      	str	r3, [r7, #20]
 8000e64:	e00a      	b.n	8000e7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e66:	f3af 8000 	nop.w
 8000e6a:	4601      	mov	r1, r0
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	1c5a      	adds	r2, r3, #1
 8000e70:	60ba      	str	r2, [r7, #8]
 8000e72:	b2ca      	uxtb	r2, r1
 8000e74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	617b      	str	r3, [r7, #20]
 8000e7c:	697a      	ldr	r2, [r7, #20]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	dbf0      	blt.n	8000e66 <_read+0x12>
  }

  return len;
 8000e84:	687b      	ldr	r3, [r7, #4]
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3718      	adds	r7, #24
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}

08000e8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e8e:	b580      	push	{r7, lr}
 8000e90:	b086      	sub	sp, #24
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	60f8      	str	r0, [r7, #12]
 8000e96:	60b9      	str	r1, [r7, #8]
 8000e98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	617b      	str	r3, [r7, #20]
 8000e9e:	e009      	b.n	8000eb4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	1c5a      	adds	r2, r3, #1
 8000ea4:	60ba      	str	r2, [r7, #8]
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff fcc7 	bl	800083c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	617b      	str	r3, [r7, #20]
 8000eb4:	697a      	ldr	r2, [r7, #20]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	dbf1      	blt.n	8000ea0 <_write+0x12>
  }
  return len;
 8000ebc:	687b      	ldr	r3, [r7, #4]
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	3718      	adds	r7, #24
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <_close>:

int _close(int file)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	b083      	sub	sp, #12
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ece:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	b083      	sub	sp, #12
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
 8000ee6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000eee:	605a      	str	r2, [r3, #4]
  return 0;
 8000ef0:	2300      	movs	r3, #0
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr

08000efe <_isatty>:

int _isatty(int file)
{
 8000efe:	b480      	push	{r7}
 8000f00:	b083      	sub	sp, #12
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f06:	2301      	movs	r3, #1
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr

08000f14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f20:	2300      	movs	r3, #0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3714      	adds	r7, #20
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
	...

08000f30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f38:	4a14      	ldr	r2, [pc, #80]	@ (8000f8c <_sbrk+0x5c>)
 8000f3a:	4b15      	ldr	r3, [pc, #84]	@ (8000f90 <_sbrk+0x60>)
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f44:	4b13      	ldr	r3, [pc, #76]	@ (8000f94 <_sbrk+0x64>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d102      	bne.n	8000f52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f4c:	4b11      	ldr	r3, [pc, #68]	@ (8000f94 <_sbrk+0x64>)
 8000f4e:	4a12      	ldr	r2, [pc, #72]	@ (8000f98 <_sbrk+0x68>)
 8000f50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f52:	4b10      	ldr	r3, [pc, #64]	@ (8000f94 <_sbrk+0x64>)
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4413      	add	r3, r2
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d207      	bcs.n	8000f70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f60:	f006 ff6e 	bl	8007e40 <__errno>
 8000f64:	4603      	mov	r3, r0
 8000f66:	220c      	movs	r2, #12
 8000f68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f6e:	e009      	b.n	8000f84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f70:	4b08      	ldr	r3, [pc, #32]	@ (8000f94 <_sbrk+0x64>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f76:	4b07      	ldr	r3, [pc, #28]	@ (8000f94 <_sbrk+0x64>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	4a05      	ldr	r2, [pc, #20]	@ (8000f94 <_sbrk+0x64>)
 8000f80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f82:	68fb      	ldr	r3, [r7, #12]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3718      	adds	r7, #24
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20018000 	.word	0x20018000
 8000f90:	00000400 	.word	0x00000400
 8000f94:	200003ac 	.word	0x200003ac
 8000f98:	20005858 	.word	0x20005858

08000f9c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000fa0:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <SystemInit+0x20>)
 8000fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fa6:	4a05      	ldr	r2, [pc, #20]	@ (8000fbc <SystemInit+0x20>)
 8000fa8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000fb0:	bf00      	nop
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	e000ed00 	.word	0xe000ed00

08000fc0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fc4:	4b14      	ldr	r3, [pc, #80]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000fc6:	4a15      	ldr	r2, [pc, #84]	@ (800101c <MX_USART2_UART_Init+0x5c>)
 8000fc8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000fca:	4b13      	ldr	r3, [pc, #76]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000fcc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fd0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fd2:	4b11      	ldr	r3, [pc, #68]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000fde:	4b0e      	ldr	r3, [pc, #56]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000fe6:	220c      	movs	r2, #12
 8000fe8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fea:	4b0b      	ldr	r3, [pc, #44]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ff0:	4b09      	ldr	r3, [pc, #36]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ff6:	4b08      	ldr	r3, [pc, #32]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ffc:	4b06      	ldr	r3, [pc, #24]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001002:	4805      	ldr	r0, [pc, #20]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8001004:	f003 f818 	bl	8004038 <HAL_UART_Init>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800100e:	f7ff fe0e 	bl	8000c2e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	200003b0 	.word	0x200003b0
 800101c:	40004400 	.word	0x40004400

08001020 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b0ac      	sub	sp, #176	@ 0xb0
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001028:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]
 8001036:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	2288      	movs	r2, #136	@ 0x88
 800103e:	2100      	movs	r1, #0
 8001040:	4618      	mov	r0, r3
 8001042:	f006 feaf 	bl	8007da4 <memset>
  if(uartHandle->Instance==USART2)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4a25      	ldr	r2, [pc, #148]	@ (80010e0 <HAL_UART_MspInit+0xc0>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d143      	bne.n	80010d8 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001050:	2302      	movs	r3, #2
 8001052:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001054:	2300      	movs	r3, #0
 8001056:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001058:	f107 0314 	add.w	r3, r7, #20
 800105c:	4618      	mov	r0, r3
 800105e:	f001 fe9d 	bl	8002d9c <HAL_RCCEx_PeriphCLKConfig>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001068:	f7ff fde1 	bl	8000c2e <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800106c:	4b1d      	ldr	r3, [pc, #116]	@ (80010e4 <HAL_UART_MspInit+0xc4>)
 800106e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001070:	4a1c      	ldr	r2, [pc, #112]	@ (80010e4 <HAL_UART_MspInit+0xc4>)
 8001072:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001076:	6593      	str	r3, [r2, #88]	@ 0x58
 8001078:	4b1a      	ldr	r3, [pc, #104]	@ (80010e4 <HAL_UART_MspInit+0xc4>)
 800107a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800107c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001080:	613b      	str	r3, [r7, #16]
 8001082:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001084:	4b17      	ldr	r3, [pc, #92]	@ (80010e4 <HAL_UART_MspInit+0xc4>)
 8001086:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001088:	4a16      	ldr	r2, [pc, #88]	@ (80010e4 <HAL_UART_MspInit+0xc4>)
 800108a:	f043 0301 	orr.w	r3, r3, #1
 800108e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001090:	4b14      	ldr	r3, [pc, #80]	@ (80010e4 <HAL_UART_MspInit+0xc4>)
 8001092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001094:	f003 0301 	and.w	r3, r3, #1
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800109c:	230c      	movs	r3, #12
 800109e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a2:	2302      	movs	r3, #2
 80010a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ae:	2303      	movs	r3, #3
 80010b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010b4:	2307      	movs	r3, #7
 80010b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ba:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010be:	4619      	mov	r1, r3
 80010c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010c4:	f000 fcf8 	bl	8001ab8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80010c8:	2200      	movs	r2, #0
 80010ca:	2105      	movs	r1, #5
 80010cc:	2026      	movs	r0, #38	@ 0x26
 80010ce:	f000 fc3e 	bl	800194e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80010d2:	2026      	movs	r0, #38	@ 0x26
 80010d4:	f000 fc57 	bl	8001986 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80010d8:	bf00      	nop
 80010da:	37b0      	adds	r7, #176	@ 0xb0
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	40004400 	.word	0x40004400
 80010e4:	40021000 	.word	0x40021000

080010e8 <Reset_Handler>:
 80010e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001120 <LoopForever+0x2>
 80010ec:	f7ff ff56 	bl	8000f9c <SystemInit>
 80010f0:	480c      	ldr	r0, [pc, #48]	@ (8001124 <LoopForever+0x6>)
 80010f2:	490d      	ldr	r1, [pc, #52]	@ (8001128 <LoopForever+0xa>)
 80010f4:	4a0d      	ldr	r2, [pc, #52]	@ (800112c <LoopForever+0xe>)
 80010f6:	2300      	movs	r3, #0
 80010f8:	e002      	b.n	8001100 <LoopCopyDataInit>

080010fa <CopyDataInit>:
 80010fa:	58d4      	ldr	r4, [r2, r3]
 80010fc:	50c4      	str	r4, [r0, r3]
 80010fe:	3304      	adds	r3, #4

08001100 <LoopCopyDataInit>:
 8001100:	18c4      	adds	r4, r0, r3
 8001102:	428c      	cmp	r4, r1
 8001104:	d3f9      	bcc.n	80010fa <CopyDataInit>
 8001106:	4a0a      	ldr	r2, [pc, #40]	@ (8001130 <LoopForever+0x12>)
 8001108:	4c0a      	ldr	r4, [pc, #40]	@ (8001134 <LoopForever+0x16>)
 800110a:	2300      	movs	r3, #0
 800110c:	e001      	b.n	8001112 <LoopFillZerobss>

0800110e <FillZerobss>:
 800110e:	6013      	str	r3, [r2, #0]
 8001110:	3204      	adds	r2, #4

08001112 <LoopFillZerobss>:
 8001112:	42a2      	cmp	r2, r4
 8001114:	d3fb      	bcc.n	800110e <FillZerobss>
 8001116:	f006 fe99 	bl	8007e4c <__libc_init_array>
 800111a:	f7ff fccd 	bl	8000ab8 <main>

0800111e <LoopForever>:
 800111e:	e7fe      	b.n	800111e <LoopForever>
 8001120:	20018000 	.word	0x20018000
 8001124:	20000000 	.word	0x20000000
 8001128:	20000074 	.word	0x20000074
 800112c:	08009108 	.word	0x08009108
 8001130:	20000074 	.word	0x20000074
 8001134:	20005854 	.word	0x20005854

08001138 <ADC1_2_IRQHandler>:
 8001138:	e7fe      	b.n	8001138 <ADC1_2_IRQHandler>
	...

0800113c <fonction>:

#include "functions.h"


int fonction(int argc, char ** argv)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]
	if (argc > 1)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2b01      	cmp	r3, #1
 800114a:	dd14      	ble.n	8001176 <fonction+0x3a>
	{
		for (int i = 0; i < argc; i++)
 800114c:	2300      	movs	r3, #0
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	e00d      	b.n	800116e <fonction+0x32>
		{
			printf("Paramètre [%d] = %s\r\n", i+1, argv[i]);
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	1c59      	adds	r1, r3, #1
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	4413      	add	r3, r2
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	461a      	mov	r2, r3
 8001162:	4807      	ldr	r0, [pc, #28]	@ (8001180 <fonction+0x44>)
 8001164:	f006 fca2 	bl	8007aac <iprintf>
		for (int i = 0; i < argc; i++)
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	3301      	adds	r3, #1
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	68fa      	ldr	r2, [r7, #12]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	429a      	cmp	r2, r3
 8001174:	dbed      	blt.n	8001152 <fonction+0x16>
		}
	}

	return 0;
 8001176:	2300      	movs	r3, #0
}
 8001178:	4618      	mov	r0, r3
 800117a:	3710      	adds	r7, #16
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	08008e80 	.word	0x08008e80

08001184 <calcul>:

int calcul(int argc, char ** argv)
{
 8001184:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	6039      	str	r1, [r7, #0]
	if (argc >= 4)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2b03      	cmp	r3, #3
 8001192:	dd68      	ble.n	8001266 <calcul+0xe2>
	{
		switch(argv[2][0])
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	3308      	adds	r3, #8
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	2b78      	cmp	r3, #120	@ 0x78
 800119e:	d03f      	beq.n	8001220 <calcul+0x9c>
 80011a0:	2b78      	cmp	r3, #120	@ 0x78
 80011a2:	dc59      	bgt.n	8001258 <calcul+0xd4>
 80011a4:	2b2d      	cmp	r3, #45	@ 0x2d
 80011a6:	d020      	beq.n	80011ea <calcul+0x66>
 80011a8:	2b2d      	cmp	r3, #45	@ 0x2d
 80011aa:	dc55      	bgt.n	8001258 <calcul+0xd4>
 80011ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80011ae:	d037      	beq.n	8001220 <calcul+0x9c>
 80011b0:	2b2b      	cmp	r3, #43	@ 0x2b
 80011b2:	d151      	bne.n	8001258 <calcul+0xd4>
		{
		case '+':
			printf("%s + %s = %d\r\n", argv[1], argv[3], atoi(argv[1])+atoi(argv[3]));
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	3304      	adds	r3, #4
 80011b8:	681c      	ldr	r4, [r3, #0]
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	330c      	adds	r3, #12
 80011be:	681d      	ldr	r5, [r3, #0]
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	3304      	adds	r3, #4
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f006 fb26 	bl	8007818 <atoi>
 80011cc:	4606      	mov	r6, r0
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	330c      	adds	r3, #12
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f006 fb1f 	bl	8007818 <atoi>
 80011da:	4603      	mov	r3, r0
 80011dc:	4433      	add	r3, r6
 80011de:	462a      	mov	r2, r5
 80011e0:	4621      	mov	r1, r4
 80011e2:	4823      	ldr	r0, [pc, #140]	@ (8001270 <calcul+0xec>)
 80011e4:	f006 fc62 	bl	8007aac <iprintf>
			break;
 80011e8:	e03d      	b.n	8001266 <calcul+0xe2>
		case '-':
			printf("%s - %s = %d\r\n", argv[1], argv[3], atoi(argv[1])-atoi(argv[3]));
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	3304      	adds	r3, #4
 80011ee:	681c      	ldr	r4, [r3, #0]
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	330c      	adds	r3, #12
 80011f4:	681d      	ldr	r5, [r3, #0]
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	3304      	adds	r3, #4
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f006 fb0b 	bl	8007818 <atoi>
 8001202:	4606      	mov	r6, r0
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	330c      	adds	r3, #12
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4618      	mov	r0, r3
 800120c:	f006 fb04 	bl	8007818 <atoi>
 8001210:	4603      	mov	r3, r0
 8001212:	1af3      	subs	r3, r6, r3
 8001214:	462a      	mov	r2, r5
 8001216:	4621      	mov	r1, r4
 8001218:	4816      	ldr	r0, [pc, #88]	@ (8001274 <calcul+0xf0>)
 800121a:	f006 fc47 	bl	8007aac <iprintf>
			break;
 800121e:	e022      	b.n	8001266 <calcul+0xe2>
		case '*':
		case 'x':
			printf("%s * %s = %d\r\n", argv[1], argv[3], atoi(argv[1])*atoi(argv[3]));
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	3304      	adds	r3, #4
 8001224:	681c      	ldr	r4, [r3, #0]
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	330c      	adds	r3, #12
 800122a:	681d      	ldr	r5, [r3, #0]
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	3304      	adds	r3, #4
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4618      	mov	r0, r3
 8001234:	f006 faf0 	bl	8007818 <atoi>
 8001238:	4606      	mov	r6, r0
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	330c      	adds	r3, #12
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4618      	mov	r0, r3
 8001242:	f006 fae9 	bl	8007818 <atoi>
 8001246:	4603      	mov	r3, r0
 8001248:	fb06 f303 	mul.w	r3, r6, r3
 800124c:	462a      	mov	r2, r5
 800124e:	4621      	mov	r1, r4
 8001250:	4809      	ldr	r0, [pc, #36]	@ (8001278 <calcul+0xf4>)
 8001252:	f006 fc2b 	bl	8007aac <iprintf>
			break;
 8001256:	e006      	b.n	8001266 <calcul+0xe2>
		default:
			printf("Opération '%s' non supporté!\r\n", argv[2]);
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	3308      	adds	r3, #8
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4619      	mov	r1, r3
 8001260:	4806      	ldr	r0, [pc, #24]	@ (800127c <calcul+0xf8>)
 8001262:	f006 fc23 	bl	8007aac <iprintf>
		}
	}

	return 0;
 8001266:	2300      	movs	r3, #0
}
 8001268:	4618      	mov	r0, r3
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001270:	08008e98 	.word	0x08008e98
 8001274:	08008ea8 	.word	0x08008ea8
 8001278:	08008eb8 	.word	0x08008eb8
 800127c:	08008ec8 	.word	0x08008ec8

08001280 <addition>:

int addition(int argc, char ** argv)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
	if (argc > 1)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b01      	cmp	r3, #1
 800128e:	dd24      	ble.n	80012da <addition+0x5a>
	{
		int somme = 0;
 8001290:	2300      	movs	r3, #0
 8001292:	60fb      	str	r3, [r7, #12]
		for (int i = 1; i < argc; i++)
 8001294:	2301      	movs	r3, #1
 8001296:	60bb      	str	r3, [r7, #8]
 8001298:	e017      	b.n	80012ca <addition+0x4a>
		{
			printf(" + %s", argv[i]);
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	683a      	ldr	r2, [r7, #0]
 80012a0:	4413      	add	r3, r2
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4619      	mov	r1, r3
 80012a6:	480f      	ldr	r0, [pc, #60]	@ (80012e4 <addition+0x64>)
 80012a8:	f006 fc00 	bl	8007aac <iprintf>
			somme = somme + atoi(argv[i]);
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	683a      	ldr	r2, [r7, #0]
 80012b2:	4413      	add	r3, r2
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f006 faae 	bl	8007818 <atoi>
 80012bc:	4602      	mov	r2, r0
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	4413      	add	r3, r2
 80012c2:	60fb      	str	r3, [r7, #12]
		for (int i = 1; i < argc; i++)
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	3301      	adds	r3, #1
 80012c8:	60bb      	str	r3, [r7, #8]
 80012ca:	68ba      	ldr	r2, [r7, #8]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	dbe3      	blt.n	800129a <addition+0x1a>
		}

		printf(" = %d\r\n", somme);
 80012d2:	68f9      	ldr	r1, [r7, #12]
 80012d4:	4804      	ldr	r0, [pc, #16]	@ (80012e8 <addition+0x68>)
 80012d6:	f006 fbe9 	bl	8007aac <iprintf>
	}
	return 0;
 80012da:	2300      	movs	r3, #0
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	08008eec 	.word	0x08008eec
 80012e8:	08008ef4 	.word	0x08008ef4

080012ec <shell_uart_receive_irq_cb>:
static char print_buffer[BUFFER_SIZE];
static SemaphoreHandle_t sem_uart_read = NULL;


void shell_uart_receive_irq_cb(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
	BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 80012f2:	2300      	movs	r3, #0
 80012f4:	607b      	str	r3, [r7, #4]

	xSemaphoreGiveFromISR(sem_uart_read, &pxHigherPriorityTaskWoken);
 80012f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001324 <shell_uart_receive_irq_cb+0x38>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	1d3a      	adds	r2, r7, #4
 80012fc:	4611      	mov	r1, r2
 80012fe:	4618      	mov	r0, r3
 8001300:	f004 fc7c 	bl	8005bfc <xQueueGiveFromISR>

	portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d007      	beq.n	800131a <shell_uart_receive_irq_cb+0x2e>
 800130a:	4b07      	ldr	r3, [pc, #28]	@ (8001328 <shell_uart_receive_irq_cb+0x3c>)
 800130c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	f3bf 8f4f 	dsb	sy
 8001316:	f3bf 8f6f 	isb	sy
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	20000764 	.word	0x20000764
 8001328:	e000ed04 	.word	0xe000ed04

0800132c <uart_read>:

static char uart_read() {
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
	char c;

	HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)(&c), 1);
 8001332:	1dfb      	adds	r3, r7, #7
 8001334:	2201      	movs	r2, #1
 8001336:	4619      	mov	r1, r3
 8001338:	4807      	ldr	r0, [pc, #28]	@ (8001358 <uart_read+0x2c>)
 800133a:	f002 ff55 	bl	80041e8 <HAL_UART_Receive_IT>
	// il faut mettre la tâche shell dans l'état bloqué, jusqu'à l'interruption de réception de caractère
	// prendre un sémaphore vide par exemple
	xSemaphoreTake(sem_uart_read, portMAX_DELAY);
 800133e:	4b07      	ldr	r3, [pc, #28]	@ (800135c <uart_read+0x30>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001346:	4618      	mov	r0, r3
 8001348:	f004 fce8 	bl	8005d1c <xQueueSemaphoreTake>

	return c;
 800134c:	79fb      	ldrb	r3, [r7, #7]
}
 800134e:	4618      	mov	r0, r3
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	200003b0 	.word	0x200003b0
 800135c:	20000764 	.word	0x20000764

08001360 <uart_write>:

static int uart_write(char * s, uint16_t size) {
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	460b      	mov	r3, r1
 800136a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 800136c:	887a      	ldrh	r2, [r7, #2]
 800136e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001372:	6879      	ldr	r1, [r7, #4]
 8001374:	4803      	ldr	r0, [pc, #12]	@ (8001384 <uart_write+0x24>)
 8001376:	f002 fead 	bl	80040d4 <HAL_UART_Transmit>
	return size;
 800137a:	887b      	ldrh	r3, [r7, #2]
}
 800137c:	4618      	mov	r0, r3
 800137e:	3708      	adds	r7, #8
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	200003b0 	.word	0x200003b0

08001388 <sh_help>:

static int sh_help(int argc, char ** argv) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af02      	add	r7, sp, #8
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001392:	2300      	movs	r3, #0
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	e022      	b.n	80013de <sh_help+0x56>
		int size;
		size = snprintf (print_buffer, BUFFER_SIZE, "%c: %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 8001398:	4916      	ldr	r1, [pc, #88]	@ (80013f4 <sh_help+0x6c>)
 800139a:	68fa      	ldr	r2, [r7, #12]
 800139c:	4613      	mov	r3, r2
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	4413      	add	r3, r2
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	440b      	add	r3, r1
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	4618      	mov	r0, r3
 80013aa:	4912      	ldr	r1, [pc, #72]	@ (80013f4 <sh_help+0x6c>)
 80013ac:	68fa      	ldr	r2, [r7, #12]
 80013ae:	4613      	mov	r3, r2
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	4413      	add	r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	440b      	add	r3, r1
 80013b8:	3308      	adds	r3, #8
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	9300      	str	r3, [sp, #0]
 80013be:	4603      	mov	r3, r0
 80013c0:	4a0d      	ldr	r2, [pc, #52]	@ (80013f8 <sh_help+0x70>)
 80013c2:	2128      	movs	r1, #40	@ 0x28
 80013c4:	480d      	ldr	r0, [pc, #52]	@ (80013fc <sh_help+0x74>)
 80013c6:	f006 fbe1 	bl	8007b8c <sniprintf>
 80013ca:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	b29b      	uxth	r3, r3
 80013d0:	4619      	mov	r1, r3
 80013d2:	480a      	ldr	r0, [pc, #40]	@ (80013fc <sh_help+0x74>)
 80013d4:	f7ff ffc4 	bl	8001360 <uart_write>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	3301      	adds	r3, #1
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	4b08      	ldr	r3, [pc, #32]	@ (8001400 <sh_help+0x78>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	68fa      	ldr	r2, [r7, #12]
 80013e4:	429a      	cmp	r2, r3
 80013e6:	dbd7      	blt.n	8001398 <sh_help+0x10>
	}

	return 0;
 80013e8:	2300      	movs	r3, #0
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	2000043c 	.word	0x2000043c
 80013f8:	08008efc 	.word	0x08008efc
 80013fc:	2000073c 	.word	0x2000073c
 8001400:	20000438 	.word	0x20000438

08001404 <shell_init>:

void shell_init() {
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
	int size = 0;
 800140a:	2300      	movs	r3, #0
 800140c:	607b      	str	r3, [r7, #4]

	size = snprintf (print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 800140e:	4a13      	ldr	r2, [pc, #76]	@ (800145c <shell_init+0x58>)
 8001410:	2128      	movs	r1, #40	@ 0x28
 8001412:	4813      	ldr	r0, [pc, #76]	@ (8001460 <shell_init+0x5c>)
 8001414:	f006 fbba 	bl	8007b8c <sniprintf>
 8001418:	6078      	str	r0, [r7, #4]
	uart_write(print_buffer, size);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	b29b      	uxth	r3, r3
 800141e:	4619      	mov	r1, r3
 8001420:	480f      	ldr	r0, [pc, #60]	@ (8001460 <shell_init+0x5c>)
 8001422:	f7ff ff9d 	bl	8001360 <uart_write>

	sem_uart_read = xSemaphoreCreateBinary();
 8001426:	2203      	movs	r2, #3
 8001428:	2100      	movs	r1, #0
 800142a:	2001      	movs	r0, #1
 800142c:	f004 fb8c 	bl	8005b48 <xQueueGenericCreate>
 8001430:	4603      	mov	r3, r0
 8001432:	4a0c      	ldr	r2, [pc, #48]	@ (8001464 <shell_init+0x60>)
 8001434:	6013      	str	r3, [r2, #0]
	if (sem_uart_read == NULL)
 8001436:	4b0b      	ldr	r3, [pc, #44]	@ (8001464 <shell_init+0x60>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d104      	bne.n	8001448 <shell_init+0x44>
	{
		printf("Error semaphore shell\r\n");
 800143e:	480a      	ldr	r0, [pc, #40]	@ (8001468 <shell_init+0x64>)
 8001440:	f006 fb9c 	bl	8007b7c <puts>
		while(1);
 8001444:	bf00      	nop
 8001446:	e7fd      	b.n	8001444 <shell_init+0x40>
	}

	shell_add('h', sh_help, "Help");
 8001448:	4a08      	ldr	r2, [pc, #32]	@ (800146c <shell_init+0x68>)
 800144a:	4909      	ldr	r1, [pc, #36]	@ (8001470 <shell_init+0x6c>)
 800144c:	2068      	movs	r0, #104	@ 0x68
 800144e:	f000 f811 	bl	8001474 <shell_add>
}
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	08008f08 	.word	0x08008f08
 8001460:	2000073c 	.word	0x2000073c
 8001464:	20000764 	.word	0x20000764
 8001468:	08008f30 	.word	0x08008f30
 800146c:	08008f48 	.word	0x08008f48
 8001470:	08001389 	.word	0x08001389

08001474 <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 8001474:	b480      	push	{r7}
 8001476:	b085      	sub	sp, #20
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	60b9      	str	r1, [r7, #8]
 800147e:	607a      	str	r2, [r7, #4]
 8001480:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8001482:	4b19      	ldr	r3, [pc, #100]	@ (80014e8 <shell_add+0x74>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2b3f      	cmp	r3, #63	@ 0x3f
 8001488:	dc26      	bgt.n	80014d8 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 800148a:	4b17      	ldr	r3, [pc, #92]	@ (80014e8 <shell_add+0x74>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	4917      	ldr	r1, [pc, #92]	@ (80014ec <shell_add+0x78>)
 8001490:	4613      	mov	r3, r2
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	4413      	add	r3, r2
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	440b      	add	r3, r1
 800149a:	7bfa      	ldrb	r2, [r7, #15]
 800149c:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 800149e:	4b12      	ldr	r3, [pc, #72]	@ (80014e8 <shell_add+0x74>)
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	4912      	ldr	r1, [pc, #72]	@ (80014ec <shell_add+0x78>)
 80014a4:	4613      	mov	r3, r2
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	4413      	add	r3, r2
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	440b      	add	r3, r1
 80014ae:	3304      	adds	r3, #4
 80014b0:	68ba      	ldr	r2, [r7, #8]
 80014b2:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 80014b4:	4b0c      	ldr	r3, [pc, #48]	@ (80014e8 <shell_add+0x74>)
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	490c      	ldr	r1, [pc, #48]	@ (80014ec <shell_add+0x78>)
 80014ba:	4613      	mov	r3, r2
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	4413      	add	r3, r2
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	440b      	add	r3, r1
 80014c4:	3308      	adds	r3, #8
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 80014ca:	4b07      	ldr	r3, [pc, #28]	@ (80014e8 <shell_add+0x74>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	3301      	adds	r3, #1
 80014d0:	4a05      	ldr	r2, [pc, #20]	@ (80014e8 <shell_add+0x74>)
 80014d2:	6013      	str	r3, [r2, #0]
		return 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	e001      	b.n	80014dc <shell_add+0x68>
	}

	return -1;
 80014d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3714      	adds	r7, #20
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr
 80014e8:	20000438 	.word	0x20000438
 80014ec:	2000043c 	.word	0x2000043c

080014f0 <shell_exec>:

static int shell_exec(char * buf) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b090      	sub	sp, #64	@ 0x40
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
	int i;

	char c = buf[0];
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001500:	2300      	movs	r3, #0
 8001502:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001504:	e040      	b.n	8001588 <shell_exec+0x98>
		if (shell_func_list[i].c == c) {
 8001506:	492d      	ldr	r1, [pc, #180]	@ (80015bc <shell_exec+0xcc>)
 8001508:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800150a:	4613      	mov	r3, r2
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	4413      	add	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	440b      	add	r3, r1
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800151a:	429a      	cmp	r2, r3
 800151c:	d131      	bne.n	8001582 <shell_exec+0x92>
			argc = 1;
 800151e:	2301      	movs	r3, #1
 8001520:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	637b      	str	r3, [r7, #52]	@ 0x34
 800152a:	e013      	b.n	8001554 <shell_exec+0x64>
				if(*p == ' ') {
 800152c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	2b20      	cmp	r3, #32
 8001532:	d10c      	bne.n	800154e <shell_exec+0x5e>
					*p = '\0';
 8001534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001536:	2200      	movs	r2, #0
 8001538:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 800153a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800153c:	1c5a      	adds	r2, r3, #1
 800153e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001540:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001542:	3201      	adds	r2, #1
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	3340      	adds	r3, #64	@ 0x40
 8001548:	443b      	add	r3, r7
 800154a:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800154e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001550:	3301      	adds	r3, #1
 8001552:	637b      	str	r3, [r7, #52]	@ 0x34
 8001554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d002      	beq.n	8001562 <shell_exec+0x72>
 800155c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800155e:	2b07      	cmp	r3, #7
 8001560:	dde4      	ble.n	800152c <shell_exec+0x3c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 8001562:	4916      	ldr	r1, [pc, #88]	@ (80015bc <shell_exec+0xcc>)
 8001564:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001566:	4613      	mov	r3, r2
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	4413      	add	r3, r2
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	440b      	add	r3, r1
 8001570:	3304      	adds	r3, #4
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f107 020c 	add.w	r2, r7, #12
 8001578:	4611      	mov	r1, r2
 800157a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800157c:	4798      	blx	r3
 800157e:	4603      	mov	r3, r0
 8001580:	e017      	b.n	80015b2 <shell_exec+0xc2>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001582:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001584:	3301      	adds	r3, #1
 8001586:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001588:	4b0d      	ldr	r3, [pc, #52]	@ (80015c0 <shell_exec+0xd0>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800158e:	429a      	cmp	r2, r3
 8001590:	dbb9      	blt.n	8001506 <shell_exec+0x16>
		}
	}

	int size;
	size = snprintf (print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8001592:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001596:	4a0b      	ldr	r2, [pc, #44]	@ (80015c4 <shell_exec+0xd4>)
 8001598:	2128      	movs	r1, #40	@ 0x28
 800159a:	480b      	ldr	r0, [pc, #44]	@ (80015c8 <shell_exec+0xd8>)
 800159c:	f006 faf6 	bl	8007b8c <sniprintf>
 80015a0:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(print_buffer, size);
 80015a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	4619      	mov	r1, r3
 80015a8:	4807      	ldr	r0, [pc, #28]	@ (80015c8 <shell_exec+0xd8>)
 80015aa:	f7ff fed9 	bl	8001360 <uart_write>
	return -1;
 80015ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3740      	adds	r7, #64	@ 0x40
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	2000043c 	.word	0x2000043c
 80015c0:	20000438 	.word	0x20000438
 80015c4:	08008f50 	.word	0x08008f50
 80015c8:	2000073c 	.word	0x2000073c

080015cc <shell_run>:

static char backspace[] = "\b \b";
static char prompt[] = "> ";

int shell_run() {
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
	int reading = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]
	int pos = 0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	60bb      	str	r3, [r7, #8]

	static char cmd_buffer[BUFFER_SIZE];

	while (1) {
		uart_write(prompt, 2);
 80015da:	2102      	movs	r1, #2
 80015dc:	482a      	ldr	r0, [pc, #168]	@ (8001688 <shell_run+0xbc>)
 80015de:	f7ff febf 	bl	8001360 <uart_write>
		reading = 1;
 80015e2:	2301      	movs	r3, #1
 80015e4:	60fb      	str	r3, [r7, #12]

		while(reading) {
 80015e6:	e047      	b.n	8001678 <shell_run+0xac>
			char c = uart_read();
 80015e8:	f7ff fea0 	bl	800132c <uart_read>
 80015ec:	4603      	mov	r3, r0
 80015ee:	70fb      	strb	r3, [r7, #3]
			int size;

			switch (c) {
 80015f0:	78fb      	ldrb	r3, [r7, #3]
 80015f2:	2b08      	cmp	r3, #8
 80015f4:	d025      	beq.n	8001642 <shell_run+0x76>
 80015f6:	2b0d      	cmp	r3, #13
 80015f8:	d12e      	bne.n	8001658 <shell_run+0x8c>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (print_buffer, BUFFER_SIZE, "\r\n");
 80015fa:	4a24      	ldr	r2, [pc, #144]	@ (800168c <shell_run+0xc0>)
 80015fc:	2128      	movs	r1, #40	@ 0x28
 80015fe:	4824      	ldr	r0, [pc, #144]	@ (8001690 <shell_run+0xc4>)
 8001600:	f006 fac4 	bl	8007b8c <sniprintf>
 8001604:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	b29b      	uxth	r3, r3
 800160a:	4619      	mov	r1, r3
 800160c:	4820      	ldr	r0, [pc, #128]	@ (8001690 <shell_run+0xc4>)
 800160e:	f7ff fea7 	bl	8001360 <uart_write>
				cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	1c5a      	adds	r2, r3, #1
 8001616:	60ba      	str	r2, [r7, #8]
 8001618:	4a1e      	ldr	r2, [pc, #120]	@ (8001694 <shell_run+0xc8>)
 800161a:	2100      	movs	r1, #0
 800161c:	54d1      	strb	r1, [r2, r3]
				size = snprintf (print_buffer, BUFFER_SIZE, ":%s\r\n", cmd_buffer);
 800161e:	4b1d      	ldr	r3, [pc, #116]	@ (8001694 <shell_run+0xc8>)
 8001620:	4a1d      	ldr	r2, [pc, #116]	@ (8001698 <shell_run+0xcc>)
 8001622:	2128      	movs	r1, #40	@ 0x28
 8001624:	481a      	ldr	r0, [pc, #104]	@ (8001690 <shell_run+0xc4>)
 8001626:	f006 fab1 	bl	8007b8c <sniprintf>
 800162a:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	b29b      	uxth	r3, r3
 8001630:	4619      	mov	r1, r3
 8001632:	4817      	ldr	r0, [pc, #92]	@ (8001690 <shell_run+0xc4>)
 8001634:	f7ff fe94 	bl	8001360 <uart_write>
				reading = 0;        //exit read loop
 8001638:	2300      	movs	r3, #0
 800163a:	60fb      	str	r3, [r7, #12]
				pos = 0;            //reset buffer
 800163c:	2300      	movs	r3, #0
 800163e:	60bb      	str	r3, [r7, #8]
				break;
 8001640:	e01a      	b.n	8001678 <shell_run+0xac>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	2b00      	cmp	r3, #0
 8001646:	dd16      	ble.n	8001676 <shell_run+0xaa>
					pos--;          //remove it in buffer
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	3b01      	subs	r3, #1
 800164c:	60bb      	str	r3, [r7, #8]

					uart_write(backspace, 3);	// delete the char on the terminal
 800164e:	2103      	movs	r1, #3
 8001650:	4812      	ldr	r0, [pc, #72]	@ (800169c <shell_run+0xd0>)
 8001652:	f7ff fe85 	bl	8001360 <uart_write>
				}
				break;
 8001656:	e00e      	b.n	8001676 <shell_run+0xaa>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	2b27      	cmp	r3, #39	@ 0x27
 800165c:	dc0c      	bgt.n	8001678 <shell_run+0xac>
					uart_write(&c, 1);
 800165e:	1cfb      	adds	r3, r7, #3
 8001660:	2101      	movs	r1, #1
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff fe7c 	bl	8001360 <uart_write>
					cmd_buffer[pos++] = c; //store
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	1c5a      	adds	r2, r3, #1
 800166c:	60ba      	str	r2, [r7, #8]
 800166e:	78f9      	ldrb	r1, [r7, #3]
 8001670:	4a08      	ldr	r2, [pc, #32]	@ (8001694 <shell_run+0xc8>)
 8001672:	54d1      	strb	r1, [r2, r3]
 8001674:	e000      	b.n	8001678 <shell_run+0xac>
				break;
 8001676:	bf00      	nop
		while(reading) {
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1b4      	bne.n	80015e8 <shell_run+0x1c>
				}
			}
		}
		shell_exec(cmd_buffer);
 800167e:	4805      	ldr	r0, [pc, #20]	@ (8001694 <shell_run+0xc8>)
 8001680:	f7ff ff36 	bl	80014f0 <shell_exec>
		uart_write(prompt, 2);
 8001684:	e7a9      	b.n	80015da <shell_run+0xe>
 8001686:	bf00      	nop
 8001688:	20000008 	.word	0x20000008
 800168c:	08008f68 	.word	0x08008f68
 8001690:	2000073c 	.word	0x2000073c
 8001694:	20000768 	.word	0x20000768
 8001698:	08008f6c 	.word	0x08008f6c
 800169c:	20000004 	.word	0x20000004

080016a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016a6:	2300      	movs	r3, #0
 80016a8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016aa:	4b0c      	ldr	r3, [pc, #48]	@ (80016dc <HAL_Init+0x3c>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a0b      	ldr	r2, [pc, #44]	@ (80016dc <HAL_Init+0x3c>)
 80016b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016b4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016b6:	2003      	movs	r0, #3
 80016b8:	f000 f93e 	bl	8001938 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016bc:	200f      	movs	r0, #15
 80016be:	f000 f80f 	bl	80016e0 <HAL_InitTick>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d002      	beq.n	80016ce <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	71fb      	strb	r3, [r7, #7]
 80016cc:	e001      	b.n	80016d2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016ce:	f7ff fb5d 	bl	8000d8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016d2:	79fb      	ldrb	r3, [r7, #7]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3708      	adds	r7, #8
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	40022000 	.word	0x40022000

080016e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80016e8:	2300      	movs	r3, #0
 80016ea:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80016ec:	4b17      	ldr	r3, [pc, #92]	@ (800174c <HAL_InitTick+0x6c>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d023      	beq.n	800173c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80016f4:	4b16      	ldr	r3, [pc, #88]	@ (8001750 <HAL_InitTick+0x70>)
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	4b14      	ldr	r3, [pc, #80]	@ (800174c <HAL_InitTick+0x6c>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	4619      	mov	r1, r3
 80016fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001702:	fbb3 f3f1 	udiv	r3, r3, r1
 8001706:	fbb2 f3f3 	udiv	r3, r2, r3
 800170a:	4618      	mov	r0, r3
 800170c:	f000 f949 	bl	80019a2 <HAL_SYSTICK_Config>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d10f      	bne.n	8001736 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2b0f      	cmp	r3, #15
 800171a:	d809      	bhi.n	8001730 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800171c:	2200      	movs	r2, #0
 800171e:	6879      	ldr	r1, [r7, #4]
 8001720:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001724:	f000 f913 	bl	800194e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001728:	4a0a      	ldr	r2, [pc, #40]	@ (8001754 <HAL_InitTick+0x74>)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6013      	str	r3, [r2, #0]
 800172e:	e007      	b.n	8001740 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	73fb      	strb	r3, [r7, #15]
 8001734:	e004      	b.n	8001740 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	73fb      	strb	r3, [r7, #15]
 800173a:	e001      	b.n	8001740 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001740:	7bfb      	ldrb	r3, [r7, #15]
}
 8001742:	4618      	mov	r0, r3
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	20000010 	.word	0x20000010
 8001750:	20000000 	.word	0x20000000
 8001754:	2000000c 	.word	0x2000000c

08001758 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800175c:	4b06      	ldr	r3, [pc, #24]	@ (8001778 <HAL_IncTick+0x20>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	461a      	mov	r2, r3
 8001762:	4b06      	ldr	r3, [pc, #24]	@ (800177c <HAL_IncTick+0x24>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4413      	add	r3, r2
 8001768:	4a04      	ldr	r2, [pc, #16]	@ (800177c <HAL_IncTick+0x24>)
 800176a:	6013      	str	r3, [r2, #0]
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	20000010 	.word	0x20000010
 800177c:	20000790 	.word	0x20000790

08001780 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  return uwTick;
 8001784:	4b03      	ldr	r3, [pc, #12]	@ (8001794 <HAL_GetTick+0x14>)
 8001786:	681b      	ldr	r3, [r3, #0]
}
 8001788:	4618      	mov	r0, r3
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	20000790 	.word	0x20000790

08001798 <__NVIC_SetPriorityGrouping>:
{
 8001798:	b480      	push	{r7}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f003 0307 	and.w	r3, r3, #7
 80017a6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017a8:	4b0c      	ldr	r3, [pc, #48]	@ (80017dc <__NVIC_SetPriorityGrouping+0x44>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ae:	68ba      	ldr	r2, [r7, #8]
 80017b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017b4:	4013      	ands	r3, r2
 80017b6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ca:	4a04      	ldr	r2, [pc, #16]	@ (80017dc <__NVIC_SetPriorityGrouping+0x44>)
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	60d3      	str	r3, [r2, #12]
}
 80017d0:	bf00      	nop
 80017d2:	3714      	adds	r7, #20
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr
 80017dc:	e000ed00 	.word	0xe000ed00

080017e0 <__NVIC_GetPriorityGrouping>:
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017e4:	4b04      	ldr	r3, [pc, #16]	@ (80017f8 <__NVIC_GetPriorityGrouping+0x18>)
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	0a1b      	lsrs	r3, r3, #8
 80017ea:	f003 0307 	and.w	r3, r3, #7
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	e000ed00 	.word	0xe000ed00

080017fc <__NVIC_EnableIRQ>:
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180a:	2b00      	cmp	r3, #0
 800180c:	db0b      	blt.n	8001826 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	f003 021f 	and.w	r2, r3, #31
 8001814:	4907      	ldr	r1, [pc, #28]	@ (8001834 <__NVIC_EnableIRQ+0x38>)
 8001816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181a:	095b      	lsrs	r3, r3, #5
 800181c:	2001      	movs	r0, #1
 800181e:	fa00 f202 	lsl.w	r2, r0, r2
 8001822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	e000e100 	.word	0xe000e100

08001838 <__NVIC_SetPriority>:
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	6039      	str	r1, [r7, #0]
 8001842:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001844:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001848:	2b00      	cmp	r3, #0
 800184a:	db0a      	blt.n	8001862 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	b2da      	uxtb	r2, r3
 8001850:	490c      	ldr	r1, [pc, #48]	@ (8001884 <__NVIC_SetPriority+0x4c>)
 8001852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001856:	0112      	lsls	r2, r2, #4
 8001858:	b2d2      	uxtb	r2, r2
 800185a:	440b      	add	r3, r1
 800185c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001860:	e00a      	b.n	8001878 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	b2da      	uxtb	r2, r3
 8001866:	4908      	ldr	r1, [pc, #32]	@ (8001888 <__NVIC_SetPriority+0x50>)
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	f003 030f 	and.w	r3, r3, #15
 800186e:	3b04      	subs	r3, #4
 8001870:	0112      	lsls	r2, r2, #4
 8001872:	b2d2      	uxtb	r2, r2
 8001874:	440b      	add	r3, r1
 8001876:	761a      	strb	r2, [r3, #24]
}
 8001878:	bf00      	nop
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	e000e100 	.word	0xe000e100
 8001888:	e000ed00 	.word	0xe000ed00

0800188c <NVIC_EncodePriority>:
{
 800188c:	b480      	push	{r7}
 800188e:	b089      	sub	sp, #36	@ 0x24
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	f003 0307 	and.w	r3, r3, #7
 800189e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	f1c3 0307 	rsb	r3, r3, #7
 80018a6:	2b04      	cmp	r3, #4
 80018a8:	bf28      	it	cs
 80018aa:	2304      	movcs	r3, #4
 80018ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	3304      	adds	r3, #4
 80018b2:	2b06      	cmp	r3, #6
 80018b4:	d902      	bls.n	80018bc <NVIC_EncodePriority+0x30>
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	3b03      	subs	r3, #3
 80018ba:	e000      	b.n	80018be <NVIC_EncodePriority+0x32>
 80018bc:	2300      	movs	r3, #0
 80018be:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80018c4:	69bb      	ldr	r3, [r7, #24]
 80018c6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ca:	43da      	mvns	r2, r3
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	401a      	ands	r2, r3
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018d4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	fa01 f303 	lsl.w	r3, r1, r3
 80018de:	43d9      	mvns	r1, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018e4:	4313      	orrs	r3, r2
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3724      	adds	r7, #36	@ 0x24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
	...

080018f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3b01      	subs	r3, #1
 8001900:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001904:	d301      	bcc.n	800190a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001906:	2301      	movs	r3, #1
 8001908:	e00f      	b.n	800192a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800190a:	4a0a      	ldr	r2, [pc, #40]	@ (8001934 <SysTick_Config+0x40>)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	3b01      	subs	r3, #1
 8001910:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001912:	210f      	movs	r1, #15
 8001914:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001918:	f7ff ff8e 	bl	8001838 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800191c:	4b05      	ldr	r3, [pc, #20]	@ (8001934 <SysTick_Config+0x40>)
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001922:	4b04      	ldr	r3, [pc, #16]	@ (8001934 <SysTick_Config+0x40>)
 8001924:	2207      	movs	r2, #7
 8001926:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	e000e010 	.word	0xe000e010

08001938 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f7ff ff29 	bl	8001798 <__NVIC_SetPriorityGrouping>
}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b086      	sub	sp, #24
 8001952:	af00      	add	r7, sp, #0
 8001954:	4603      	mov	r3, r0
 8001956:	60b9      	str	r1, [r7, #8]
 8001958:	607a      	str	r2, [r7, #4]
 800195a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800195c:	2300      	movs	r3, #0
 800195e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001960:	f7ff ff3e 	bl	80017e0 <__NVIC_GetPriorityGrouping>
 8001964:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	68b9      	ldr	r1, [r7, #8]
 800196a:	6978      	ldr	r0, [r7, #20]
 800196c:	f7ff ff8e 	bl	800188c <NVIC_EncodePriority>
 8001970:	4602      	mov	r2, r0
 8001972:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001976:	4611      	mov	r1, r2
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff ff5d 	bl	8001838 <__NVIC_SetPriority>
}
 800197e:	bf00      	nop
 8001980:	3718      	adds	r7, #24
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b082      	sub	sp, #8
 800198a:	af00      	add	r7, sp, #0
 800198c:	4603      	mov	r3, r0
 800198e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff ff31 	bl	80017fc <__NVIC_EnableIRQ>
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b082      	sub	sp, #8
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f7ff ffa2 	bl	80018f4 <SysTick_Config>
 80019b0:	4603      	mov	r3, r0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b085      	sub	sp, #20
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019c2:	2300      	movs	r3, #0
 80019c4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	2b02      	cmp	r3, #2
 80019d0:	d008      	beq.n	80019e4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2204      	movs	r2, #4
 80019d6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2200      	movs	r2, #0
 80019dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e022      	b.n	8001a2a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f022 020e 	bic.w	r2, r2, #14
 80019f2:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f022 0201 	bic.w	r2, r2, #1
 8001a02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a08:	f003 021c 	and.w	r2, r3, #28
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a10:	2101      	movs	r1, #1
 8001a12:	fa01 f202 	lsl.w	r2, r1, r2
 8001a16:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2200      	movs	r2, #0
 8001a24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001a28:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3714      	adds	r7, #20
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr

08001a36 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	b084      	sub	sp, #16
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d005      	beq.n	8001a5a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2204      	movs	r2, #4
 8001a52:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	73fb      	strb	r3, [r7, #15]
 8001a58:	e029      	b.n	8001aae <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f022 020e 	bic.w	r2, r2, #14
 8001a68:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f022 0201 	bic.w	r2, r2, #1
 8001a78:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a7e:	f003 021c 	and.w	r2, r3, #28
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a86:	2101      	movs	r1, #1
 8001a88:	fa01 f202 	lsl.w	r2, r1, r2
 8001a8c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2201      	movs	r2, #1
 8001a92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d003      	beq.n	8001aae <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	4798      	blx	r3
    }
  }
  return status;
 8001aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3710      	adds	r7, #16
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b087      	sub	sp, #28
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ac6:	e17f      	b.n	8001dc8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	2101      	movs	r1, #1
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	f000 8171 	beq.w	8001dc2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f003 0303 	and.w	r3, r3, #3
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d005      	beq.n	8001af8 <HAL_GPIO_Init+0x40>
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f003 0303 	and.w	r3, r3, #3
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d130      	bne.n	8001b5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	2203      	movs	r2, #3
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	68da      	ldr	r2, [r3, #12]
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b2e:	2201      	movs	r2, #1
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	43db      	mvns	r3, r3
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	091b      	lsrs	r3, r3, #4
 8001b44:	f003 0201 	and.w	r2, r3, #1
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f003 0303 	and.w	r3, r3, #3
 8001b62:	2b03      	cmp	r3, #3
 8001b64:	d118      	bne.n	8001b98 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	43db      	mvns	r3, r3
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	4013      	ands	r3, r2
 8001b7a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	08db      	lsrs	r3, r3, #3
 8001b82:	f003 0201 	and.w	r2, r3, #1
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f003 0303 	and.w	r3, r3, #3
 8001ba0:	2b03      	cmp	r3, #3
 8001ba2:	d017      	beq.n	8001bd4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	2203      	movs	r2, #3
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	43db      	mvns	r3, r3
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	689a      	ldr	r2, [r3, #8]
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f003 0303 	and.w	r3, r3, #3
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d123      	bne.n	8001c28 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	08da      	lsrs	r2, r3, #3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3208      	adds	r2, #8
 8001be8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bec:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	f003 0307 	and.w	r3, r3, #7
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	220f      	movs	r2, #15
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	693a      	ldr	r2, [r7, #16]
 8001c00:	4013      	ands	r3, r2
 8001c02:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	691a      	ldr	r2, [r3, #16]
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	693a      	ldr	r2, [r7, #16]
 8001c16:	4313      	orrs	r3, r2
 8001c18:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	08da      	lsrs	r2, r3, #3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	3208      	adds	r2, #8
 8001c22:	6939      	ldr	r1, [r7, #16]
 8001c24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	2203      	movs	r2, #3
 8001c34:	fa02 f303 	lsl.w	r3, r2, r3
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 0203 	and.w	r2, r3, #3
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	693a      	ldr	r2, [r7, #16]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	f000 80ac 	beq.w	8001dc2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c6a:	4b5f      	ldr	r3, [pc, #380]	@ (8001de8 <HAL_GPIO_Init+0x330>)
 8001c6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c6e:	4a5e      	ldr	r2, [pc, #376]	@ (8001de8 <HAL_GPIO_Init+0x330>)
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c76:	4b5c      	ldr	r3, [pc, #368]	@ (8001de8 <HAL_GPIO_Init+0x330>)
 8001c78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	60bb      	str	r3, [r7, #8]
 8001c80:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c82:	4a5a      	ldr	r2, [pc, #360]	@ (8001dec <HAL_GPIO_Init+0x334>)
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	089b      	lsrs	r3, r3, #2
 8001c88:	3302      	adds	r3, #2
 8001c8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	f003 0303 	and.w	r3, r3, #3
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	220f      	movs	r2, #15
 8001c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9e:	43db      	mvns	r3, r3
 8001ca0:	693a      	ldr	r2, [r7, #16]
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001cac:	d025      	beq.n	8001cfa <HAL_GPIO_Init+0x242>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a4f      	ldr	r2, [pc, #316]	@ (8001df0 <HAL_GPIO_Init+0x338>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d01f      	beq.n	8001cf6 <HAL_GPIO_Init+0x23e>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a4e      	ldr	r2, [pc, #312]	@ (8001df4 <HAL_GPIO_Init+0x33c>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d019      	beq.n	8001cf2 <HAL_GPIO_Init+0x23a>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a4d      	ldr	r2, [pc, #308]	@ (8001df8 <HAL_GPIO_Init+0x340>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d013      	beq.n	8001cee <HAL_GPIO_Init+0x236>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a4c      	ldr	r2, [pc, #304]	@ (8001dfc <HAL_GPIO_Init+0x344>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d00d      	beq.n	8001cea <HAL_GPIO_Init+0x232>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a4b      	ldr	r2, [pc, #300]	@ (8001e00 <HAL_GPIO_Init+0x348>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d007      	beq.n	8001ce6 <HAL_GPIO_Init+0x22e>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a4a      	ldr	r2, [pc, #296]	@ (8001e04 <HAL_GPIO_Init+0x34c>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d101      	bne.n	8001ce2 <HAL_GPIO_Init+0x22a>
 8001cde:	2306      	movs	r3, #6
 8001ce0:	e00c      	b.n	8001cfc <HAL_GPIO_Init+0x244>
 8001ce2:	2307      	movs	r3, #7
 8001ce4:	e00a      	b.n	8001cfc <HAL_GPIO_Init+0x244>
 8001ce6:	2305      	movs	r3, #5
 8001ce8:	e008      	b.n	8001cfc <HAL_GPIO_Init+0x244>
 8001cea:	2304      	movs	r3, #4
 8001cec:	e006      	b.n	8001cfc <HAL_GPIO_Init+0x244>
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e004      	b.n	8001cfc <HAL_GPIO_Init+0x244>
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	e002      	b.n	8001cfc <HAL_GPIO_Init+0x244>
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e000      	b.n	8001cfc <HAL_GPIO_Init+0x244>
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	697a      	ldr	r2, [r7, #20]
 8001cfe:	f002 0203 	and.w	r2, r2, #3
 8001d02:	0092      	lsls	r2, r2, #2
 8001d04:	4093      	lsls	r3, r2
 8001d06:	693a      	ldr	r2, [r7, #16]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d0c:	4937      	ldr	r1, [pc, #220]	@ (8001dec <HAL_GPIO_Init+0x334>)
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	089b      	lsrs	r3, r3, #2
 8001d12:	3302      	adds	r3, #2
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d1a:	4b3b      	ldr	r3, [pc, #236]	@ (8001e08 <HAL_GPIO_Init+0x350>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	43db      	mvns	r3, r3
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	4013      	ands	r3, r2
 8001d28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d003      	beq.n	8001d3e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d3e:	4a32      	ldr	r2, [pc, #200]	@ (8001e08 <HAL_GPIO_Init+0x350>)
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d44:	4b30      	ldr	r3, [pc, #192]	@ (8001e08 <HAL_GPIO_Init+0x350>)
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	4013      	ands	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d003      	beq.n	8001d68 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d68:	4a27      	ldr	r2, [pc, #156]	@ (8001e08 <HAL_GPIO_Init+0x350>)
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d6e:	4b26      	ldr	r3, [pc, #152]	@ (8001e08 <HAL_GPIO_Init+0x350>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	43db      	mvns	r3, r3
 8001d78:	693a      	ldr	r2, [r7, #16]
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d003      	beq.n	8001d92 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d92:	4a1d      	ldr	r2, [pc, #116]	@ (8001e08 <HAL_GPIO_Init+0x350>)
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001d98:	4b1b      	ldr	r3, [pc, #108]	@ (8001e08 <HAL_GPIO_Init+0x350>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	43db      	mvns	r3, r3
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	4013      	ands	r3, r2
 8001da6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d003      	beq.n	8001dbc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001dbc:	4a12      	ldr	r2, [pc, #72]	@ (8001e08 <HAL_GPIO_Init+0x350>)
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	fa22 f303 	lsr.w	r3, r2, r3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	f47f ae78 	bne.w	8001ac8 <HAL_GPIO_Init+0x10>
  }
}
 8001dd8:	bf00      	nop
 8001dda:	bf00      	nop
 8001ddc:	371c      	adds	r7, #28
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	40021000 	.word	0x40021000
 8001dec:	40010000 	.word	0x40010000
 8001df0:	48000400 	.word	0x48000400
 8001df4:	48000800 	.word	0x48000800
 8001df8:	48000c00 	.word	0x48000c00
 8001dfc:	48001000 	.word	0x48001000
 8001e00:	48001400 	.word	0x48001400
 8001e04:	48001800 	.word	0x48001800
 8001e08:	40010400 	.word	0x40010400

08001e0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	460b      	mov	r3, r1
 8001e16:	807b      	strh	r3, [r7, #2]
 8001e18:	4613      	mov	r3, r2
 8001e1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e1c:	787b      	ldrb	r3, [r7, #1]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d003      	beq.n	8001e2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e22:	887a      	ldrh	r2, [r7, #2]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e28:	e002      	b.n	8001e30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e2a:	887a      	ldrh	r2, [r7, #2]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	460b      	mov	r3, r1
 8001e46:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	695b      	ldr	r3, [r3, #20]
 8001e4c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e4e:	887a      	ldrh	r2, [r7, #2]
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	4013      	ands	r3, r2
 8001e54:	041a      	lsls	r2, r3, #16
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	43d9      	mvns	r1, r3
 8001e5a:	887b      	ldrh	r3, [r7, #2]
 8001e5c:	400b      	ands	r3, r1
 8001e5e:	431a      	orrs	r2, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	619a      	str	r2, [r3, #24]
}
 8001e64:	bf00      	nop
 8001e66:	3714      	adds	r7, #20
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d101      	bne.n	8001e82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e08d      	b.n	8001f9e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d106      	bne.n	8001e9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f7fe fc5c 	bl	8000754 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2224      	movs	r2, #36	@ 0x24
 8001ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f022 0201 	bic.w	r2, r2, #1
 8001eb2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	685a      	ldr	r2, [r3, #4]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001ec0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	689a      	ldr	r2, [r3, #8]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ed0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d107      	bne.n	8001eea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	689a      	ldr	r2, [r3, #8]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001ee6:	609a      	str	r2, [r3, #8]
 8001ee8:	e006      	b.n	8001ef8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	689a      	ldr	r2, [r3, #8]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001ef6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d108      	bne.n	8001f12 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	685a      	ldr	r2, [r3, #4]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	e007      	b.n	8001f22 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	685a      	ldr	r2, [r3, #4]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f20:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	6812      	ldr	r2, [r2, #0]
 8001f2c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f34:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	68da      	ldr	r2, [r3, #12]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f44:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	691a      	ldr	r2, [r3, #16]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	695b      	ldr	r3, [r3, #20]
 8001f4e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	699b      	ldr	r3, [r3, #24]
 8001f56:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	69d9      	ldr	r1, [r3, #28]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a1a      	ldr	r2, [r3, #32]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f042 0201 	orr.w	r2, r2, #1
 8001f7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2200      	movs	r2, #0
 8001f84:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2220      	movs	r2, #32
 8001f8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2200      	movs	r2, #0
 8001f92:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2200      	movs	r2, #0
 8001f98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3708      	adds	r7, #8
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}

08001fa6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	b083      	sub	sp, #12
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]
 8001fae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	2b20      	cmp	r3, #32
 8001fba:	d138      	bne.n	800202e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d101      	bne.n	8001fca <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	e032      	b.n	8002030 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2224      	movs	r2, #36	@ 0x24
 8001fd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f022 0201 	bic.w	r2, r2, #1
 8001fe8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001ff8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	6819      	ldr	r1, [r3, #0]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	430a      	orrs	r2, r1
 8002008:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f042 0201 	orr.w	r2, r2, #1
 8002018:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2220      	movs	r2, #32
 800201e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800202a:	2300      	movs	r3, #0
 800202c:	e000      	b.n	8002030 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800202e:	2302      	movs	r3, #2
  }
}
 8002030:	4618      	mov	r0, r3
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800203c:	b480      	push	{r7}
 800203e:	b085      	sub	sp, #20
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b20      	cmp	r3, #32
 8002050:	d139      	bne.n	80020c6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002058:	2b01      	cmp	r3, #1
 800205a:	d101      	bne.n	8002060 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800205c:	2302      	movs	r3, #2
 800205e:	e033      	b.n	80020c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2224      	movs	r2, #36	@ 0x24
 800206c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f022 0201 	bic.w	r2, r2, #1
 800207e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800208e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	021b      	lsls	r3, r3, #8
 8002094:	68fa      	ldr	r2, [r7, #12]
 8002096:	4313      	orrs	r3, r2
 8002098:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	68fa      	ldr	r2, [r7, #12]
 80020a0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f042 0201 	orr.w	r2, r2, #1
 80020b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2220      	movs	r2, #32
 80020b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80020c2:	2300      	movs	r3, #0
 80020c4:	e000      	b.n	80020c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80020c6:	2302      	movs	r3, #2
  }
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3714      	adds	r7, #20
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80020d8:	4b04      	ldr	r3, [pc, #16]	@ (80020ec <HAL_PWREx_GetVoltageRange+0x18>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	40007000 	.word	0x40007000

080020f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020fe:	d130      	bne.n	8002162 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002100:	4b23      	ldr	r3, [pc, #140]	@ (8002190 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002108:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800210c:	d038      	beq.n	8002180 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800210e:	4b20      	ldr	r3, [pc, #128]	@ (8002190 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002116:	4a1e      	ldr	r2, [pc, #120]	@ (8002190 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002118:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800211c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800211e:	4b1d      	ldr	r3, [pc, #116]	@ (8002194 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2232      	movs	r2, #50	@ 0x32
 8002124:	fb02 f303 	mul.w	r3, r2, r3
 8002128:	4a1b      	ldr	r2, [pc, #108]	@ (8002198 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800212a:	fba2 2303 	umull	r2, r3, r2, r3
 800212e:	0c9b      	lsrs	r3, r3, #18
 8002130:	3301      	adds	r3, #1
 8002132:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002134:	e002      	b.n	800213c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	3b01      	subs	r3, #1
 800213a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800213c:	4b14      	ldr	r3, [pc, #80]	@ (8002190 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800213e:	695b      	ldr	r3, [r3, #20]
 8002140:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002144:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002148:	d102      	bne.n	8002150 <HAL_PWREx_ControlVoltageScaling+0x60>
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d1f2      	bne.n	8002136 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002150:	4b0f      	ldr	r3, [pc, #60]	@ (8002190 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002152:	695b      	ldr	r3, [r3, #20]
 8002154:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002158:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800215c:	d110      	bne.n	8002180 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800215e:	2303      	movs	r3, #3
 8002160:	e00f      	b.n	8002182 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002162:	4b0b      	ldr	r3, [pc, #44]	@ (8002190 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800216a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800216e:	d007      	beq.n	8002180 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002170:	4b07      	ldr	r3, [pc, #28]	@ (8002190 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002178:	4a05      	ldr	r2, [pc, #20]	@ (8002190 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800217a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800217e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3714      	adds	r7, #20
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	40007000 	.word	0x40007000
 8002194:	20000000 	.word	0x20000000
 8002198:	431bde83 	.word	0x431bde83

0800219c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b088      	sub	sp, #32
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d101      	bne.n	80021ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e3ca      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021ae:	4b97      	ldr	r3, [pc, #604]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f003 030c 	and.w	r3, r3, #12
 80021b6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021b8:	4b94      	ldr	r3, [pc, #592]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	f003 0303 	and.w	r3, r3, #3
 80021c0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0310 	and.w	r3, r3, #16
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	f000 80e4 	beq.w	8002398 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d007      	beq.n	80021e6 <HAL_RCC_OscConfig+0x4a>
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	2b0c      	cmp	r3, #12
 80021da:	f040 808b 	bne.w	80022f4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	f040 8087 	bne.w	80022f4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021e6:	4b89      	ldr	r3, [pc, #548]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d005      	beq.n	80021fe <HAL_RCC_OscConfig+0x62>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	699b      	ldr	r3, [r3, #24]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d101      	bne.n	80021fe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e3a2      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6a1a      	ldr	r2, [r3, #32]
 8002202:	4b82      	ldr	r3, [pc, #520]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0308 	and.w	r3, r3, #8
 800220a:	2b00      	cmp	r3, #0
 800220c:	d004      	beq.n	8002218 <HAL_RCC_OscConfig+0x7c>
 800220e:	4b7f      	ldr	r3, [pc, #508]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002216:	e005      	b.n	8002224 <HAL_RCC_OscConfig+0x88>
 8002218:	4b7c      	ldr	r3, [pc, #496]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 800221a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800221e:	091b      	lsrs	r3, r3, #4
 8002220:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002224:	4293      	cmp	r3, r2
 8002226:	d223      	bcs.n	8002270 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a1b      	ldr	r3, [r3, #32]
 800222c:	4618      	mov	r0, r3
 800222e:	f000 fd55 	bl	8002cdc <RCC_SetFlashLatencyFromMSIRange>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e383      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800223c:	4b73      	ldr	r3, [pc, #460]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a72      	ldr	r2, [pc, #456]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 8002242:	f043 0308 	orr.w	r3, r3, #8
 8002246:	6013      	str	r3, [r2, #0]
 8002248:	4b70      	ldr	r3, [pc, #448]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a1b      	ldr	r3, [r3, #32]
 8002254:	496d      	ldr	r1, [pc, #436]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 8002256:	4313      	orrs	r3, r2
 8002258:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800225a:	4b6c      	ldr	r3, [pc, #432]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	69db      	ldr	r3, [r3, #28]
 8002266:	021b      	lsls	r3, r3, #8
 8002268:	4968      	ldr	r1, [pc, #416]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 800226a:	4313      	orrs	r3, r2
 800226c:	604b      	str	r3, [r1, #4]
 800226e:	e025      	b.n	80022bc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002270:	4b66      	ldr	r3, [pc, #408]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a65      	ldr	r2, [pc, #404]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 8002276:	f043 0308 	orr.w	r3, r3, #8
 800227a:	6013      	str	r3, [r2, #0]
 800227c:	4b63      	ldr	r3, [pc, #396]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	4960      	ldr	r1, [pc, #384]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 800228a:	4313      	orrs	r3, r2
 800228c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800228e:	4b5f      	ldr	r3, [pc, #380]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	021b      	lsls	r3, r3, #8
 800229c:	495b      	ldr	r1, [pc, #364]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 800229e:	4313      	orrs	r3, r2
 80022a0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022a2:	69bb      	ldr	r3, [r7, #24]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d109      	bne.n	80022bc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a1b      	ldr	r3, [r3, #32]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f000 fd15 	bl	8002cdc <RCC_SetFlashLatencyFromMSIRange>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e343      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022bc:	f000 fc4a 	bl	8002b54 <HAL_RCC_GetSysClockFreq>
 80022c0:	4602      	mov	r2, r0
 80022c2:	4b52      	ldr	r3, [pc, #328]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	091b      	lsrs	r3, r3, #4
 80022c8:	f003 030f 	and.w	r3, r3, #15
 80022cc:	4950      	ldr	r1, [pc, #320]	@ (8002410 <HAL_RCC_OscConfig+0x274>)
 80022ce:	5ccb      	ldrb	r3, [r1, r3]
 80022d0:	f003 031f 	and.w	r3, r3, #31
 80022d4:	fa22 f303 	lsr.w	r3, r2, r3
 80022d8:	4a4e      	ldr	r2, [pc, #312]	@ (8002414 <HAL_RCC_OscConfig+0x278>)
 80022da:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80022dc:	4b4e      	ldr	r3, [pc, #312]	@ (8002418 <HAL_RCC_OscConfig+0x27c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff f9fd 	bl	80016e0 <HAL_InitTick>
 80022e6:	4603      	mov	r3, r0
 80022e8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80022ea:	7bfb      	ldrb	r3, [r7, #15]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d052      	beq.n	8002396 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80022f0:	7bfb      	ldrb	r3, [r7, #15]
 80022f2:	e327      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	699b      	ldr	r3, [r3, #24]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d032      	beq.n	8002362 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80022fc:	4b43      	ldr	r3, [pc, #268]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a42      	ldr	r2, [pc, #264]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 8002302:	f043 0301 	orr.w	r3, r3, #1
 8002306:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002308:	f7ff fa3a 	bl	8001780 <HAL_GetTick>
 800230c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800230e:	e008      	b.n	8002322 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002310:	f7ff fa36 	bl	8001780 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	2b02      	cmp	r3, #2
 800231c:	d901      	bls.n	8002322 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e310      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002322:	4b3a      	ldr	r3, [pc, #232]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0302 	and.w	r3, r3, #2
 800232a:	2b00      	cmp	r3, #0
 800232c:	d0f0      	beq.n	8002310 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800232e:	4b37      	ldr	r3, [pc, #220]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a36      	ldr	r2, [pc, #216]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 8002334:	f043 0308 	orr.w	r3, r3, #8
 8002338:	6013      	str	r3, [r2, #0]
 800233a:	4b34      	ldr	r3, [pc, #208]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6a1b      	ldr	r3, [r3, #32]
 8002346:	4931      	ldr	r1, [pc, #196]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 8002348:	4313      	orrs	r3, r2
 800234a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800234c:	4b2f      	ldr	r3, [pc, #188]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	69db      	ldr	r3, [r3, #28]
 8002358:	021b      	lsls	r3, r3, #8
 800235a:	492c      	ldr	r1, [pc, #176]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 800235c:	4313      	orrs	r3, r2
 800235e:	604b      	str	r3, [r1, #4]
 8002360:	e01a      	b.n	8002398 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002362:	4b2a      	ldr	r3, [pc, #168]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a29      	ldr	r2, [pc, #164]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 8002368:	f023 0301 	bic.w	r3, r3, #1
 800236c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800236e:	f7ff fa07 	bl	8001780 <HAL_GetTick>
 8002372:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002374:	e008      	b.n	8002388 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002376:	f7ff fa03 	bl	8001780 <HAL_GetTick>
 800237a:	4602      	mov	r2, r0
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	2b02      	cmp	r3, #2
 8002382:	d901      	bls.n	8002388 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002384:	2303      	movs	r3, #3
 8002386:	e2dd      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002388:	4b20      	ldr	r3, [pc, #128]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0302 	and.w	r3, r3, #2
 8002390:	2b00      	cmp	r3, #0
 8002392:	d1f0      	bne.n	8002376 <HAL_RCC_OscConfig+0x1da>
 8002394:	e000      	b.n	8002398 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002396:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0301 	and.w	r3, r3, #1
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d074      	beq.n	800248e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	2b08      	cmp	r3, #8
 80023a8:	d005      	beq.n	80023b6 <HAL_RCC_OscConfig+0x21a>
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	2b0c      	cmp	r3, #12
 80023ae:	d10e      	bne.n	80023ce <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	2b03      	cmp	r3, #3
 80023b4:	d10b      	bne.n	80023ce <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b6:	4b15      	ldr	r3, [pc, #84]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d064      	beq.n	800248c <HAL_RCC_OscConfig+0x2f0>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d160      	bne.n	800248c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e2ba      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023d6:	d106      	bne.n	80023e6 <HAL_RCC_OscConfig+0x24a>
 80023d8:	4b0c      	ldr	r3, [pc, #48]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a0b      	ldr	r2, [pc, #44]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 80023de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023e2:	6013      	str	r3, [r2, #0]
 80023e4:	e026      	b.n	8002434 <HAL_RCC_OscConfig+0x298>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023ee:	d115      	bne.n	800241c <HAL_RCC_OscConfig+0x280>
 80023f0:	4b06      	ldr	r3, [pc, #24]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a05      	ldr	r2, [pc, #20]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 80023f6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023fa:	6013      	str	r3, [r2, #0]
 80023fc:	4b03      	ldr	r3, [pc, #12]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a02      	ldr	r2, [pc, #8]	@ (800240c <HAL_RCC_OscConfig+0x270>)
 8002402:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002406:	6013      	str	r3, [r2, #0]
 8002408:	e014      	b.n	8002434 <HAL_RCC_OscConfig+0x298>
 800240a:	bf00      	nop
 800240c:	40021000 	.word	0x40021000
 8002410:	08008f7c 	.word	0x08008f7c
 8002414:	20000000 	.word	0x20000000
 8002418:	2000000c 	.word	0x2000000c
 800241c:	4ba0      	ldr	r3, [pc, #640]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a9f      	ldr	r2, [pc, #636]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 8002422:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002426:	6013      	str	r3, [r2, #0]
 8002428:	4b9d      	ldr	r3, [pc, #628]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a9c      	ldr	r2, [pc, #624]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 800242e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002432:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d013      	beq.n	8002464 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800243c:	f7ff f9a0 	bl	8001780 <HAL_GetTick>
 8002440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002442:	e008      	b.n	8002456 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002444:	f7ff f99c 	bl	8001780 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b64      	cmp	r3, #100	@ 0x64
 8002450:	d901      	bls.n	8002456 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e276      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002456:	4b92      	ldr	r3, [pc, #584]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d0f0      	beq.n	8002444 <HAL_RCC_OscConfig+0x2a8>
 8002462:	e014      	b.n	800248e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002464:	f7ff f98c 	bl	8001780 <HAL_GetTick>
 8002468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800246a:	e008      	b.n	800247e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800246c:	f7ff f988 	bl	8001780 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	2b64      	cmp	r3, #100	@ 0x64
 8002478:	d901      	bls.n	800247e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800247a:	2303      	movs	r3, #3
 800247c:	e262      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800247e:	4b88      	ldr	r3, [pc, #544]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d1f0      	bne.n	800246c <HAL_RCC_OscConfig+0x2d0>
 800248a:	e000      	b.n	800248e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800248c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0302 	and.w	r3, r3, #2
 8002496:	2b00      	cmp	r3, #0
 8002498:	d060      	beq.n	800255c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	2b04      	cmp	r3, #4
 800249e:	d005      	beq.n	80024ac <HAL_RCC_OscConfig+0x310>
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	2b0c      	cmp	r3, #12
 80024a4:	d119      	bne.n	80024da <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d116      	bne.n	80024da <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024ac:	4b7c      	ldr	r3, [pc, #496]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d005      	beq.n	80024c4 <HAL_RCC_OscConfig+0x328>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d101      	bne.n	80024c4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e23f      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024c4:	4b76      	ldr	r3, [pc, #472]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	691b      	ldr	r3, [r3, #16]
 80024d0:	061b      	lsls	r3, r3, #24
 80024d2:	4973      	ldr	r1, [pc, #460]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024d8:	e040      	b.n	800255c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d023      	beq.n	800252a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024e2:	4b6f      	ldr	r3, [pc, #444]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a6e      	ldr	r2, [pc, #440]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 80024e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ee:	f7ff f947 	bl	8001780 <HAL_GetTick>
 80024f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024f4:	e008      	b.n	8002508 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024f6:	f7ff f943 	bl	8001780 <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d901      	bls.n	8002508 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e21d      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002508:	4b65      	ldr	r3, [pc, #404]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002510:	2b00      	cmp	r3, #0
 8002512:	d0f0      	beq.n	80024f6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002514:	4b62      	ldr	r3, [pc, #392]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	691b      	ldr	r3, [r3, #16]
 8002520:	061b      	lsls	r3, r3, #24
 8002522:	495f      	ldr	r1, [pc, #380]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 8002524:	4313      	orrs	r3, r2
 8002526:	604b      	str	r3, [r1, #4]
 8002528:	e018      	b.n	800255c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800252a:	4b5d      	ldr	r3, [pc, #372]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a5c      	ldr	r2, [pc, #368]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 8002530:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002534:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002536:	f7ff f923 	bl	8001780 <HAL_GetTick>
 800253a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800253c:	e008      	b.n	8002550 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800253e:	f7ff f91f 	bl	8001780 <HAL_GetTick>
 8002542:	4602      	mov	r2, r0
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	2b02      	cmp	r3, #2
 800254a:	d901      	bls.n	8002550 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e1f9      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002550:	4b53      	ldr	r3, [pc, #332]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002558:	2b00      	cmp	r3, #0
 800255a:	d1f0      	bne.n	800253e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0308 	and.w	r3, r3, #8
 8002564:	2b00      	cmp	r3, #0
 8002566:	d03c      	beq.n	80025e2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	695b      	ldr	r3, [r3, #20]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d01c      	beq.n	80025aa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002570:	4b4b      	ldr	r3, [pc, #300]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 8002572:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002576:	4a4a      	ldr	r2, [pc, #296]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 8002578:	f043 0301 	orr.w	r3, r3, #1
 800257c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002580:	f7ff f8fe 	bl	8001780 <HAL_GetTick>
 8002584:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002586:	e008      	b.n	800259a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002588:	f7ff f8fa 	bl	8001780 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e1d4      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800259a:	4b41      	ldr	r3, [pc, #260]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 800259c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025a0:	f003 0302 	and.w	r3, r3, #2
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d0ef      	beq.n	8002588 <HAL_RCC_OscConfig+0x3ec>
 80025a8:	e01b      	b.n	80025e2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025aa:	4b3d      	ldr	r3, [pc, #244]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 80025ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025b0:	4a3b      	ldr	r2, [pc, #236]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 80025b2:	f023 0301 	bic.w	r3, r3, #1
 80025b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ba:	f7ff f8e1 	bl	8001780 <HAL_GetTick>
 80025be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025c0:	e008      	b.n	80025d4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025c2:	f7ff f8dd 	bl	8001780 <HAL_GetTick>
 80025c6:	4602      	mov	r2, r0
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d901      	bls.n	80025d4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80025d0:	2303      	movs	r3, #3
 80025d2:	e1b7      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025d4:	4b32      	ldr	r3, [pc, #200]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 80025d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025da:	f003 0302 	and.w	r3, r3, #2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1ef      	bne.n	80025c2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0304 	and.w	r3, r3, #4
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	f000 80a6 	beq.w	800273c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025f0:	2300      	movs	r3, #0
 80025f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80025f4:	4b2a      	ldr	r3, [pc, #168]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 80025f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d10d      	bne.n	800261c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002600:	4b27      	ldr	r3, [pc, #156]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 8002602:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002604:	4a26      	ldr	r2, [pc, #152]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 8002606:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800260a:	6593      	str	r3, [r2, #88]	@ 0x58
 800260c:	4b24      	ldr	r3, [pc, #144]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 800260e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002610:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002614:	60bb      	str	r3, [r7, #8]
 8002616:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002618:	2301      	movs	r3, #1
 800261a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800261c:	4b21      	ldr	r3, [pc, #132]	@ (80026a4 <HAL_RCC_OscConfig+0x508>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002624:	2b00      	cmp	r3, #0
 8002626:	d118      	bne.n	800265a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002628:	4b1e      	ldr	r3, [pc, #120]	@ (80026a4 <HAL_RCC_OscConfig+0x508>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a1d      	ldr	r2, [pc, #116]	@ (80026a4 <HAL_RCC_OscConfig+0x508>)
 800262e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002632:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002634:	f7ff f8a4 	bl	8001780 <HAL_GetTick>
 8002638:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800263a:	e008      	b.n	800264e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800263c:	f7ff f8a0 	bl	8001780 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b02      	cmp	r3, #2
 8002648:	d901      	bls.n	800264e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e17a      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800264e:	4b15      	ldr	r3, [pc, #84]	@ (80026a4 <HAL_RCC_OscConfig+0x508>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002656:	2b00      	cmp	r3, #0
 8002658:	d0f0      	beq.n	800263c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d108      	bne.n	8002674 <HAL_RCC_OscConfig+0x4d8>
 8002662:	4b0f      	ldr	r3, [pc, #60]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 8002664:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002668:	4a0d      	ldr	r2, [pc, #52]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 800266a:	f043 0301 	orr.w	r3, r3, #1
 800266e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002672:	e029      	b.n	80026c8 <HAL_RCC_OscConfig+0x52c>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	2b05      	cmp	r3, #5
 800267a:	d115      	bne.n	80026a8 <HAL_RCC_OscConfig+0x50c>
 800267c:	4b08      	ldr	r3, [pc, #32]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 800267e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002682:	4a07      	ldr	r2, [pc, #28]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 8002684:	f043 0304 	orr.w	r3, r3, #4
 8002688:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800268c:	4b04      	ldr	r3, [pc, #16]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 800268e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002692:	4a03      	ldr	r2, [pc, #12]	@ (80026a0 <HAL_RCC_OscConfig+0x504>)
 8002694:	f043 0301 	orr.w	r3, r3, #1
 8002698:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800269c:	e014      	b.n	80026c8 <HAL_RCC_OscConfig+0x52c>
 800269e:	bf00      	nop
 80026a0:	40021000 	.word	0x40021000
 80026a4:	40007000 	.word	0x40007000
 80026a8:	4b9c      	ldr	r3, [pc, #624]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80026aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ae:	4a9b      	ldr	r2, [pc, #620]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80026b0:	f023 0301 	bic.w	r3, r3, #1
 80026b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026b8:	4b98      	ldr	r3, [pc, #608]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80026ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026be:	4a97      	ldr	r2, [pc, #604]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80026c0:	f023 0304 	bic.w	r3, r3, #4
 80026c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d016      	beq.n	80026fe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d0:	f7ff f856 	bl	8001780 <HAL_GetTick>
 80026d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026d6:	e00a      	b.n	80026ee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026d8:	f7ff f852 	bl	8001780 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d901      	bls.n	80026ee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80026ea:	2303      	movs	r3, #3
 80026ec:	e12a      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026ee:	4b8b      	ldr	r3, [pc, #556]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80026f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026f4:	f003 0302 	and.w	r3, r3, #2
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d0ed      	beq.n	80026d8 <HAL_RCC_OscConfig+0x53c>
 80026fc:	e015      	b.n	800272a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026fe:	f7ff f83f 	bl	8001780 <HAL_GetTick>
 8002702:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002704:	e00a      	b.n	800271c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002706:	f7ff f83b 	bl	8001780 <HAL_GetTick>
 800270a:	4602      	mov	r2, r0
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002714:	4293      	cmp	r3, r2
 8002716:	d901      	bls.n	800271c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e113      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800271c:	4b7f      	ldr	r3, [pc, #508]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 800271e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	2b00      	cmp	r3, #0
 8002728:	d1ed      	bne.n	8002706 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800272a:	7ffb      	ldrb	r3, [r7, #31]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d105      	bne.n	800273c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002730:	4b7a      	ldr	r3, [pc, #488]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 8002732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002734:	4a79      	ldr	r2, [pc, #484]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 8002736:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800273a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002740:	2b00      	cmp	r3, #0
 8002742:	f000 80fe 	beq.w	8002942 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274a:	2b02      	cmp	r3, #2
 800274c:	f040 80d0 	bne.w	80028f0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002750:	4b72      	ldr	r3, [pc, #456]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	f003 0203 	and.w	r2, r3, #3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002760:	429a      	cmp	r2, r3
 8002762:	d130      	bne.n	80027c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276e:	3b01      	subs	r3, #1
 8002770:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002772:	429a      	cmp	r2, r3
 8002774:	d127      	bne.n	80027c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002780:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002782:	429a      	cmp	r2, r3
 8002784:	d11f      	bne.n	80027c6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800278c:	687a      	ldr	r2, [r7, #4]
 800278e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002790:	2a07      	cmp	r2, #7
 8002792:	bf14      	ite	ne
 8002794:	2201      	movne	r2, #1
 8002796:	2200      	moveq	r2, #0
 8002798:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800279a:	4293      	cmp	r3, r2
 800279c:	d113      	bne.n	80027c6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027a8:	085b      	lsrs	r3, r3, #1
 80027aa:	3b01      	subs	r3, #1
 80027ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d109      	bne.n	80027c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027bc:	085b      	lsrs	r3, r3, #1
 80027be:	3b01      	subs	r3, #1
 80027c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d06e      	beq.n	80028a4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	2b0c      	cmp	r3, #12
 80027ca:	d069      	beq.n	80028a0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80027cc:	4b53      	ldr	r3, [pc, #332]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d105      	bne.n	80027e4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80027d8:	4b50      	ldr	r3, [pc, #320]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e0ad      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80027e8:	4b4c      	ldr	r3, [pc, #304]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a4b      	ldr	r2, [pc, #300]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80027ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80027f2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027f4:	f7fe ffc4 	bl	8001780 <HAL_GetTick>
 80027f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027fc:	f7fe ffc0 	bl	8001780 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e09a      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800280e:	4b43      	ldr	r3, [pc, #268]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1f0      	bne.n	80027fc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800281a:	4b40      	ldr	r3, [pc, #256]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 800281c:	68da      	ldr	r2, [r3, #12]
 800281e:	4b40      	ldr	r3, [pc, #256]	@ (8002920 <HAL_RCC_OscConfig+0x784>)
 8002820:	4013      	ands	r3, r2
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800282a:	3a01      	subs	r2, #1
 800282c:	0112      	lsls	r2, r2, #4
 800282e:	4311      	orrs	r1, r2
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002834:	0212      	lsls	r2, r2, #8
 8002836:	4311      	orrs	r1, r2
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800283c:	0852      	lsrs	r2, r2, #1
 800283e:	3a01      	subs	r2, #1
 8002840:	0552      	lsls	r2, r2, #21
 8002842:	4311      	orrs	r1, r2
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002848:	0852      	lsrs	r2, r2, #1
 800284a:	3a01      	subs	r2, #1
 800284c:	0652      	lsls	r2, r2, #25
 800284e:	4311      	orrs	r1, r2
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002854:	0912      	lsrs	r2, r2, #4
 8002856:	0452      	lsls	r2, r2, #17
 8002858:	430a      	orrs	r2, r1
 800285a:	4930      	ldr	r1, [pc, #192]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 800285c:	4313      	orrs	r3, r2
 800285e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002860:	4b2e      	ldr	r3, [pc, #184]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a2d      	ldr	r2, [pc, #180]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 8002866:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800286a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800286c:	4b2b      	ldr	r3, [pc, #172]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	4a2a      	ldr	r2, [pc, #168]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 8002872:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002876:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002878:	f7fe ff82 	bl	8001780 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002880:	f7fe ff7e 	bl	8001780 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e058      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002892:	4b22      	ldr	r3, [pc, #136]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d0f0      	beq.n	8002880 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800289e:	e050      	b.n	8002942 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e04f      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028a4:	4b1d      	ldr	r3, [pc, #116]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d148      	bne.n	8002942 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80028b0:	4b1a      	ldr	r3, [pc, #104]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a19      	ldr	r2, [pc, #100]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80028b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028bc:	4b17      	ldr	r3, [pc, #92]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	4a16      	ldr	r2, [pc, #88]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80028c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80028c8:	f7fe ff5a 	bl	8001780 <HAL_GetTick>
 80028cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ce:	e008      	b.n	80028e2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028d0:	f7fe ff56 	bl	8001780 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e030      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028e2:	4b0e      	ldr	r3, [pc, #56]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d0f0      	beq.n	80028d0 <HAL_RCC_OscConfig+0x734>
 80028ee:	e028      	b.n	8002942 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	2b0c      	cmp	r3, #12
 80028f4:	d023      	beq.n	800293e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028f6:	4b09      	ldr	r3, [pc, #36]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a08      	ldr	r2, [pc, #32]	@ (800291c <HAL_RCC_OscConfig+0x780>)
 80028fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002900:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002902:	f7fe ff3d 	bl	8001780 <HAL_GetTick>
 8002906:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002908:	e00c      	b.n	8002924 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800290a:	f7fe ff39 	bl	8001780 <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d905      	bls.n	8002924 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e013      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
 800291c:	40021000 	.word	0x40021000
 8002920:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002924:	4b09      	ldr	r3, [pc, #36]	@ (800294c <HAL_RCC_OscConfig+0x7b0>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d1ec      	bne.n	800290a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002930:	4b06      	ldr	r3, [pc, #24]	@ (800294c <HAL_RCC_OscConfig+0x7b0>)
 8002932:	68da      	ldr	r2, [r3, #12]
 8002934:	4905      	ldr	r1, [pc, #20]	@ (800294c <HAL_RCC_OscConfig+0x7b0>)
 8002936:	4b06      	ldr	r3, [pc, #24]	@ (8002950 <HAL_RCC_OscConfig+0x7b4>)
 8002938:	4013      	ands	r3, r2
 800293a:	60cb      	str	r3, [r1, #12]
 800293c:	e001      	b.n	8002942 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e000      	b.n	8002944 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	3720      	adds	r7, #32
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40021000 	.word	0x40021000
 8002950:	feeefffc 	.word	0xfeeefffc

08002954 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d101      	bne.n	8002968 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e0e7      	b.n	8002b38 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002968:	4b75      	ldr	r3, [pc, #468]	@ (8002b40 <HAL_RCC_ClockConfig+0x1ec>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0307 	and.w	r3, r3, #7
 8002970:	683a      	ldr	r2, [r7, #0]
 8002972:	429a      	cmp	r2, r3
 8002974:	d910      	bls.n	8002998 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002976:	4b72      	ldr	r3, [pc, #456]	@ (8002b40 <HAL_RCC_ClockConfig+0x1ec>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f023 0207 	bic.w	r2, r3, #7
 800297e:	4970      	ldr	r1, [pc, #448]	@ (8002b40 <HAL_RCC_ClockConfig+0x1ec>)
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	4313      	orrs	r3, r2
 8002984:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002986:	4b6e      	ldr	r3, [pc, #440]	@ (8002b40 <HAL_RCC_ClockConfig+0x1ec>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0307 	and.w	r3, r3, #7
 800298e:	683a      	ldr	r2, [r7, #0]
 8002990:	429a      	cmp	r2, r3
 8002992:	d001      	beq.n	8002998 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e0cf      	b.n	8002b38 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0302 	and.w	r3, r3, #2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d010      	beq.n	80029c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	4b66      	ldr	r3, [pc, #408]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d908      	bls.n	80029c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029b4:	4b63      	ldr	r3, [pc, #396]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	4960      	ldr	r1, [pc, #384]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0301 	and.w	r3, r3, #1
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d04c      	beq.n	8002a6c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	2b03      	cmp	r3, #3
 80029d8:	d107      	bne.n	80029ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029da:	4b5a      	ldr	r3, [pc, #360]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d121      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e0a6      	b.n	8002b38 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d107      	bne.n	8002a02 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029f2:	4b54      	ldr	r3, [pc, #336]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d115      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e09a      	b.n	8002b38 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d107      	bne.n	8002a1a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a0a:	4b4e      	ldr	r3, [pc, #312]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0302 	and.w	r3, r3, #2
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d109      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e08e      	b.n	8002b38 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a1a:	4b4a      	ldr	r3, [pc, #296]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d101      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e086      	b.n	8002b38 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a2a:	4b46      	ldr	r3, [pc, #280]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f023 0203 	bic.w	r2, r3, #3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	4943      	ldr	r1, [pc, #268]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a3c:	f7fe fea0 	bl	8001780 <HAL_GetTick>
 8002a40:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a42:	e00a      	b.n	8002a5a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a44:	f7fe fe9c 	bl	8001780 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e06e      	b.n	8002b38 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a5a:	4b3a      	ldr	r3, [pc, #232]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	f003 020c 	and.w	r2, r3, #12
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d1eb      	bne.n	8002a44 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d010      	beq.n	8002a9a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689a      	ldr	r2, [r3, #8]
 8002a7c:	4b31      	ldr	r3, [pc, #196]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d208      	bcs.n	8002a9a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a88:	4b2e      	ldr	r3, [pc, #184]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	492b      	ldr	r1, [pc, #172]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 8002a96:	4313      	orrs	r3, r2
 8002a98:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a9a:	4b29      	ldr	r3, [pc, #164]	@ (8002b40 <HAL_RCC_ClockConfig+0x1ec>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0307 	and.w	r3, r3, #7
 8002aa2:	683a      	ldr	r2, [r7, #0]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d210      	bcs.n	8002aca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aa8:	4b25      	ldr	r3, [pc, #148]	@ (8002b40 <HAL_RCC_ClockConfig+0x1ec>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f023 0207 	bic.w	r2, r3, #7
 8002ab0:	4923      	ldr	r1, [pc, #140]	@ (8002b40 <HAL_RCC_ClockConfig+0x1ec>)
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ab8:	4b21      	ldr	r3, [pc, #132]	@ (8002b40 <HAL_RCC_ClockConfig+0x1ec>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0307 	and.w	r3, r3, #7
 8002ac0:	683a      	ldr	r2, [r7, #0]
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d001      	beq.n	8002aca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e036      	b.n	8002b38 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0304 	and.w	r3, r3, #4
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d008      	beq.n	8002ae8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ad6:	4b1b      	ldr	r3, [pc, #108]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	4918      	ldr	r1, [pc, #96]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0308 	and.w	r3, r3, #8
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d009      	beq.n	8002b08 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002af4:	4b13      	ldr	r3, [pc, #76]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	00db      	lsls	r3, r3, #3
 8002b02:	4910      	ldr	r1, [pc, #64]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b08:	f000 f824 	bl	8002b54 <HAL_RCC_GetSysClockFreq>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002b44 <HAL_RCC_ClockConfig+0x1f0>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	091b      	lsrs	r3, r3, #4
 8002b14:	f003 030f 	and.w	r3, r3, #15
 8002b18:	490b      	ldr	r1, [pc, #44]	@ (8002b48 <HAL_RCC_ClockConfig+0x1f4>)
 8002b1a:	5ccb      	ldrb	r3, [r1, r3]
 8002b1c:	f003 031f 	and.w	r3, r3, #31
 8002b20:	fa22 f303 	lsr.w	r3, r2, r3
 8002b24:	4a09      	ldr	r2, [pc, #36]	@ (8002b4c <HAL_RCC_ClockConfig+0x1f8>)
 8002b26:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b28:	4b09      	ldr	r3, [pc, #36]	@ (8002b50 <HAL_RCC_ClockConfig+0x1fc>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7fe fdd7 	bl	80016e0 <HAL_InitTick>
 8002b32:	4603      	mov	r3, r0
 8002b34:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b36:	7afb      	ldrb	r3, [r7, #11]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3710      	adds	r7, #16
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	40022000 	.word	0x40022000
 8002b44:	40021000 	.word	0x40021000
 8002b48:	08008f7c 	.word	0x08008f7c
 8002b4c:	20000000 	.word	0x20000000
 8002b50:	2000000c 	.word	0x2000000c

08002b54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b089      	sub	sp, #36	@ 0x24
 8002b58:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	61fb      	str	r3, [r7, #28]
 8002b5e:	2300      	movs	r3, #0
 8002b60:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b62:	4b3e      	ldr	r3, [pc, #248]	@ (8002c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 030c 	and.w	r3, r3, #12
 8002b6a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b6c:	4b3b      	ldr	r3, [pc, #236]	@ (8002c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	f003 0303 	and.w	r3, r3, #3
 8002b74:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d005      	beq.n	8002b88 <HAL_RCC_GetSysClockFreq+0x34>
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	2b0c      	cmp	r3, #12
 8002b80:	d121      	bne.n	8002bc6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d11e      	bne.n	8002bc6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b88:	4b34      	ldr	r3, [pc, #208]	@ (8002c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0308 	and.w	r3, r3, #8
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d107      	bne.n	8002ba4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002b94:	4b31      	ldr	r3, [pc, #196]	@ (8002c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b9a:	0a1b      	lsrs	r3, r3, #8
 8002b9c:	f003 030f 	and.w	r3, r3, #15
 8002ba0:	61fb      	str	r3, [r7, #28]
 8002ba2:	e005      	b.n	8002bb0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ba4:	4b2d      	ldr	r3, [pc, #180]	@ (8002c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	091b      	lsrs	r3, r3, #4
 8002baa:	f003 030f 	and.w	r3, r3, #15
 8002bae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002bb0:	4a2b      	ldr	r2, [pc, #172]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bb8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10d      	bne.n	8002bdc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bc4:	e00a      	b.n	8002bdc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	2b04      	cmp	r3, #4
 8002bca:	d102      	bne.n	8002bd2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002bcc:	4b25      	ldr	r3, [pc, #148]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x110>)
 8002bce:	61bb      	str	r3, [r7, #24]
 8002bd0:	e004      	b.n	8002bdc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	2b08      	cmp	r3, #8
 8002bd6:	d101      	bne.n	8002bdc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002bd8:	4b23      	ldr	r3, [pc, #140]	@ (8002c68 <HAL_RCC_GetSysClockFreq+0x114>)
 8002bda:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	2b0c      	cmp	r3, #12
 8002be0:	d134      	bne.n	8002c4c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002be2:	4b1e      	ldr	r3, [pc, #120]	@ (8002c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	f003 0303 	and.w	r3, r3, #3
 8002bea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d003      	beq.n	8002bfa <HAL_RCC_GetSysClockFreq+0xa6>
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	2b03      	cmp	r3, #3
 8002bf6:	d003      	beq.n	8002c00 <HAL_RCC_GetSysClockFreq+0xac>
 8002bf8:	e005      	b.n	8002c06 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x110>)
 8002bfc:	617b      	str	r3, [r7, #20]
      break;
 8002bfe:	e005      	b.n	8002c0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002c00:	4b19      	ldr	r3, [pc, #100]	@ (8002c68 <HAL_RCC_GetSysClockFreq+0x114>)
 8002c02:	617b      	str	r3, [r7, #20]
      break;
 8002c04:	e002      	b.n	8002c0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	617b      	str	r3, [r7, #20]
      break;
 8002c0a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c0c:	4b13      	ldr	r3, [pc, #76]	@ (8002c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	091b      	lsrs	r3, r3, #4
 8002c12:	f003 0307 	and.w	r3, r3, #7
 8002c16:	3301      	adds	r3, #1
 8002c18:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c1a:	4b10      	ldr	r3, [pc, #64]	@ (8002c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	0a1b      	lsrs	r3, r3, #8
 8002c20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c24:	697a      	ldr	r2, [r7, #20]
 8002c26:	fb03 f202 	mul.w	r2, r3, r2
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c30:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c32:	4b0a      	ldr	r3, [pc, #40]	@ (8002c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	0e5b      	lsrs	r3, r3, #25
 8002c38:	f003 0303 	and.w	r3, r3, #3
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c4a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c4c:	69bb      	ldr	r3, [r7, #24]
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3724      	adds	r7, #36	@ 0x24
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	40021000 	.word	0x40021000
 8002c60:	08008f94 	.word	0x08008f94
 8002c64:	00f42400 	.word	0x00f42400
 8002c68:	007a1200 	.word	0x007a1200

08002c6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c70:	4b03      	ldr	r3, [pc, #12]	@ (8002c80 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c72:	681b      	ldr	r3, [r3, #0]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	20000000 	.word	0x20000000

08002c84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002c88:	f7ff fff0 	bl	8002c6c <HAL_RCC_GetHCLKFreq>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	4b06      	ldr	r3, [pc, #24]	@ (8002ca8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	0a1b      	lsrs	r3, r3, #8
 8002c94:	f003 0307 	and.w	r3, r3, #7
 8002c98:	4904      	ldr	r1, [pc, #16]	@ (8002cac <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c9a:	5ccb      	ldrb	r3, [r1, r3]
 8002c9c:	f003 031f 	and.w	r3, r3, #31
 8002ca0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	40021000 	.word	0x40021000
 8002cac:	08008f8c 	.word	0x08008f8c

08002cb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002cb4:	f7ff ffda 	bl	8002c6c <HAL_RCC_GetHCLKFreq>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	4b06      	ldr	r3, [pc, #24]	@ (8002cd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	0adb      	lsrs	r3, r3, #11
 8002cc0:	f003 0307 	and.w	r3, r3, #7
 8002cc4:	4904      	ldr	r1, [pc, #16]	@ (8002cd8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002cc6:	5ccb      	ldrb	r3, [r1, r3]
 8002cc8:	f003 031f 	and.w	r3, r3, #31
 8002ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	40021000 	.word	0x40021000
 8002cd8:	08008f8c 	.word	0x08008f8c

08002cdc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002ce8:	4b2a      	ldr	r3, [pc, #168]	@ (8002d94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d003      	beq.n	8002cfc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002cf4:	f7ff f9ee 	bl	80020d4 <HAL_PWREx_GetVoltageRange>
 8002cf8:	6178      	str	r0, [r7, #20]
 8002cfa:	e014      	b.n	8002d26 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002cfc:	4b25      	ldr	r3, [pc, #148]	@ (8002d94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d00:	4a24      	ldr	r2, [pc, #144]	@ (8002d94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d06:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d08:	4b22      	ldr	r3, [pc, #136]	@ (8002d94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d10:	60fb      	str	r3, [r7, #12]
 8002d12:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002d14:	f7ff f9de 	bl	80020d4 <HAL_PWREx_GetVoltageRange>
 8002d18:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002d94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d1e:	4a1d      	ldr	r2, [pc, #116]	@ (8002d94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d24:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d2c:	d10b      	bne.n	8002d46 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2b80      	cmp	r3, #128	@ 0x80
 8002d32:	d919      	bls.n	8002d68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2ba0      	cmp	r3, #160	@ 0xa0
 8002d38:	d902      	bls.n	8002d40 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	613b      	str	r3, [r7, #16]
 8002d3e:	e013      	b.n	8002d68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d40:	2301      	movs	r3, #1
 8002d42:	613b      	str	r3, [r7, #16]
 8002d44:	e010      	b.n	8002d68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2b80      	cmp	r3, #128	@ 0x80
 8002d4a:	d902      	bls.n	8002d52 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	613b      	str	r3, [r7, #16]
 8002d50:	e00a      	b.n	8002d68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b80      	cmp	r3, #128	@ 0x80
 8002d56:	d102      	bne.n	8002d5e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d58:	2302      	movs	r3, #2
 8002d5a:	613b      	str	r3, [r7, #16]
 8002d5c:	e004      	b.n	8002d68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2b70      	cmp	r3, #112	@ 0x70
 8002d62:	d101      	bne.n	8002d68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d64:	2301      	movs	r3, #1
 8002d66:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002d68:	4b0b      	ldr	r3, [pc, #44]	@ (8002d98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f023 0207 	bic.w	r2, r3, #7
 8002d70:	4909      	ldr	r1, [pc, #36]	@ (8002d98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002d78:	4b07      	ldr	r3, [pc, #28]	@ (8002d98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0307 	and.w	r3, r3, #7
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d001      	beq.n	8002d8a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e000      	b.n	8002d8c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002d8a:	2300      	movs	r3, #0
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3718      	adds	r7, #24
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	40021000 	.word	0x40021000
 8002d98:	40022000 	.word	0x40022000

08002d9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b086      	sub	sp, #24
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002da4:	2300      	movs	r3, #0
 8002da6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002da8:	2300      	movs	r3, #0
 8002daa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d041      	beq.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002dbc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002dc0:	d02a      	beq.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002dc2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002dc6:	d824      	bhi.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002dc8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002dcc:	d008      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002dce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002dd2:	d81e      	bhi.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00a      	beq.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002dd8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ddc:	d010      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002dde:	e018      	b.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002de0:	4b86      	ldr	r3, [pc, #536]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	4a85      	ldr	r2, [pc, #532]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002de6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dea:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002dec:	e015      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	3304      	adds	r3, #4
 8002df2:	2100      	movs	r1, #0
 8002df4:	4618      	mov	r0, r3
 8002df6:	f000 fabb 	bl	8003370 <RCCEx_PLLSAI1_Config>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002dfe:	e00c      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	3320      	adds	r3, #32
 8002e04:	2100      	movs	r1, #0
 8002e06:	4618      	mov	r0, r3
 8002e08:	f000 fba6 	bl	8003558 <RCCEx_PLLSAI2_Config>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e10:	e003      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	74fb      	strb	r3, [r7, #19]
      break;
 8002e16:	e000      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002e18:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e1a:	7cfb      	ldrb	r3, [r7, #19]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d10b      	bne.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e20:	4b76      	ldr	r3, [pc, #472]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e26:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e2e:	4973      	ldr	r1, [pc, #460]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002e36:	e001      	b.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e38:	7cfb      	ldrb	r3, [r7, #19]
 8002e3a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d041      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e4c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002e50:	d02a      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002e52:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002e56:	d824      	bhi.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002e58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e5c:	d008      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002e5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e62:	d81e      	bhi.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00a      	beq.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002e68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e6c:	d010      	beq.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002e6e:	e018      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e70:	4b62      	ldr	r3, [pc, #392]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	4a61      	ldr	r2, [pc, #388]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e7a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e7c:	e015      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	3304      	adds	r3, #4
 8002e82:	2100      	movs	r1, #0
 8002e84:	4618      	mov	r0, r3
 8002e86:	f000 fa73 	bl	8003370 <RCCEx_PLLSAI1_Config>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e8e:	e00c      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3320      	adds	r3, #32
 8002e94:	2100      	movs	r1, #0
 8002e96:	4618      	mov	r0, r3
 8002e98:	f000 fb5e 	bl	8003558 <RCCEx_PLLSAI2_Config>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ea0:	e003      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	74fb      	strb	r3, [r7, #19]
      break;
 8002ea6:	e000      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002ea8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002eaa:	7cfb      	ldrb	r3, [r7, #19]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d10b      	bne.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002eb0:	4b52      	ldr	r3, [pc, #328]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eb6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ebe:	494f      	ldr	r1, [pc, #316]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002ec6:	e001      	b.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ec8:	7cfb      	ldrb	r3, [r7, #19]
 8002eca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	f000 80a0 	beq.w	800301a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eda:	2300      	movs	r3, #0
 8002edc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ede:	4b47      	ldr	r3, [pc, #284]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d101      	bne.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002eea:	2301      	movs	r3, #1
 8002eec:	e000      	b.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002eee:	2300      	movs	r3, #0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00d      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ef4:	4b41      	ldr	r3, [pc, #260]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef8:	4a40      	ldr	r2, [pc, #256]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002efa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002efe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f00:	4b3e      	ldr	r3, [pc, #248]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f08:	60bb      	str	r3, [r7, #8]
 8002f0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f10:	4b3b      	ldr	r3, [pc, #236]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a3a      	ldr	r2, [pc, #232]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f1a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f1c:	f7fe fc30 	bl	8001780 <HAL_GetTick>
 8002f20:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f22:	e009      	b.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f24:	f7fe fc2c 	bl	8001780 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d902      	bls.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	74fb      	strb	r3, [r7, #19]
        break;
 8002f36:	e005      	b.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f38:	4b31      	ldr	r3, [pc, #196]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d0ef      	beq.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002f44:	7cfb      	ldrb	r3, [r7, #19]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d15c      	bne.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f4a:	4b2c      	ldr	r3, [pc, #176]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f54:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d01f      	beq.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d019      	beq.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f68:	4b24      	ldr	r3, [pc, #144]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f72:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f74:	4b21      	ldr	r3, [pc, #132]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f7a:	4a20      	ldr	r2, [pc, #128]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f84:	4b1d      	ldr	r3, [pc, #116]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f8a:	4a1c      	ldr	r2, [pc, #112]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f94:	4a19      	ldr	r2, [pc, #100]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d016      	beq.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa6:	f7fe fbeb 	bl	8001780 <HAL_GetTick>
 8002faa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fac:	e00b      	b.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fae:	f7fe fbe7 	bl	8001780 <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d902      	bls.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	74fb      	strb	r3, [r7, #19]
            break;
 8002fc4:	e006      	b.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fcc:	f003 0302 	and.w	r3, r3, #2
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d0ec      	beq.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002fd4:	7cfb      	ldrb	r3, [r7, #19]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d10c      	bne.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fda:	4b08      	ldr	r3, [pc, #32]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fe0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fea:	4904      	ldr	r1, [pc, #16]	@ (8002ffc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fec:	4313      	orrs	r3, r2
 8002fee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002ff2:	e009      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ff4:	7cfb      	ldrb	r3, [r7, #19]
 8002ff6:	74bb      	strb	r3, [r7, #18]
 8002ff8:	e006      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002ffa:	bf00      	nop
 8002ffc:	40021000 	.word	0x40021000
 8003000:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003004:	7cfb      	ldrb	r3, [r7, #19]
 8003006:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003008:	7c7b      	ldrb	r3, [r7, #17]
 800300a:	2b01      	cmp	r3, #1
 800300c:	d105      	bne.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800300e:	4b9e      	ldr	r3, [pc, #632]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003012:	4a9d      	ldr	r2, [pc, #628]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003014:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003018:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00a      	beq.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003026:	4b98      	ldr	r3, [pc, #608]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003028:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800302c:	f023 0203 	bic.w	r2, r3, #3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003034:	4994      	ldr	r1, [pc, #592]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003036:	4313      	orrs	r3, r2
 8003038:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d00a      	beq.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003048:	4b8f      	ldr	r3, [pc, #572]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800304a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800304e:	f023 020c 	bic.w	r2, r3, #12
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003056:	498c      	ldr	r1, [pc, #560]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003058:	4313      	orrs	r3, r2
 800305a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0304 	and.w	r3, r3, #4
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00a      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800306a:	4b87      	ldr	r3, [pc, #540]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800306c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003070:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003078:	4983      	ldr	r1, [pc, #524]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800307a:	4313      	orrs	r3, r2
 800307c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0308 	and.w	r3, r3, #8
 8003088:	2b00      	cmp	r3, #0
 800308a:	d00a      	beq.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800308c:	4b7e      	ldr	r3, [pc, #504]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800308e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003092:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800309a:	497b      	ldr	r1, [pc, #492]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800309c:	4313      	orrs	r3, r2
 800309e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0310 	and.w	r3, r3, #16
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d00a      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80030ae:	4b76      	ldr	r3, [pc, #472]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030bc:	4972      	ldr	r1, [pc, #456]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0320 	and.w	r3, r3, #32
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d00a      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80030d0:	4b6d      	ldr	r3, [pc, #436]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030d6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030de:	496a      	ldr	r1, [pc, #424]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d00a      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80030f2:	4b65      	ldr	r3, [pc, #404]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003100:	4961      	ldr	r1, [pc, #388]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003102:	4313      	orrs	r3, r2
 8003104:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003110:	2b00      	cmp	r3, #0
 8003112:	d00a      	beq.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003114:	4b5c      	ldr	r3, [pc, #368]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800311a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003122:	4959      	ldr	r1, [pc, #356]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003124:	4313      	orrs	r3, r2
 8003126:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00a      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003136:	4b54      	ldr	r3, [pc, #336]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003138:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800313c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003144:	4950      	ldr	r1, [pc, #320]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003146:	4313      	orrs	r3, r2
 8003148:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003154:	2b00      	cmp	r3, #0
 8003156:	d00a      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003158:	4b4b      	ldr	r3, [pc, #300]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800315a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800315e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003166:	4948      	ldr	r1, [pc, #288]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003168:	4313      	orrs	r3, r2
 800316a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00a      	beq.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800317a:	4b43      	ldr	r3, [pc, #268]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800317c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003180:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003188:	493f      	ldr	r1, [pc, #252]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800318a:	4313      	orrs	r3, r2
 800318c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d028      	beq.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800319c:	4b3a      	ldr	r3, [pc, #232]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800319e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031aa:	4937      	ldr	r1, [pc, #220]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031ba:	d106      	bne.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031bc:	4b32      	ldr	r3, [pc, #200]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	4a31      	ldr	r2, [pc, #196]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031c6:	60d3      	str	r3, [r2, #12]
 80031c8:	e011      	b.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031d2:	d10c      	bne.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	3304      	adds	r3, #4
 80031d8:	2101      	movs	r1, #1
 80031da:	4618      	mov	r0, r3
 80031dc:	f000 f8c8 	bl	8003370 <RCCEx_PLLSAI1_Config>
 80031e0:	4603      	mov	r3, r0
 80031e2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80031e4:	7cfb      	ldrb	r3, [r7, #19]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80031ea:	7cfb      	ldrb	r3, [r7, #19]
 80031ec:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d028      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80031fa:	4b23      	ldr	r3, [pc, #140]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003200:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003208:	491f      	ldr	r1, [pc, #124]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800320a:	4313      	orrs	r3, r2
 800320c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003214:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003218:	d106      	bne.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800321a:	4b1b      	ldr	r3, [pc, #108]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	4a1a      	ldr	r2, [pc, #104]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003220:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003224:	60d3      	str	r3, [r2, #12]
 8003226:	e011      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800322c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003230:	d10c      	bne.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	3304      	adds	r3, #4
 8003236:	2101      	movs	r1, #1
 8003238:	4618      	mov	r0, r3
 800323a:	f000 f899 	bl	8003370 <RCCEx_PLLSAI1_Config>
 800323e:	4603      	mov	r3, r0
 8003240:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003242:	7cfb      	ldrb	r3, [r7, #19]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d001      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003248:	7cfb      	ldrb	r3, [r7, #19]
 800324a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d02b      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003258:	4b0b      	ldr	r3, [pc, #44]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800325a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800325e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003266:	4908      	ldr	r1, [pc, #32]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003268:	4313      	orrs	r3, r2
 800326a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003272:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003276:	d109      	bne.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003278:	4b03      	ldr	r3, [pc, #12]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	4a02      	ldr	r2, [pc, #8]	@ (8003288 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800327e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003282:	60d3      	str	r3, [r2, #12]
 8003284:	e014      	b.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003286:	bf00      	nop
 8003288:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003290:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003294:	d10c      	bne.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	3304      	adds	r3, #4
 800329a:	2101      	movs	r1, #1
 800329c:	4618      	mov	r0, r3
 800329e:	f000 f867 	bl	8003370 <RCCEx_PLLSAI1_Config>
 80032a2:	4603      	mov	r3, r0
 80032a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032a6:	7cfb      	ldrb	r3, [r7, #19]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d001      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80032ac:	7cfb      	ldrb	r3, [r7, #19]
 80032ae:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d02f      	beq.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032bc:	4b2b      	ldr	r3, [pc, #172]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032ca:	4928      	ldr	r1, [pc, #160]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032cc:	4313      	orrs	r3, r2
 80032ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032da:	d10d      	bne.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	3304      	adds	r3, #4
 80032e0:	2102      	movs	r1, #2
 80032e2:	4618      	mov	r0, r3
 80032e4:	f000 f844 	bl	8003370 <RCCEx_PLLSAI1_Config>
 80032e8:	4603      	mov	r3, r0
 80032ea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032ec:	7cfb      	ldrb	r3, [r7, #19]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d014      	beq.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80032f2:	7cfb      	ldrb	r3, [r7, #19]
 80032f4:	74bb      	strb	r3, [r7, #18]
 80032f6:	e011      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003300:	d10c      	bne.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	3320      	adds	r3, #32
 8003306:	2102      	movs	r1, #2
 8003308:	4618      	mov	r0, r3
 800330a:	f000 f925 	bl	8003558 <RCCEx_PLLSAI2_Config>
 800330e:	4603      	mov	r3, r0
 8003310:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003312:	7cfb      	ldrb	r3, [r7, #19]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003318:	7cfb      	ldrb	r3, [r7, #19]
 800331a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00a      	beq.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003328:	4b10      	ldr	r3, [pc, #64]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800332a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800332e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003336:	490d      	ldr	r1, [pc, #52]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003338:	4313      	orrs	r3, r2
 800333a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00b      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800334a:	4b08      	ldr	r3, [pc, #32]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800334c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003350:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800335a:	4904      	ldr	r1, [pc, #16]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800335c:	4313      	orrs	r3, r2
 800335e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003362:	7cbb      	ldrb	r3, [r7, #18]
}
 8003364:	4618      	mov	r0, r3
 8003366:	3718      	adds	r7, #24
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	40021000 	.word	0x40021000

08003370 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b084      	sub	sp, #16
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800337a:	2300      	movs	r3, #0
 800337c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800337e:	4b75      	ldr	r3, [pc, #468]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	f003 0303 	and.w	r3, r3, #3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d018      	beq.n	80033bc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800338a:	4b72      	ldr	r3, [pc, #456]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	f003 0203 	and.w	r2, r3, #3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	429a      	cmp	r2, r3
 8003398:	d10d      	bne.n	80033b6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
       ||
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d009      	beq.n	80033b6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80033a2:	4b6c      	ldr	r3, [pc, #432]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	091b      	lsrs	r3, r3, #4
 80033a8:	f003 0307 	and.w	r3, r3, #7
 80033ac:	1c5a      	adds	r2, r3, #1
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
       ||
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d047      	beq.n	8003446 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	73fb      	strb	r3, [r7, #15]
 80033ba:	e044      	b.n	8003446 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	2b03      	cmp	r3, #3
 80033c2:	d018      	beq.n	80033f6 <RCCEx_PLLSAI1_Config+0x86>
 80033c4:	2b03      	cmp	r3, #3
 80033c6:	d825      	bhi.n	8003414 <RCCEx_PLLSAI1_Config+0xa4>
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d002      	beq.n	80033d2 <RCCEx_PLLSAI1_Config+0x62>
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d009      	beq.n	80033e4 <RCCEx_PLLSAI1_Config+0x74>
 80033d0:	e020      	b.n	8003414 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033d2:	4b60      	ldr	r3, [pc, #384]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0302 	and.w	r3, r3, #2
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d11d      	bne.n	800341a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033e2:	e01a      	b.n	800341a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80033e4:	4b5b      	ldr	r3, [pc, #364]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d116      	bne.n	800341e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033f4:	e013      	b.n	800341e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80033f6:	4b57      	ldr	r3, [pc, #348]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d10f      	bne.n	8003422 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003402:	4b54      	ldr	r3, [pc, #336]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d109      	bne.n	8003422 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003412:	e006      	b.n	8003422 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	73fb      	strb	r3, [r7, #15]
      break;
 8003418:	e004      	b.n	8003424 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800341a:	bf00      	nop
 800341c:	e002      	b.n	8003424 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800341e:	bf00      	nop
 8003420:	e000      	b.n	8003424 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003422:	bf00      	nop
    }

    if(status == HAL_OK)
 8003424:	7bfb      	ldrb	r3, [r7, #15]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d10d      	bne.n	8003446 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800342a:	4b4a      	ldr	r3, [pc, #296]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6819      	ldr	r1, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	3b01      	subs	r3, #1
 800343c:	011b      	lsls	r3, r3, #4
 800343e:	430b      	orrs	r3, r1
 8003440:	4944      	ldr	r1, [pc, #272]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003442:	4313      	orrs	r3, r2
 8003444:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003446:	7bfb      	ldrb	r3, [r7, #15]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d17d      	bne.n	8003548 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800344c:	4b41      	ldr	r3, [pc, #260]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a40      	ldr	r2, [pc, #256]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003452:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003456:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003458:	f7fe f992 	bl	8001780 <HAL_GetTick>
 800345c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800345e:	e009      	b.n	8003474 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003460:	f7fe f98e 	bl	8001780 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	2b02      	cmp	r3, #2
 800346c:	d902      	bls.n	8003474 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	73fb      	strb	r3, [r7, #15]
        break;
 8003472:	e005      	b.n	8003480 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003474:	4b37      	ldr	r3, [pc, #220]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d1ef      	bne.n	8003460 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003480:	7bfb      	ldrb	r3, [r7, #15]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d160      	bne.n	8003548 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d111      	bne.n	80034b0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800348c:	4b31      	ldr	r3, [pc, #196]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003494:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	6892      	ldr	r2, [r2, #8]
 800349c:	0211      	lsls	r1, r2, #8
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	68d2      	ldr	r2, [r2, #12]
 80034a2:	0912      	lsrs	r2, r2, #4
 80034a4:	0452      	lsls	r2, r2, #17
 80034a6:	430a      	orrs	r2, r1
 80034a8:	492a      	ldr	r1, [pc, #168]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034aa:	4313      	orrs	r3, r2
 80034ac:	610b      	str	r3, [r1, #16]
 80034ae:	e027      	b.n	8003500 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d112      	bne.n	80034dc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034b6:	4b27      	ldr	r3, [pc, #156]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80034be:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	6892      	ldr	r2, [r2, #8]
 80034c6:	0211      	lsls	r1, r2, #8
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	6912      	ldr	r2, [r2, #16]
 80034cc:	0852      	lsrs	r2, r2, #1
 80034ce:	3a01      	subs	r2, #1
 80034d0:	0552      	lsls	r2, r2, #21
 80034d2:	430a      	orrs	r2, r1
 80034d4:	491f      	ldr	r1, [pc, #124]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034d6:	4313      	orrs	r3, r2
 80034d8:	610b      	str	r3, [r1, #16]
 80034da:	e011      	b.n	8003500 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034de:	691b      	ldr	r3, [r3, #16]
 80034e0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80034e4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	6892      	ldr	r2, [r2, #8]
 80034ec:	0211      	lsls	r1, r2, #8
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	6952      	ldr	r2, [r2, #20]
 80034f2:	0852      	lsrs	r2, r2, #1
 80034f4:	3a01      	subs	r2, #1
 80034f6:	0652      	lsls	r2, r2, #25
 80034f8:	430a      	orrs	r2, r1
 80034fa:	4916      	ldr	r1, [pc, #88]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034fc:	4313      	orrs	r3, r2
 80034fe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003500:	4b14      	ldr	r3, [pc, #80]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a13      	ldr	r2, [pc, #76]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003506:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800350a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800350c:	f7fe f938 	bl	8001780 <HAL_GetTick>
 8003510:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003512:	e009      	b.n	8003528 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003514:	f7fe f934 	bl	8001780 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d902      	bls.n	8003528 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	73fb      	strb	r3, [r7, #15]
          break;
 8003526:	e005      	b.n	8003534 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003528:	4b0a      	ldr	r3, [pc, #40]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003530:	2b00      	cmp	r3, #0
 8003532:	d0ef      	beq.n	8003514 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003534:	7bfb      	ldrb	r3, [r7, #15]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d106      	bne.n	8003548 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800353a:	4b06      	ldr	r3, [pc, #24]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 800353c:	691a      	ldr	r2, [r3, #16]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	699b      	ldr	r3, [r3, #24]
 8003542:	4904      	ldr	r1, [pc, #16]	@ (8003554 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003544:	4313      	orrs	r3, r2
 8003546:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003548:	7bfb      	ldrb	r3, [r7, #15]
}
 800354a:	4618      	mov	r0, r3
 800354c:	3710      	adds	r7, #16
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	40021000 	.word	0x40021000

08003558 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003562:	2300      	movs	r3, #0
 8003564:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003566:	4b6a      	ldr	r3, [pc, #424]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	f003 0303 	and.w	r3, r3, #3
 800356e:	2b00      	cmp	r3, #0
 8003570:	d018      	beq.n	80035a4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003572:	4b67      	ldr	r3, [pc, #412]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	f003 0203 	and.w	r2, r3, #3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	429a      	cmp	r2, r3
 8003580:	d10d      	bne.n	800359e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
       ||
 8003586:	2b00      	cmp	r3, #0
 8003588:	d009      	beq.n	800359e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800358a:	4b61      	ldr	r3, [pc, #388]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	091b      	lsrs	r3, r3, #4
 8003590:	f003 0307 	and.w	r3, r3, #7
 8003594:	1c5a      	adds	r2, r3, #1
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685b      	ldr	r3, [r3, #4]
       ||
 800359a:	429a      	cmp	r2, r3
 800359c:	d047      	beq.n	800362e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	73fb      	strb	r3, [r7, #15]
 80035a2:	e044      	b.n	800362e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2b03      	cmp	r3, #3
 80035aa:	d018      	beq.n	80035de <RCCEx_PLLSAI2_Config+0x86>
 80035ac:	2b03      	cmp	r3, #3
 80035ae:	d825      	bhi.n	80035fc <RCCEx_PLLSAI2_Config+0xa4>
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d002      	beq.n	80035ba <RCCEx_PLLSAI2_Config+0x62>
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d009      	beq.n	80035cc <RCCEx_PLLSAI2_Config+0x74>
 80035b8:	e020      	b.n	80035fc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035ba:	4b55      	ldr	r3, [pc, #340]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d11d      	bne.n	8003602 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035ca:	e01a      	b.n	8003602 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80035cc:	4b50      	ldr	r3, [pc, #320]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d116      	bne.n	8003606 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035dc:	e013      	b.n	8003606 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80035de:	4b4c      	ldr	r3, [pc, #304]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d10f      	bne.n	800360a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80035ea:	4b49      	ldr	r3, [pc, #292]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d109      	bne.n	800360a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80035fa:	e006      	b.n	800360a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003600:	e004      	b.n	800360c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003602:	bf00      	nop
 8003604:	e002      	b.n	800360c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003606:	bf00      	nop
 8003608:	e000      	b.n	800360c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800360a:	bf00      	nop
    }

    if(status == HAL_OK)
 800360c:	7bfb      	ldrb	r3, [r7, #15]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10d      	bne.n	800362e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003612:	4b3f      	ldr	r3, [pc, #252]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6819      	ldr	r1, [r3, #0]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	3b01      	subs	r3, #1
 8003624:	011b      	lsls	r3, r3, #4
 8003626:	430b      	orrs	r3, r1
 8003628:	4939      	ldr	r1, [pc, #228]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 800362a:	4313      	orrs	r3, r2
 800362c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800362e:	7bfb      	ldrb	r3, [r7, #15]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d167      	bne.n	8003704 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003634:	4b36      	ldr	r3, [pc, #216]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a35      	ldr	r2, [pc, #212]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 800363a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800363e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003640:	f7fe f89e 	bl	8001780 <HAL_GetTick>
 8003644:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003646:	e009      	b.n	800365c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003648:	f7fe f89a 	bl	8001780 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d902      	bls.n	800365c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	73fb      	strb	r3, [r7, #15]
        break;
 800365a:	e005      	b.n	8003668 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800365c:	4b2c      	ldr	r3, [pc, #176]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1ef      	bne.n	8003648 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003668:	7bfb      	ldrb	r3, [r7, #15]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d14a      	bne.n	8003704 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d111      	bne.n	8003698 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003674:	4b26      	ldr	r3, [pc, #152]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003676:	695b      	ldr	r3, [r3, #20]
 8003678:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800367c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	6892      	ldr	r2, [r2, #8]
 8003684:	0211      	lsls	r1, r2, #8
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	68d2      	ldr	r2, [r2, #12]
 800368a:	0912      	lsrs	r2, r2, #4
 800368c:	0452      	lsls	r2, r2, #17
 800368e:	430a      	orrs	r2, r1
 8003690:	491f      	ldr	r1, [pc, #124]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003692:	4313      	orrs	r3, r2
 8003694:	614b      	str	r3, [r1, #20]
 8003696:	e011      	b.n	80036bc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003698:	4b1d      	ldr	r3, [pc, #116]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 800369a:	695b      	ldr	r3, [r3, #20]
 800369c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80036a0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	6892      	ldr	r2, [r2, #8]
 80036a8:	0211      	lsls	r1, r2, #8
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	6912      	ldr	r2, [r2, #16]
 80036ae:	0852      	lsrs	r2, r2, #1
 80036b0:	3a01      	subs	r2, #1
 80036b2:	0652      	lsls	r2, r2, #25
 80036b4:	430a      	orrs	r2, r1
 80036b6:	4916      	ldr	r1, [pc, #88]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036b8:	4313      	orrs	r3, r2
 80036ba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80036bc:	4b14      	ldr	r3, [pc, #80]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a13      	ldr	r2, [pc, #76]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c8:	f7fe f85a 	bl	8001780 <HAL_GetTick>
 80036cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80036ce:	e009      	b.n	80036e4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80036d0:	f7fe f856 	bl	8001780 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d902      	bls.n	80036e4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	73fb      	strb	r3, [r7, #15]
          break;
 80036e2:	e005      	b.n	80036f0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80036e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d0ef      	beq.n	80036d0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80036f0:	7bfb      	ldrb	r3, [r7, #15]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d106      	bne.n	8003704 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80036f6:	4b06      	ldr	r3, [pc, #24]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036f8:	695a      	ldr	r2, [r3, #20]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	4904      	ldr	r1, [pc, #16]	@ (8003710 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003700:	4313      	orrs	r3, r2
 8003702:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003704:	7bfb      	ldrb	r3, [r7, #15]
}
 8003706:	4618      	mov	r0, r3
 8003708:	3710      	adds	r7, #16
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	40021000 	.word	0x40021000

08003714 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b084      	sub	sp, #16
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e095      	b.n	8003852 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372a:	2b00      	cmp	r3, #0
 800372c:	d108      	bne.n	8003740 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003736:	d009      	beq.n	800374c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	61da      	str	r2, [r3, #28]
 800373e:	e005      	b.n	800374c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d106      	bne.n	800376c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f7fd faa6 	bl	8000cb8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2202      	movs	r2, #2
 8003770:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003782:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800378c:	d902      	bls.n	8003794 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800378e:	2300      	movs	r3, #0
 8003790:	60fb      	str	r3, [r7, #12]
 8003792:	e002      	b.n	800379a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003794:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003798:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80037a2:	d007      	beq.n	80037b4 <HAL_SPI_Init+0xa0>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037ac:	d002      	beq.n	80037b4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80037c4:	431a      	orrs	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	431a      	orrs	r2, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	695b      	ldr	r3, [r3, #20]
 80037d4:	f003 0301 	and.w	r3, r3, #1
 80037d8:	431a      	orrs	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037e2:	431a      	orrs	r2, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	69db      	ldr	r3, [r3, #28]
 80037e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037ec:	431a      	orrs	r2, r3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6a1b      	ldr	r3, [r3, #32]
 80037f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037f6:	ea42 0103 	orr.w	r1, r2, r3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	430a      	orrs	r2, r1
 8003808:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	0c1b      	lsrs	r3, r3, #16
 8003810:	f003 0204 	and.w	r2, r3, #4
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003818:	f003 0310 	and.w	r3, r3, #16
 800381c:	431a      	orrs	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003822:	f003 0308 	and.w	r3, r3, #8
 8003826:	431a      	orrs	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003830:	ea42 0103 	orr.w	r1, r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2200      	movs	r2, #0
 8003846:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}

0800385a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800385a:	b580      	push	{r7, lr}
 800385c:	b088      	sub	sp, #32
 800385e:	af00      	add	r7, sp, #0
 8003860:	60f8      	str	r0, [r7, #12]
 8003862:	60b9      	str	r1, [r7, #8]
 8003864:	603b      	str	r3, [r7, #0]
 8003866:	4613      	mov	r3, r2
 8003868:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800386a:	f7fd ff89 	bl	8001780 <HAL_GetTick>
 800386e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003870:	88fb      	ldrh	r3, [r7, #6]
 8003872:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800387a:	b2db      	uxtb	r3, r3
 800387c:	2b01      	cmp	r3, #1
 800387e:	d001      	beq.n	8003884 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003880:	2302      	movs	r3, #2
 8003882:	e15c      	b.n	8003b3e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d002      	beq.n	8003890 <HAL_SPI_Transmit+0x36>
 800388a:	88fb      	ldrh	r3, [r7, #6]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d101      	bne.n	8003894 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e154      	b.n	8003b3e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800389a:	2b01      	cmp	r3, #1
 800389c:	d101      	bne.n	80038a2 <HAL_SPI_Transmit+0x48>
 800389e:	2302      	movs	r3, #2
 80038a0:	e14d      	b.n	8003b3e <HAL_SPI_Transmit+0x2e4>
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2201      	movs	r2, #1
 80038a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2203      	movs	r2, #3
 80038ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2200      	movs	r2, #0
 80038b6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	68ba      	ldr	r2, [r7, #8]
 80038bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	88fa      	ldrh	r2, [r7, #6]
 80038c2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	88fa      	ldrh	r2, [r7, #6]
 80038c8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2200      	movs	r2, #0
 80038e4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2200      	movs	r2, #0
 80038ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038f4:	d10f      	bne.n	8003916 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003904:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003914:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003920:	2b40      	cmp	r3, #64	@ 0x40
 8003922:	d007      	beq.n	8003934 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003932:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800393c:	d952      	bls.n	80039e4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d002      	beq.n	800394c <HAL_SPI_Transmit+0xf2>
 8003946:	8b7b      	ldrh	r3, [r7, #26]
 8003948:	2b01      	cmp	r3, #1
 800394a:	d145      	bne.n	80039d8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003950:	881a      	ldrh	r2, [r3, #0]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800395c:	1c9a      	adds	r2, r3, #2
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003966:	b29b      	uxth	r3, r3
 8003968:	3b01      	subs	r3, #1
 800396a:	b29a      	uxth	r2, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003970:	e032      	b.n	80039d8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	f003 0302 	and.w	r3, r3, #2
 800397c:	2b02      	cmp	r3, #2
 800397e:	d112      	bne.n	80039a6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003984:	881a      	ldrh	r2, [r3, #0]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003990:	1c9a      	adds	r2, r3, #2
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800399a:	b29b      	uxth	r3, r3
 800399c:	3b01      	subs	r3, #1
 800399e:	b29a      	uxth	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80039a4:	e018      	b.n	80039d8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039a6:	f7fd feeb 	bl	8001780 <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	683a      	ldr	r2, [r7, #0]
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d803      	bhi.n	80039be <HAL_SPI_Transmit+0x164>
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80039bc:	d102      	bne.n	80039c4 <HAL_SPI_Transmit+0x16a>
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d109      	bne.n	80039d8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e0b2      	b.n	8003b3e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039dc:	b29b      	uxth	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1c7      	bne.n	8003972 <HAL_SPI_Transmit+0x118>
 80039e2:	e083      	b.n	8003aec <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <HAL_SPI_Transmit+0x198>
 80039ec:	8b7b      	ldrh	r3, [r7, #26]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d177      	bne.n	8003ae2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d912      	bls.n	8003a22 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a00:	881a      	ldrh	r2, [r3, #0]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a0c:	1c9a      	adds	r2, r3, #2
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	3b02      	subs	r3, #2
 8003a1a:	b29a      	uxth	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a20:	e05f      	b.n	8003ae2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	330c      	adds	r3, #12
 8003a2c:	7812      	ldrb	r2, [r2, #0]
 8003a2e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a34:	1c5a      	adds	r2, r3, #1
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	3b01      	subs	r3, #1
 8003a42:	b29a      	uxth	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003a48:	e04b      	b.n	8003ae2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f003 0302 	and.w	r3, r3, #2
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d12b      	bne.n	8003ab0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d912      	bls.n	8003a88 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a66:	881a      	ldrh	r2, [r3, #0]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a72:	1c9a      	adds	r2, r3, #2
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	3b02      	subs	r3, #2
 8003a80:	b29a      	uxth	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a86:	e02c      	b.n	8003ae2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	330c      	adds	r3, #12
 8003a92:	7812      	ldrb	r2, [r2, #0]
 8003a94:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a9a:	1c5a      	adds	r2, r3, #1
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	3b01      	subs	r3, #1
 8003aa8:	b29a      	uxth	r2, r3
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003aae:	e018      	b.n	8003ae2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ab0:	f7fd fe66 	bl	8001780 <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	683a      	ldr	r2, [r7, #0]
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d803      	bhi.n	8003ac8 <HAL_SPI_Transmit+0x26e>
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ac6:	d102      	bne.n	8003ace <HAL_SPI_Transmit+0x274>
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d109      	bne.n	8003ae2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e02d      	b.n	8003b3e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1ae      	bne.n	8003a4a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003aec:	69fa      	ldr	r2, [r7, #28]
 8003aee:	6839      	ldr	r1, [r7, #0]
 8003af0:	68f8      	ldr	r0, [r7, #12]
 8003af2:	f000 fa5b 	bl	8003fac <SPI_EndRxTxTransaction>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d002      	beq.n	8003b02 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2220      	movs	r2, #32
 8003b00:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d10a      	bne.n	8003b20 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	617b      	str	r3, [r7, #20]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	617b      	str	r3, [r7, #20]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	617b      	str	r3, [r7, #20]
 8003b1e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2201      	movs	r2, #1
 8003b24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e000      	b.n	8003b3e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
  }
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3720      	adds	r7, #32
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
	...

08003b48 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b088      	sub	sp, #32
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10e      	bne.n	8003b88 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d009      	beq.n	8003b88 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d004      	beq.n	8003b88 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	4798      	blx	r3
    return;
 8003b86:	e0ce      	b.n	8003d26 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003b88:	69bb      	ldr	r3, [r7, #24]
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d009      	beq.n	8003ba6 <HAL_SPI_IRQHandler+0x5e>
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d004      	beq.n	8003ba6 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	4798      	blx	r3
    return;
 8003ba4:	e0bf      	b.n	8003d26 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003ba6:	69bb      	ldr	r3, [r7, #24]
 8003ba8:	f003 0320 	and.w	r3, r3, #32
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d10a      	bne.n	8003bc6 <HAL_SPI_IRQHandler+0x7e>
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d105      	bne.n	8003bc6 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f000 80b0 	beq.w	8003d26 <HAL_SPI_IRQHandler+0x1de>
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	f003 0320 	and.w	r3, r3, #32
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f000 80aa 	beq.w	8003d26 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d023      	beq.n	8003c24 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	2b03      	cmp	r3, #3
 8003be6:	d011      	beq.n	8003c0c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bec:	f043 0204 	orr.w	r2, r3, #4
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	617b      	str	r3, [r7, #20]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	68db      	ldr	r3, [r3, #12]
 8003bfe:	617b      	str	r3, [r7, #20]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	617b      	str	r3, [r7, #20]
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	e00b      	b.n	8003c24 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	613b      	str	r3, [r7, #16]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	613b      	str	r3, [r7, #16]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	613b      	str	r3, [r7, #16]
 8003c20:	693b      	ldr	r3, [r7, #16]
        return;
 8003c22:	e080      	b.n	8003d26 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	f003 0320 	and.w	r3, r3, #32
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d014      	beq.n	8003c58 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c32:	f043 0201 	orr.w	r2, r3, #1
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	60fb      	str	r3, [r7, #12]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	60fb      	str	r3, [r7, #12]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c54:	601a      	str	r2, [r3, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00c      	beq.n	8003c7c <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c66:	f043 0208 	orr.w	r2, r3, #8
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003c6e:	2300      	movs	r3, #0
 8003c70:	60bb      	str	r3, [r7, #8]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	60bb      	str	r3, [r7, #8]
 8003c7a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d04f      	beq.n	8003d24 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	685a      	ldr	r2, [r3, #4]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003c92:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	f003 0302 	and.w	r3, r3, #2
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d104      	bne.n	8003cb0 <HAL_SPI_IRQHandler+0x168>
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d034      	beq.n	8003d1a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	685a      	ldr	r2, [r3, #4]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0203 	bic.w	r2, r2, #3
 8003cbe:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d011      	beq.n	8003cec <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ccc:	4a17      	ldr	r2, [pc, #92]	@ (8003d2c <HAL_SPI_IRQHandler+0x1e4>)
 8003cce:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7fd feae 	bl	8001a36 <HAL_DMA_Abort_IT>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d005      	beq.n	8003cec <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ce4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d016      	beq.n	8003d22 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cf8:	4a0c      	ldr	r2, [pc, #48]	@ (8003d2c <HAL_SPI_IRQHandler+0x1e4>)
 8003cfa:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7fd fe98 	bl	8001a36 <HAL_DMA_Abort_IT>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d00a      	beq.n	8003d22 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d10:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8003d18:	e003      	b.n	8003d22 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 f808 	bl	8003d30 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003d20:	e000      	b.n	8003d24 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8003d22:	bf00      	nop
    return;
 8003d24:	bf00      	nop
  }
}
 8003d26:	3720      	adds	r7, #32
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	08003d45 	.word	0x08003d45

08003d30 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003d38:	bf00      	nop
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr

08003d44 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d50:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2200      	movs	r2, #0
 8003d56:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f7ff ffe5 	bl	8003d30 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d66:	bf00      	nop
 8003d68:	3710      	adds	r7, #16
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
	...

08003d70 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b088      	sub	sp, #32
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	603b      	str	r3, [r7, #0]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d80:	f7fd fcfe 	bl	8001780 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d88:	1a9b      	subs	r3, r3, r2
 8003d8a:	683a      	ldr	r2, [r7, #0]
 8003d8c:	4413      	add	r3, r2
 8003d8e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d90:	f7fd fcf6 	bl	8001780 <HAL_GetTick>
 8003d94:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d96:	4b39      	ldr	r3, [pc, #228]	@ (8003e7c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	015b      	lsls	r3, r3, #5
 8003d9c:	0d1b      	lsrs	r3, r3, #20
 8003d9e:	69fa      	ldr	r2, [r7, #28]
 8003da0:	fb02 f303 	mul.w	r3, r2, r3
 8003da4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003da6:	e054      	b.n	8003e52 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dae:	d050      	beq.n	8003e52 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003db0:	f7fd fce6 	bl	8001780 <HAL_GetTick>
 8003db4:	4602      	mov	r2, r0
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	69fa      	ldr	r2, [r7, #28]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d902      	bls.n	8003dc6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d13d      	bne.n	8003e42 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003dd4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dde:	d111      	bne.n	8003e04 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003de8:	d004      	beq.n	8003df4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003df2:	d107      	bne.n	8003e04 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e02:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e0c:	d10f      	bne.n	8003e2e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e1c:	601a      	str	r2, [r3, #0]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2201      	movs	r2, #1
 8003e32:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e017      	b.n	8003e72 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d101      	bne.n	8003e4c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	689a      	ldr	r2, [r3, #8]
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	68ba      	ldr	r2, [r7, #8]
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	bf0c      	ite	eq
 8003e62:	2301      	moveq	r3, #1
 8003e64:	2300      	movne	r3, #0
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	461a      	mov	r2, r3
 8003e6a:	79fb      	ldrb	r3, [r7, #7]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d19b      	bne.n	8003da8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3720      	adds	r7, #32
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20000000 	.word	0x20000000

08003e80 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b08a      	sub	sp, #40	@ 0x28
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
 8003e8c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003e92:	f7fd fc75 	bl	8001780 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e9a:	1a9b      	subs	r3, r3, r2
 8003e9c:	683a      	ldr	r2, [r7, #0]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003ea2:	f7fd fc6d 	bl	8001780 <HAL_GetTick>
 8003ea6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	330c      	adds	r3, #12
 8003eae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003eb0:	4b3d      	ldr	r3, [pc, #244]	@ (8003fa8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	4413      	add	r3, r2
 8003eba:	00da      	lsls	r2, r3, #3
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	0d1b      	lsrs	r3, r3, #20
 8003ec0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ec2:	fb02 f303 	mul.w	r3, r2, r3
 8003ec6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003ec8:	e060      	b.n	8003f8c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003ed0:	d107      	bne.n	8003ee2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d104      	bne.n	8003ee2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003ee0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ee8:	d050      	beq.n	8003f8c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003eea:	f7fd fc49 	bl	8001780 <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	6a3b      	ldr	r3, [r7, #32]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d902      	bls.n	8003f00 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d13d      	bne.n	8003f7c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	685a      	ldr	r2, [r3, #4]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003f0e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f18:	d111      	bne.n	8003f3e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f22:	d004      	beq.n	8003f2e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f2c:	d107      	bne.n	8003f3e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f3c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f46:	d10f      	bne.n	8003f68 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f56:	601a      	str	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f66:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e010      	b.n	8003f9e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d101      	bne.n	8003f86 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003f82:	2300      	movs	r3, #0
 8003f84:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	689a      	ldr	r2, [r3, #8]
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	4013      	ands	r3, r2
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d196      	bne.n	8003eca <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3728      	adds	r7, #40	@ 0x28
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	20000000 	.word	0x20000000

08003fac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b086      	sub	sp, #24
 8003fb0:	af02      	add	r7, sp, #8
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003fc4:	68f8      	ldr	r0, [r7, #12]
 8003fc6:	f7ff ff5b 	bl	8003e80 <SPI_WaitFifoStateUntilTimeout>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d007      	beq.n	8003fe0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fd4:	f043 0220 	orr.w	r2, r3, #32
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e027      	b.n	8004030 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	9300      	str	r3, [sp, #0]
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	2180      	movs	r1, #128	@ 0x80
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	f7ff fec0 	bl	8003d70 <SPI_WaitFlagStateUntilTimeout>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d007      	beq.n	8004006 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ffa:	f043 0220 	orr.w	r2, r3, #32
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e014      	b.n	8004030 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	2200      	movs	r2, #0
 800400e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f7ff ff34 	bl	8003e80 <SPI_WaitFifoStateUntilTimeout>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d007      	beq.n	800402e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004022:	f043 0220 	orr.w	r2, r3, #32
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e000      	b.n	8004030 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800402e:	2300      	movs	r3, #0
}
 8004030:	4618      	mov	r0, r3
 8004032:	3710      	adds	r7, #16
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}

08004038 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e040      	b.n	80040cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800404e:	2b00      	cmp	r3, #0
 8004050:	d106      	bne.n	8004060 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7fc ffe0 	bl	8001020 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2224      	movs	r2, #36	@ 0x24
 8004064:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 0201 	bic.w	r2, r2, #1
 8004074:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800407a:	2b00      	cmp	r3, #0
 800407c:	d002      	beq.n	8004084 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 fedc 	bl	8004e3c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f000 fc21 	bl	80048cc <UART_SetConfig>
 800408a:	4603      	mov	r3, r0
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e01b      	b.n	80040cc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	685a      	ldr	r2, [r3, #4]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80040a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	689a      	ldr	r2, [r3, #8]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80040b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f042 0201 	orr.w	r2, r2, #1
 80040c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f000 ff5b 	bl	8004f80 <UART_CheckIdleState>
 80040ca:	4603      	mov	r3, r0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3708      	adds	r7, #8
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b08a      	sub	sp, #40	@ 0x28
 80040d8:	af02      	add	r7, sp, #8
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	60b9      	str	r1, [r7, #8]
 80040de:	603b      	str	r3, [r7, #0]
 80040e0:	4613      	mov	r3, r2
 80040e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040e8:	2b20      	cmp	r3, #32
 80040ea:	d177      	bne.n	80041dc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d002      	beq.n	80040f8 <HAL_UART_Transmit+0x24>
 80040f2:	88fb      	ldrh	r3, [r7, #6]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d101      	bne.n	80040fc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e070      	b.n	80041de <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2221      	movs	r2, #33	@ 0x21
 8004108:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800410a:	f7fd fb39 	bl	8001780 <HAL_GetTick>
 800410e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	88fa      	ldrh	r2, [r7, #6]
 8004114:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	88fa      	ldrh	r2, [r7, #6]
 800411c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004128:	d108      	bne.n	800413c <HAL_UART_Transmit+0x68>
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d104      	bne.n	800413c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004132:	2300      	movs	r3, #0
 8004134:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	61bb      	str	r3, [r7, #24]
 800413a:	e003      	b.n	8004144 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004140:	2300      	movs	r3, #0
 8004142:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004144:	e02f      	b.n	80041a6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	9300      	str	r3, [sp, #0]
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	2200      	movs	r2, #0
 800414e:	2180      	movs	r1, #128	@ 0x80
 8004150:	68f8      	ldr	r0, [r7, #12]
 8004152:	f000 ffbd 	bl	80050d0 <UART_WaitOnFlagUntilTimeout>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d004      	beq.n	8004166 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2220      	movs	r2, #32
 8004160:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e03b      	b.n	80041de <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10b      	bne.n	8004184 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	881a      	ldrh	r2, [r3, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004178:	b292      	uxth	r2, r2
 800417a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	3302      	adds	r3, #2
 8004180:	61bb      	str	r3, [r7, #24]
 8004182:	e007      	b.n	8004194 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	781a      	ldrb	r2, [r3, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800418e:	69fb      	ldr	r3, [r7, #28]
 8004190:	3301      	adds	r3, #1
 8004192:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800419a:	b29b      	uxth	r3, r3
 800419c:	3b01      	subs	r3, #1
 800419e:	b29a      	uxth	r2, r3
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1c9      	bne.n	8004146 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	9300      	str	r3, [sp, #0]
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	2200      	movs	r2, #0
 80041ba:	2140      	movs	r1, #64	@ 0x40
 80041bc:	68f8      	ldr	r0, [r7, #12]
 80041be:	f000 ff87 	bl	80050d0 <UART_WaitOnFlagUntilTimeout>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d004      	beq.n	80041d2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2220      	movs	r2, #32
 80041cc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e005      	b.n	80041de <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2220      	movs	r2, #32
 80041d6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80041d8:	2300      	movs	r3, #0
 80041da:	e000      	b.n	80041de <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80041dc:	2302      	movs	r3, #2
  }
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3720      	adds	r7, #32
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
	...

080041e8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b08a      	sub	sp, #40	@ 0x28
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	4613      	mov	r3, r2
 80041f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041fc:	2b20      	cmp	r3, #32
 80041fe:	d137      	bne.n	8004270 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d002      	beq.n	800420c <HAL_UART_Receive_IT+0x24>
 8004206:	88fb      	ldrh	r3, [r7, #6]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d101      	bne.n	8004210 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e030      	b.n	8004272 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a18      	ldr	r2, [pc, #96]	@ (800427c <HAL_UART_Receive_IT+0x94>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d01f      	beq.n	8004260 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800422a:	2b00      	cmp	r3, #0
 800422c:	d018      	beq.n	8004260 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	e853 3f00 	ldrex	r3, [r3]
 800423a:	613b      	str	r3, [r7, #16]
   return(result);
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004242:	627b      	str	r3, [r7, #36]	@ 0x24
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	461a      	mov	r2, r3
 800424a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424c:	623b      	str	r3, [r7, #32]
 800424e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004250:	69f9      	ldr	r1, [r7, #28]
 8004252:	6a3a      	ldr	r2, [r7, #32]
 8004254:	e841 2300 	strex	r3, r2, [r1]
 8004258:	61bb      	str	r3, [r7, #24]
   return(result);
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d1e6      	bne.n	800422e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004260:	88fb      	ldrh	r3, [r7, #6]
 8004262:	461a      	mov	r2, r3
 8004264:	68b9      	ldr	r1, [r7, #8]
 8004266:	68f8      	ldr	r0, [r7, #12]
 8004268:	f000 ffa0 	bl	80051ac <UART_Start_Receive_IT>
 800426c:	4603      	mov	r3, r0
 800426e:	e000      	b.n	8004272 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004270:	2302      	movs	r3, #2
  }
}
 8004272:	4618      	mov	r0, r3
 8004274:	3728      	adds	r7, #40	@ 0x28
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	40008000 	.word	0x40008000

08004280 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b0ba      	sub	sp, #232	@ 0xe8
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	69db      	ldr	r3, [r3, #28]
 800428e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80042a6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80042aa:	f640 030f 	movw	r3, #2063	@ 0x80f
 80042ae:	4013      	ands	r3, r2
 80042b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80042b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d115      	bne.n	80042e8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80042bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042c0:	f003 0320 	and.w	r3, r3, #32
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d00f      	beq.n	80042e8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80042c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042cc:	f003 0320 	and.w	r3, r3, #32
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d009      	beq.n	80042e8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042d8:	2b00      	cmp	r3, #0
 80042da:	f000 82ca 	beq.w	8004872 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	4798      	blx	r3
      }
      return;
 80042e6:	e2c4      	b.n	8004872 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80042e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 8117 	beq.w	8004520 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80042f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d106      	bne.n	800430c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80042fe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004302:	4b85      	ldr	r3, [pc, #532]	@ (8004518 <HAL_UART_IRQHandler+0x298>)
 8004304:	4013      	ands	r3, r2
 8004306:	2b00      	cmp	r3, #0
 8004308:	f000 810a 	beq.w	8004520 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800430c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004310:	f003 0301 	and.w	r3, r3, #1
 8004314:	2b00      	cmp	r3, #0
 8004316:	d011      	beq.n	800433c <HAL_UART_IRQHandler+0xbc>
 8004318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800431c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004320:	2b00      	cmp	r3, #0
 8004322:	d00b      	beq.n	800433c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2201      	movs	r2, #1
 800432a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004332:	f043 0201 	orr.w	r2, r3, #1
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800433c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004340:	f003 0302 	and.w	r3, r3, #2
 8004344:	2b00      	cmp	r3, #0
 8004346:	d011      	beq.n	800436c <HAL_UART_IRQHandler+0xec>
 8004348:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	2b00      	cmp	r3, #0
 8004352:	d00b      	beq.n	800436c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2202      	movs	r2, #2
 800435a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004362:	f043 0204 	orr.w	r2, r3, #4
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800436c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004370:	f003 0304 	and.w	r3, r3, #4
 8004374:	2b00      	cmp	r3, #0
 8004376:	d011      	beq.n	800439c <HAL_UART_IRQHandler+0x11c>
 8004378:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800437c:	f003 0301 	and.w	r3, r3, #1
 8004380:	2b00      	cmp	r3, #0
 8004382:	d00b      	beq.n	800439c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2204      	movs	r2, #4
 800438a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004392:	f043 0202 	orr.w	r2, r3, #2
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800439c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043a0:	f003 0308 	and.w	r3, r3, #8
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d017      	beq.n	80043d8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80043a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043ac:	f003 0320 	and.w	r3, r3, #32
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d105      	bne.n	80043c0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80043b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043b8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d00b      	beq.n	80043d8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2208      	movs	r2, #8
 80043c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043ce:	f043 0208 	orr.w	r2, r3, #8
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80043d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d012      	beq.n	800440a <HAL_UART_IRQHandler+0x18a>
 80043e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d00c      	beq.n	800440a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80043f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004400:	f043 0220 	orr.w	r2, r3, #32
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004410:	2b00      	cmp	r3, #0
 8004412:	f000 8230 	beq.w	8004876 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800441a:	f003 0320 	and.w	r3, r3, #32
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00d      	beq.n	800443e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004422:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004426:	f003 0320 	and.w	r3, r3, #32
 800442a:	2b00      	cmp	r3, #0
 800442c:	d007      	beq.n	800443e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004432:	2b00      	cmp	r3, #0
 8004434:	d003      	beq.n	800443e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004444:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004452:	2b40      	cmp	r3, #64	@ 0x40
 8004454:	d005      	beq.n	8004462 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004456:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800445a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800445e:	2b00      	cmp	r3, #0
 8004460:	d04f      	beq.n	8004502 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 ff68 	bl	8005338 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004472:	2b40      	cmp	r3, #64	@ 0x40
 8004474:	d141      	bne.n	80044fa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	3308      	adds	r3, #8
 800447c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004480:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004484:	e853 3f00 	ldrex	r3, [r3]
 8004488:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800448c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004490:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004494:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	3308      	adds	r3, #8
 800449e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80044a2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80044a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80044ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80044b2:	e841 2300 	strex	r3, r2, [r1]
 80044b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80044ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d1d9      	bne.n	8004476 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d013      	beq.n	80044f2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044ce:	4a13      	ldr	r2, [pc, #76]	@ (800451c <HAL_UART_IRQHandler+0x29c>)
 80044d0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7fd faad 	bl	8001a36 <HAL_DMA_Abort_IT>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d017      	beq.n	8004512 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80044ec:	4610      	mov	r0, r2
 80044ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044f0:	e00f      	b.n	8004512 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 f9d4 	bl	80048a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044f8:	e00b      	b.n	8004512 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 f9d0 	bl	80048a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004500:	e007      	b.n	8004512 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 f9cc 	bl	80048a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2200      	movs	r2, #0
 800450c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004510:	e1b1      	b.n	8004876 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004512:	bf00      	nop
    return;
 8004514:	e1af      	b.n	8004876 <HAL_UART_IRQHandler+0x5f6>
 8004516:	bf00      	nop
 8004518:	04000120 	.word	0x04000120
 800451c:	08005401 	.word	0x08005401

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004524:	2b01      	cmp	r3, #1
 8004526:	f040 816a 	bne.w	80047fe <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800452a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800452e:	f003 0310 	and.w	r3, r3, #16
 8004532:	2b00      	cmp	r3, #0
 8004534:	f000 8163 	beq.w	80047fe <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800453c:	f003 0310 	and.w	r3, r3, #16
 8004540:	2b00      	cmp	r3, #0
 8004542:	f000 815c 	beq.w	80047fe <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2210      	movs	r2, #16
 800454c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004558:	2b40      	cmp	r3, #64	@ 0x40
 800455a:	f040 80d4 	bne.w	8004706 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800456a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800456e:	2b00      	cmp	r3, #0
 8004570:	f000 80ad 	beq.w	80046ce <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800457a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800457e:	429a      	cmp	r2, r3
 8004580:	f080 80a5 	bcs.w	80046ce <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800458a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0320 	and.w	r3, r3, #32
 800459a:	2b00      	cmp	r3, #0
 800459c:	f040 8086 	bne.w	80046ac <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045ac:	e853 3f00 	ldrex	r3, [r3]
 80045b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80045b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80045b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	461a      	mov	r2, r3
 80045c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80045ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80045ce:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80045d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80045da:	e841 2300 	strex	r3, r2, [r1]
 80045de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80045e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d1da      	bne.n	80045a0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	3308      	adds	r3, #8
 80045f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80045f4:	e853 3f00 	ldrex	r3, [r3]
 80045f8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80045fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80045fc:	f023 0301 	bic.w	r3, r3, #1
 8004600:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	3308      	adds	r3, #8
 800460a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800460e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004612:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004614:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004616:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800461a:	e841 2300 	strex	r3, r2, [r1]
 800461e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004620:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004622:	2b00      	cmp	r3, #0
 8004624:	d1e1      	bne.n	80045ea <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	3308      	adds	r3, #8
 800462c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800462e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004630:	e853 3f00 	ldrex	r3, [r3]
 8004634:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004636:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004638:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800463c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	3308      	adds	r3, #8
 8004646:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800464a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800464c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800464e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004650:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004652:	e841 2300 	strex	r3, r2, [r1]
 8004656:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004658:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800465a:	2b00      	cmp	r3, #0
 800465c:	d1e3      	bne.n	8004626 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2220      	movs	r2, #32
 8004662:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004672:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004674:	e853 3f00 	ldrex	r3, [r3]
 8004678:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800467a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800467c:	f023 0310 	bic.w	r3, r3, #16
 8004680:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	461a      	mov	r2, r3
 800468a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800468e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004690:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004692:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004694:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004696:	e841 2300 	strex	r3, r2, [r1]
 800469a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800469c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d1e4      	bne.n	800466c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046a6:	4618      	mov	r0, r3
 80046a8:	f7fd f987 	bl	80019ba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2202      	movs	r2, #2
 80046b0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80046be:	b29b      	uxth	r3, r3
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	b29b      	uxth	r3, r3
 80046c4:	4619      	mov	r1, r3
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 f8f4 	bl	80048b4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80046cc:	e0d5      	b.n	800487a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80046d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80046d8:	429a      	cmp	r2, r3
 80046da:	f040 80ce 	bne.w	800487a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0320 	and.w	r3, r3, #32
 80046ea:	2b20      	cmp	r3, #32
 80046ec:	f040 80c5 	bne.w	800487a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2202      	movs	r2, #2
 80046f4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80046fc:	4619      	mov	r1, r3
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f000 f8d8 	bl	80048b4 <HAL_UARTEx_RxEventCallback>
      return;
 8004704:	e0b9      	b.n	800487a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004712:	b29b      	uxth	r3, r3
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004720:	b29b      	uxth	r3, r3
 8004722:	2b00      	cmp	r3, #0
 8004724:	f000 80ab 	beq.w	800487e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004728:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800472c:	2b00      	cmp	r3, #0
 800472e:	f000 80a6 	beq.w	800487e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800473a:	e853 3f00 	ldrex	r3, [r3]
 800473e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004742:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004746:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	461a      	mov	r2, r3
 8004750:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004754:	647b      	str	r3, [r7, #68]	@ 0x44
 8004756:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004758:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800475a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800475c:	e841 2300 	strex	r3, r2, [r1]
 8004760:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004762:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1e4      	bne.n	8004732 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	3308      	adds	r3, #8
 800476e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004772:	e853 3f00 	ldrex	r3, [r3]
 8004776:	623b      	str	r3, [r7, #32]
   return(result);
 8004778:	6a3b      	ldr	r3, [r7, #32]
 800477a:	f023 0301 	bic.w	r3, r3, #1
 800477e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	3308      	adds	r3, #8
 8004788:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800478c:	633a      	str	r2, [r7, #48]	@ 0x30
 800478e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004790:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004792:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004794:	e841 2300 	strex	r3, r2, [r1]
 8004798:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800479a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800479c:	2b00      	cmp	r3, #0
 800479e:	d1e3      	bne.n	8004768 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2220      	movs	r2, #32
 80047a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	e853 3f00 	ldrex	r3, [r3]
 80047c0:	60fb      	str	r3, [r7, #12]
   return(result);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f023 0310 	bic.w	r3, r3, #16
 80047c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	461a      	mov	r2, r3
 80047d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80047d6:	61fb      	str	r3, [r7, #28]
 80047d8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047da:	69b9      	ldr	r1, [r7, #24]
 80047dc:	69fa      	ldr	r2, [r7, #28]
 80047de:	e841 2300 	strex	r3, r2, [r1]
 80047e2:	617b      	str	r3, [r7, #20]
   return(result);
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d1e4      	bne.n	80047b4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2202      	movs	r2, #2
 80047ee:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80047f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80047f4:	4619      	mov	r1, r3
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 f85c 	bl	80048b4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80047fc:	e03f      	b.n	800487e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80047fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004802:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00e      	beq.n	8004828 <HAL_UART_IRQHandler+0x5a8>
 800480a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800480e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d008      	beq.n	8004828 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800481e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f000 ffe9 	bl	80057f8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004826:	e02d      	b.n	8004884 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004828:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800482c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004830:	2b00      	cmp	r3, #0
 8004832:	d00e      	beq.n	8004852 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004838:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800483c:	2b00      	cmp	r3, #0
 800483e:	d008      	beq.n	8004852 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004844:	2b00      	cmp	r3, #0
 8004846:	d01c      	beq.n	8004882 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	4798      	blx	r3
    }
    return;
 8004850:	e017      	b.n	8004882 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800485a:	2b00      	cmp	r3, #0
 800485c:	d012      	beq.n	8004884 <HAL_UART_IRQHandler+0x604>
 800485e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00c      	beq.n	8004884 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 fdde 	bl	800542c <UART_EndTransmit_IT>
    return;
 8004870:	e008      	b.n	8004884 <HAL_UART_IRQHandler+0x604>
      return;
 8004872:	bf00      	nop
 8004874:	e006      	b.n	8004884 <HAL_UART_IRQHandler+0x604>
    return;
 8004876:	bf00      	nop
 8004878:	e004      	b.n	8004884 <HAL_UART_IRQHandler+0x604>
      return;
 800487a:	bf00      	nop
 800487c:	e002      	b.n	8004884 <HAL_UART_IRQHandler+0x604>
      return;
 800487e:	bf00      	nop
 8004880:	e000      	b.n	8004884 <HAL_UART_IRQHandler+0x604>
    return;
 8004882:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004884:	37e8      	adds	r7, #232	@ 0xe8
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop

0800488c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004894:	bf00      	nop
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80048a8:	bf00      	nop
 80048aa:	370c      	adds	r7, #12
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr

080048b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b083      	sub	sp, #12
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	460b      	mov	r3, r1
 80048be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80048c0:	bf00      	nop
 80048c2:	370c      	adds	r7, #12
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr

080048cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048d0:	b08a      	sub	sp, #40	@ 0x28
 80048d2:	af00      	add	r7, sp, #0
 80048d4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80048d6:	2300      	movs	r3, #0
 80048d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	689a      	ldr	r2, [r3, #8]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	691b      	ldr	r3, [r3, #16]
 80048e4:	431a      	orrs	r2, r3
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	695b      	ldr	r3, [r3, #20]
 80048ea:	431a      	orrs	r2, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	69db      	ldr	r3, [r3, #28]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	4ba4      	ldr	r3, [pc, #656]	@ (8004b8c <UART_SetConfig+0x2c0>)
 80048fc:	4013      	ands	r3, r2
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	6812      	ldr	r2, [r2, #0]
 8004902:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004904:	430b      	orrs	r3, r1
 8004906:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	68da      	ldr	r2, [r3, #12]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	430a      	orrs	r2, r1
 800491c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	699b      	ldr	r3, [r3, #24]
 8004922:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a99      	ldr	r2, [pc, #612]	@ (8004b90 <UART_SetConfig+0x2c4>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d004      	beq.n	8004938 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004934:	4313      	orrs	r3, r2
 8004936:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004948:	430a      	orrs	r2, r1
 800494a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a90      	ldr	r2, [pc, #576]	@ (8004b94 <UART_SetConfig+0x2c8>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d126      	bne.n	80049a4 <UART_SetConfig+0xd8>
 8004956:	4b90      	ldr	r3, [pc, #576]	@ (8004b98 <UART_SetConfig+0x2cc>)
 8004958:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800495c:	f003 0303 	and.w	r3, r3, #3
 8004960:	2b03      	cmp	r3, #3
 8004962:	d81b      	bhi.n	800499c <UART_SetConfig+0xd0>
 8004964:	a201      	add	r2, pc, #4	@ (adr r2, 800496c <UART_SetConfig+0xa0>)
 8004966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800496a:	bf00      	nop
 800496c:	0800497d 	.word	0x0800497d
 8004970:	0800498d 	.word	0x0800498d
 8004974:	08004985 	.word	0x08004985
 8004978:	08004995 	.word	0x08004995
 800497c:	2301      	movs	r3, #1
 800497e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004982:	e116      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004984:	2302      	movs	r3, #2
 8004986:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800498a:	e112      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 800498c:	2304      	movs	r3, #4
 800498e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004992:	e10e      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004994:	2308      	movs	r3, #8
 8004996:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800499a:	e10a      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 800499c:	2310      	movs	r3, #16
 800499e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049a2:	e106      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a7c      	ldr	r2, [pc, #496]	@ (8004b9c <UART_SetConfig+0x2d0>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d138      	bne.n	8004a20 <UART_SetConfig+0x154>
 80049ae:	4b7a      	ldr	r3, [pc, #488]	@ (8004b98 <UART_SetConfig+0x2cc>)
 80049b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049b4:	f003 030c 	and.w	r3, r3, #12
 80049b8:	2b0c      	cmp	r3, #12
 80049ba:	d82d      	bhi.n	8004a18 <UART_SetConfig+0x14c>
 80049bc:	a201      	add	r2, pc, #4	@ (adr r2, 80049c4 <UART_SetConfig+0xf8>)
 80049be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049c2:	bf00      	nop
 80049c4:	080049f9 	.word	0x080049f9
 80049c8:	08004a19 	.word	0x08004a19
 80049cc:	08004a19 	.word	0x08004a19
 80049d0:	08004a19 	.word	0x08004a19
 80049d4:	08004a09 	.word	0x08004a09
 80049d8:	08004a19 	.word	0x08004a19
 80049dc:	08004a19 	.word	0x08004a19
 80049e0:	08004a19 	.word	0x08004a19
 80049e4:	08004a01 	.word	0x08004a01
 80049e8:	08004a19 	.word	0x08004a19
 80049ec:	08004a19 	.word	0x08004a19
 80049f0:	08004a19 	.word	0x08004a19
 80049f4:	08004a11 	.word	0x08004a11
 80049f8:	2300      	movs	r3, #0
 80049fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049fe:	e0d8      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004a00:	2302      	movs	r3, #2
 8004a02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a06:	e0d4      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004a08:	2304      	movs	r3, #4
 8004a0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a0e:	e0d0      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004a10:	2308      	movs	r3, #8
 8004a12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a16:	e0cc      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004a18:	2310      	movs	r3, #16
 8004a1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a1e:	e0c8      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a5e      	ldr	r2, [pc, #376]	@ (8004ba0 <UART_SetConfig+0x2d4>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d125      	bne.n	8004a76 <UART_SetConfig+0x1aa>
 8004a2a:	4b5b      	ldr	r3, [pc, #364]	@ (8004b98 <UART_SetConfig+0x2cc>)
 8004a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a30:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004a34:	2b30      	cmp	r3, #48	@ 0x30
 8004a36:	d016      	beq.n	8004a66 <UART_SetConfig+0x19a>
 8004a38:	2b30      	cmp	r3, #48	@ 0x30
 8004a3a:	d818      	bhi.n	8004a6e <UART_SetConfig+0x1a2>
 8004a3c:	2b20      	cmp	r3, #32
 8004a3e:	d00a      	beq.n	8004a56 <UART_SetConfig+0x18a>
 8004a40:	2b20      	cmp	r3, #32
 8004a42:	d814      	bhi.n	8004a6e <UART_SetConfig+0x1a2>
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d002      	beq.n	8004a4e <UART_SetConfig+0x182>
 8004a48:	2b10      	cmp	r3, #16
 8004a4a:	d008      	beq.n	8004a5e <UART_SetConfig+0x192>
 8004a4c:	e00f      	b.n	8004a6e <UART_SetConfig+0x1a2>
 8004a4e:	2300      	movs	r3, #0
 8004a50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a54:	e0ad      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004a56:	2302      	movs	r3, #2
 8004a58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a5c:	e0a9      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004a5e:	2304      	movs	r3, #4
 8004a60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a64:	e0a5      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004a66:	2308      	movs	r3, #8
 8004a68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a6c:	e0a1      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004a6e:	2310      	movs	r3, #16
 8004a70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a74:	e09d      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a4a      	ldr	r2, [pc, #296]	@ (8004ba4 <UART_SetConfig+0x2d8>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d125      	bne.n	8004acc <UART_SetConfig+0x200>
 8004a80:	4b45      	ldr	r3, [pc, #276]	@ (8004b98 <UART_SetConfig+0x2cc>)
 8004a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a86:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004a8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a8c:	d016      	beq.n	8004abc <UART_SetConfig+0x1f0>
 8004a8e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a90:	d818      	bhi.n	8004ac4 <UART_SetConfig+0x1f8>
 8004a92:	2b80      	cmp	r3, #128	@ 0x80
 8004a94:	d00a      	beq.n	8004aac <UART_SetConfig+0x1e0>
 8004a96:	2b80      	cmp	r3, #128	@ 0x80
 8004a98:	d814      	bhi.n	8004ac4 <UART_SetConfig+0x1f8>
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d002      	beq.n	8004aa4 <UART_SetConfig+0x1d8>
 8004a9e:	2b40      	cmp	r3, #64	@ 0x40
 8004aa0:	d008      	beq.n	8004ab4 <UART_SetConfig+0x1e8>
 8004aa2:	e00f      	b.n	8004ac4 <UART_SetConfig+0x1f8>
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aaa:	e082      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004aac:	2302      	movs	r3, #2
 8004aae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ab2:	e07e      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004ab4:	2304      	movs	r3, #4
 8004ab6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aba:	e07a      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004abc:	2308      	movs	r3, #8
 8004abe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ac2:	e076      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004ac4:	2310      	movs	r3, #16
 8004ac6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aca:	e072      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a35      	ldr	r2, [pc, #212]	@ (8004ba8 <UART_SetConfig+0x2dc>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d12a      	bne.n	8004b2c <UART_SetConfig+0x260>
 8004ad6:	4b30      	ldr	r3, [pc, #192]	@ (8004b98 <UART_SetConfig+0x2cc>)
 8004ad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004adc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ae0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ae4:	d01a      	beq.n	8004b1c <UART_SetConfig+0x250>
 8004ae6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004aea:	d81b      	bhi.n	8004b24 <UART_SetConfig+0x258>
 8004aec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004af0:	d00c      	beq.n	8004b0c <UART_SetConfig+0x240>
 8004af2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004af6:	d815      	bhi.n	8004b24 <UART_SetConfig+0x258>
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d003      	beq.n	8004b04 <UART_SetConfig+0x238>
 8004afc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b00:	d008      	beq.n	8004b14 <UART_SetConfig+0x248>
 8004b02:	e00f      	b.n	8004b24 <UART_SetConfig+0x258>
 8004b04:	2300      	movs	r3, #0
 8004b06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b0a:	e052      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004b0c:	2302      	movs	r3, #2
 8004b0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b12:	e04e      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004b14:	2304      	movs	r3, #4
 8004b16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b1a:	e04a      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004b1c:	2308      	movs	r3, #8
 8004b1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b22:	e046      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004b24:	2310      	movs	r3, #16
 8004b26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b2a:	e042      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a17      	ldr	r2, [pc, #92]	@ (8004b90 <UART_SetConfig+0x2c4>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d13a      	bne.n	8004bac <UART_SetConfig+0x2e0>
 8004b36:	4b18      	ldr	r3, [pc, #96]	@ (8004b98 <UART_SetConfig+0x2cc>)
 8004b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b3c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004b40:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b44:	d01a      	beq.n	8004b7c <UART_SetConfig+0x2b0>
 8004b46:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b4a:	d81b      	bhi.n	8004b84 <UART_SetConfig+0x2b8>
 8004b4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b50:	d00c      	beq.n	8004b6c <UART_SetConfig+0x2a0>
 8004b52:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b56:	d815      	bhi.n	8004b84 <UART_SetConfig+0x2b8>
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d003      	beq.n	8004b64 <UART_SetConfig+0x298>
 8004b5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b60:	d008      	beq.n	8004b74 <UART_SetConfig+0x2a8>
 8004b62:	e00f      	b.n	8004b84 <UART_SetConfig+0x2b8>
 8004b64:	2300      	movs	r3, #0
 8004b66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b6a:	e022      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004b6c:	2302      	movs	r3, #2
 8004b6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b72:	e01e      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004b74:	2304      	movs	r3, #4
 8004b76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b7a:	e01a      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004b7c:	2308      	movs	r3, #8
 8004b7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b82:	e016      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004b84:	2310      	movs	r3, #16
 8004b86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b8a:	e012      	b.n	8004bb2 <UART_SetConfig+0x2e6>
 8004b8c:	efff69f3 	.word	0xefff69f3
 8004b90:	40008000 	.word	0x40008000
 8004b94:	40013800 	.word	0x40013800
 8004b98:	40021000 	.word	0x40021000
 8004b9c:	40004400 	.word	0x40004400
 8004ba0:	40004800 	.word	0x40004800
 8004ba4:	40004c00 	.word	0x40004c00
 8004ba8:	40005000 	.word	0x40005000
 8004bac:	2310      	movs	r3, #16
 8004bae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a9f      	ldr	r2, [pc, #636]	@ (8004e34 <UART_SetConfig+0x568>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d17a      	bne.n	8004cb2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004bbc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004bc0:	2b08      	cmp	r3, #8
 8004bc2:	d824      	bhi.n	8004c0e <UART_SetConfig+0x342>
 8004bc4:	a201      	add	r2, pc, #4	@ (adr r2, 8004bcc <UART_SetConfig+0x300>)
 8004bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bca:	bf00      	nop
 8004bcc:	08004bf1 	.word	0x08004bf1
 8004bd0:	08004c0f 	.word	0x08004c0f
 8004bd4:	08004bf9 	.word	0x08004bf9
 8004bd8:	08004c0f 	.word	0x08004c0f
 8004bdc:	08004bff 	.word	0x08004bff
 8004be0:	08004c0f 	.word	0x08004c0f
 8004be4:	08004c0f 	.word	0x08004c0f
 8004be8:	08004c0f 	.word	0x08004c0f
 8004bec:	08004c07 	.word	0x08004c07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bf0:	f7fe f848 	bl	8002c84 <HAL_RCC_GetPCLK1Freq>
 8004bf4:	61f8      	str	r0, [r7, #28]
        break;
 8004bf6:	e010      	b.n	8004c1a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004bf8:	4b8f      	ldr	r3, [pc, #572]	@ (8004e38 <UART_SetConfig+0x56c>)
 8004bfa:	61fb      	str	r3, [r7, #28]
        break;
 8004bfc:	e00d      	b.n	8004c1a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bfe:	f7fd ffa9 	bl	8002b54 <HAL_RCC_GetSysClockFreq>
 8004c02:	61f8      	str	r0, [r7, #28]
        break;
 8004c04:	e009      	b.n	8004c1a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c0a:	61fb      	str	r3, [r7, #28]
        break;
 8004c0c:	e005      	b.n	8004c1a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004c18:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004c1a:	69fb      	ldr	r3, [r7, #28]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	f000 80fb 	beq.w	8004e18 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	685a      	ldr	r2, [r3, #4]
 8004c26:	4613      	mov	r3, r2
 8004c28:	005b      	lsls	r3, r3, #1
 8004c2a:	4413      	add	r3, r2
 8004c2c:	69fa      	ldr	r2, [r7, #28]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d305      	bcc.n	8004c3e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004c38:	69fa      	ldr	r2, [r7, #28]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d903      	bls.n	8004c46 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004c44:	e0e8      	b.n	8004e18 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	461c      	mov	r4, r3
 8004c4c:	4615      	mov	r5, r2
 8004c4e:	f04f 0200 	mov.w	r2, #0
 8004c52:	f04f 0300 	mov.w	r3, #0
 8004c56:	022b      	lsls	r3, r5, #8
 8004c58:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004c5c:	0222      	lsls	r2, r4, #8
 8004c5e:	68f9      	ldr	r1, [r7, #12]
 8004c60:	6849      	ldr	r1, [r1, #4]
 8004c62:	0849      	lsrs	r1, r1, #1
 8004c64:	2000      	movs	r0, #0
 8004c66:	4688      	mov	r8, r1
 8004c68:	4681      	mov	r9, r0
 8004c6a:	eb12 0a08 	adds.w	sl, r2, r8
 8004c6e:	eb43 0b09 	adc.w	fp, r3, r9
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	603b      	str	r3, [r7, #0]
 8004c7a:	607a      	str	r2, [r7, #4]
 8004c7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c80:	4650      	mov	r0, sl
 8004c82:	4659      	mov	r1, fp
 8004c84:	f7fb faf4 	bl	8000270 <__aeabi_uldivmod>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	460b      	mov	r3, r1
 8004c8c:	4613      	mov	r3, r2
 8004c8e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c90:	69bb      	ldr	r3, [r7, #24]
 8004c92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c96:	d308      	bcc.n	8004caa <UART_SetConfig+0x3de>
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c9e:	d204      	bcs.n	8004caa <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	69ba      	ldr	r2, [r7, #24]
 8004ca6:	60da      	str	r2, [r3, #12]
 8004ca8:	e0b6      	b.n	8004e18 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004cb0:	e0b2      	b.n	8004e18 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	69db      	ldr	r3, [r3, #28]
 8004cb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cba:	d15e      	bne.n	8004d7a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004cbc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004cc0:	2b08      	cmp	r3, #8
 8004cc2:	d828      	bhi.n	8004d16 <UART_SetConfig+0x44a>
 8004cc4:	a201      	add	r2, pc, #4	@ (adr r2, 8004ccc <UART_SetConfig+0x400>)
 8004cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cca:	bf00      	nop
 8004ccc:	08004cf1 	.word	0x08004cf1
 8004cd0:	08004cf9 	.word	0x08004cf9
 8004cd4:	08004d01 	.word	0x08004d01
 8004cd8:	08004d17 	.word	0x08004d17
 8004cdc:	08004d07 	.word	0x08004d07
 8004ce0:	08004d17 	.word	0x08004d17
 8004ce4:	08004d17 	.word	0x08004d17
 8004ce8:	08004d17 	.word	0x08004d17
 8004cec:	08004d0f 	.word	0x08004d0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004cf0:	f7fd ffc8 	bl	8002c84 <HAL_RCC_GetPCLK1Freq>
 8004cf4:	61f8      	str	r0, [r7, #28]
        break;
 8004cf6:	e014      	b.n	8004d22 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004cf8:	f7fd ffda 	bl	8002cb0 <HAL_RCC_GetPCLK2Freq>
 8004cfc:	61f8      	str	r0, [r7, #28]
        break;
 8004cfe:	e010      	b.n	8004d22 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d00:	4b4d      	ldr	r3, [pc, #308]	@ (8004e38 <UART_SetConfig+0x56c>)
 8004d02:	61fb      	str	r3, [r7, #28]
        break;
 8004d04:	e00d      	b.n	8004d22 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d06:	f7fd ff25 	bl	8002b54 <HAL_RCC_GetSysClockFreq>
 8004d0a:	61f8      	str	r0, [r7, #28]
        break;
 8004d0c:	e009      	b.n	8004d22 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d12:	61fb      	str	r3, [r7, #28]
        break;
 8004d14:	e005      	b.n	8004d22 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004d16:	2300      	movs	r3, #0
 8004d18:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004d20:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d077      	beq.n	8004e18 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	005a      	lsls	r2, r3, #1
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	085b      	lsrs	r3, r3, #1
 8004d32:	441a      	add	r2, r3
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d3c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d3e:	69bb      	ldr	r3, [r7, #24]
 8004d40:	2b0f      	cmp	r3, #15
 8004d42:	d916      	bls.n	8004d72 <UART_SetConfig+0x4a6>
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d4a:	d212      	bcs.n	8004d72 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	f023 030f 	bic.w	r3, r3, #15
 8004d54:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d56:	69bb      	ldr	r3, [r7, #24]
 8004d58:	085b      	lsrs	r3, r3, #1
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	f003 0307 	and.w	r3, r3, #7
 8004d60:	b29a      	uxth	r2, r3
 8004d62:	8afb      	ldrh	r3, [r7, #22]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	8afa      	ldrh	r2, [r7, #22]
 8004d6e:	60da      	str	r2, [r3, #12]
 8004d70:	e052      	b.n	8004e18 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004d78:	e04e      	b.n	8004e18 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d7a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004d7e:	2b08      	cmp	r3, #8
 8004d80:	d827      	bhi.n	8004dd2 <UART_SetConfig+0x506>
 8004d82:	a201      	add	r2, pc, #4	@ (adr r2, 8004d88 <UART_SetConfig+0x4bc>)
 8004d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d88:	08004dad 	.word	0x08004dad
 8004d8c:	08004db5 	.word	0x08004db5
 8004d90:	08004dbd 	.word	0x08004dbd
 8004d94:	08004dd3 	.word	0x08004dd3
 8004d98:	08004dc3 	.word	0x08004dc3
 8004d9c:	08004dd3 	.word	0x08004dd3
 8004da0:	08004dd3 	.word	0x08004dd3
 8004da4:	08004dd3 	.word	0x08004dd3
 8004da8:	08004dcb 	.word	0x08004dcb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dac:	f7fd ff6a 	bl	8002c84 <HAL_RCC_GetPCLK1Freq>
 8004db0:	61f8      	str	r0, [r7, #28]
        break;
 8004db2:	e014      	b.n	8004dde <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004db4:	f7fd ff7c 	bl	8002cb0 <HAL_RCC_GetPCLK2Freq>
 8004db8:	61f8      	str	r0, [r7, #28]
        break;
 8004dba:	e010      	b.n	8004dde <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004dbc:	4b1e      	ldr	r3, [pc, #120]	@ (8004e38 <UART_SetConfig+0x56c>)
 8004dbe:	61fb      	str	r3, [r7, #28]
        break;
 8004dc0:	e00d      	b.n	8004dde <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004dc2:	f7fd fec7 	bl	8002b54 <HAL_RCC_GetSysClockFreq>
 8004dc6:	61f8      	str	r0, [r7, #28]
        break;
 8004dc8:	e009      	b.n	8004dde <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004dca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dce:	61fb      	str	r3, [r7, #28]
        break;
 8004dd0:	e005      	b.n	8004dde <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004ddc:	bf00      	nop
    }

    if (pclk != 0U)
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d019      	beq.n	8004e18 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	085a      	lsrs	r2, r3, #1
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	441a      	add	r2, r3
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004df6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004df8:	69bb      	ldr	r3, [r7, #24]
 8004dfa:	2b0f      	cmp	r3, #15
 8004dfc:	d909      	bls.n	8004e12 <UART_SetConfig+0x546>
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e04:	d205      	bcs.n	8004e12 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	b29a      	uxth	r2, r3
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	60da      	str	r2, [r3, #12]
 8004e10:	e002      	b.n	8004e18 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004e24:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3728      	adds	r7, #40	@ 0x28
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e32:	bf00      	nop
 8004e34:	40008000 	.word	0x40008000
 8004e38:	00f42400 	.word	0x00f42400

08004e3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e48:	f003 0308 	and.w	r3, r3, #8
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00a      	beq.n	8004e66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	430a      	orrs	r2, r1
 8004e64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e6a:	f003 0301 	and.w	r3, r3, #1
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00a      	beq.n	8004e88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	430a      	orrs	r2, r1
 8004e86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8c:	f003 0302 	and.w	r3, r3, #2
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d00a      	beq.n	8004eaa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	430a      	orrs	r2, r1
 8004ea8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eae:	f003 0304 	and.w	r3, r3, #4
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00a      	beq.n	8004ecc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	430a      	orrs	r2, r1
 8004eca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed0:	f003 0310 	and.w	r3, r3, #16
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d00a      	beq.n	8004eee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	430a      	orrs	r2, r1
 8004eec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef2:	f003 0320 	and.w	r3, r3, #32
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00a      	beq.n	8004f10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	430a      	orrs	r2, r1
 8004f0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d01a      	beq.n	8004f52 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	430a      	orrs	r2, r1
 8004f30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f3a:	d10a      	bne.n	8004f52 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	430a      	orrs	r2, r1
 8004f50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00a      	beq.n	8004f74 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	430a      	orrs	r2, r1
 8004f72:	605a      	str	r2, [r3, #4]
  }
}
 8004f74:	bf00      	nop
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b098      	sub	sp, #96	@ 0x60
 8004f84:	af02      	add	r7, sp, #8
 8004f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f90:	f7fc fbf6 	bl	8001780 <HAL_GetTick>
 8004f94:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0308 	and.w	r3, r3, #8
 8004fa0:	2b08      	cmp	r3, #8
 8004fa2:	d12e      	bne.n	8005002 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fa4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004fa8:	9300      	str	r3, [sp, #0]
 8004faa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fac:	2200      	movs	r2, #0
 8004fae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f000 f88c 	bl	80050d0 <UART_WaitOnFlagUntilTimeout>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d021      	beq.n	8005002 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fc6:	e853 3f00 	ldrex	r3, [r3]
 8004fca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004fcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fd2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	461a      	mov	r2, r3
 8004fda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004fdc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fde:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004fe2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fe4:	e841 2300 	strex	r3, r2, [r1]
 8004fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004fea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d1e6      	bne.n	8004fbe <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2220      	movs	r2, #32
 8004ff4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e062      	b.n	80050c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0304 	and.w	r3, r3, #4
 800500c:	2b04      	cmp	r3, #4
 800500e:	d149      	bne.n	80050a4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005010:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005014:	9300      	str	r3, [sp, #0]
 8005016:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005018:	2200      	movs	r2, #0
 800501a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 f856 	bl	80050d0 <UART_WaitOnFlagUntilTimeout>
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d03c      	beq.n	80050a4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005032:	e853 3f00 	ldrex	r3, [r3]
 8005036:	623b      	str	r3, [r7, #32]
   return(result);
 8005038:	6a3b      	ldr	r3, [r7, #32]
 800503a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800503e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	461a      	mov	r2, r3
 8005046:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005048:	633b      	str	r3, [r7, #48]	@ 0x30
 800504a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800504e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005050:	e841 2300 	strex	r3, r2, [r1]
 8005054:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005058:	2b00      	cmp	r3, #0
 800505a:	d1e6      	bne.n	800502a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	3308      	adds	r3, #8
 8005062:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	e853 3f00 	ldrex	r3, [r3]
 800506a:	60fb      	str	r3, [r7, #12]
   return(result);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f023 0301 	bic.w	r3, r3, #1
 8005072:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	3308      	adds	r3, #8
 800507a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800507c:	61fa      	str	r2, [r7, #28]
 800507e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005080:	69b9      	ldr	r1, [r7, #24]
 8005082:	69fa      	ldr	r2, [r7, #28]
 8005084:	e841 2300 	strex	r3, r2, [r1]
 8005088:	617b      	str	r3, [r7, #20]
   return(result);
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d1e5      	bne.n	800505c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2220      	movs	r2, #32
 8005094:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e011      	b.n	80050c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2220      	movs	r2, #32
 80050a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2220      	movs	r2, #32
 80050ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3758      	adds	r7, #88	@ 0x58
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	603b      	str	r3, [r7, #0]
 80050dc:	4613      	mov	r3, r2
 80050de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050e0:	e04f      	b.n	8005182 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050e8:	d04b      	beq.n	8005182 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050ea:	f7fc fb49 	bl	8001780 <HAL_GetTick>
 80050ee:	4602      	mov	r2, r0
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	1ad3      	subs	r3, r2, r3
 80050f4:	69ba      	ldr	r2, [r7, #24]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d302      	bcc.n	8005100 <UART_WaitOnFlagUntilTimeout+0x30>
 80050fa:	69bb      	ldr	r3, [r7, #24]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d101      	bne.n	8005104 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005100:	2303      	movs	r3, #3
 8005102:	e04e      	b.n	80051a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0304 	and.w	r3, r3, #4
 800510e:	2b00      	cmp	r3, #0
 8005110:	d037      	beq.n	8005182 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	2b80      	cmp	r3, #128	@ 0x80
 8005116:	d034      	beq.n	8005182 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	2b40      	cmp	r3, #64	@ 0x40
 800511c:	d031      	beq.n	8005182 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	69db      	ldr	r3, [r3, #28]
 8005124:	f003 0308 	and.w	r3, r3, #8
 8005128:	2b08      	cmp	r3, #8
 800512a:	d110      	bne.n	800514e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2208      	movs	r2, #8
 8005132:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005134:	68f8      	ldr	r0, [r7, #12]
 8005136:	f000 f8ff 	bl	8005338 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2208      	movs	r2, #8
 800513e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e029      	b.n	80051a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	69db      	ldr	r3, [r3, #28]
 8005154:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005158:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800515c:	d111      	bne.n	8005182 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005166:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005168:	68f8      	ldr	r0, [r7, #12]
 800516a:	f000 f8e5 	bl	8005338 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2220      	movs	r2, #32
 8005172:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e00f      	b.n	80051a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	69da      	ldr	r2, [r3, #28]
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	4013      	ands	r3, r2
 800518c:	68ba      	ldr	r2, [r7, #8]
 800518e:	429a      	cmp	r2, r3
 8005190:	bf0c      	ite	eq
 8005192:	2301      	moveq	r3, #1
 8005194:	2300      	movne	r3, #0
 8005196:	b2db      	uxtb	r3, r3
 8005198:	461a      	mov	r2, r3
 800519a:	79fb      	ldrb	r3, [r7, #7]
 800519c:	429a      	cmp	r2, r3
 800519e:	d0a0      	beq.n	80050e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051a0:	2300      	movs	r3, #0
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3710      	adds	r7, #16
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
	...

080051ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b097      	sub	sp, #92	@ 0x5c
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	4613      	mov	r3, r2
 80051b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	68ba      	ldr	r2, [r7, #8]
 80051be:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	88fa      	ldrh	r2, [r7, #6]
 80051c4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	88fa      	ldrh	r2, [r7, #6]
 80051cc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2200      	movs	r2, #0
 80051d4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051de:	d10e      	bne.n	80051fe <UART_Start_Receive_IT+0x52>
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	691b      	ldr	r3, [r3, #16]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d105      	bne.n	80051f4 <UART_Start_Receive_IT+0x48>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80051ee:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80051f2:	e02d      	b.n	8005250 <UART_Start_Receive_IT+0xa4>
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	22ff      	movs	r2, #255	@ 0xff
 80051f8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80051fc:	e028      	b.n	8005250 <UART_Start_Receive_IT+0xa4>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d10d      	bne.n	8005222 <UART_Start_Receive_IT+0x76>
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	691b      	ldr	r3, [r3, #16]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d104      	bne.n	8005218 <UART_Start_Receive_IT+0x6c>
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	22ff      	movs	r2, #255	@ 0xff
 8005212:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005216:	e01b      	b.n	8005250 <UART_Start_Receive_IT+0xa4>
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	227f      	movs	r2, #127	@ 0x7f
 800521c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005220:	e016      	b.n	8005250 <UART_Start_Receive_IT+0xa4>
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800522a:	d10d      	bne.n	8005248 <UART_Start_Receive_IT+0x9c>
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	691b      	ldr	r3, [r3, #16]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d104      	bne.n	800523e <UART_Start_Receive_IT+0x92>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	227f      	movs	r2, #127	@ 0x7f
 8005238:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800523c:	e008      	b.n	8005250 <UART_Start_Receive_IT+0xa4>
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	223f      	movs	r2, #63	@ 0x3f
 8005242:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005246:	e003      	b.n	8005250 <UART_Start_Receive_IT+0xa4>
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2200      	movs	r2, #0
 800524c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2222      	movs	r2, #34	@ 0x22
 800525c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	3308      	adds	r3, #8
 8005266:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005268:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800526a:	e853 3f00 	ldrex	r3, [r3]
 800526e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005272:	f043 0301 	orr.w	r3, r3, #1
 8005276:	657b      	str	r3, [r7, #84]	@ 0x54
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	3308      	adds	r3, #8
 800527e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005280:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005282:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005284:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005286:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005288:	e841 2300 	strex	r3, r2, [r1]
 800528c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800528e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005290:	2b00      	cmp	r3, #0
 8005292:	d1e5      	bne.n	8005260 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800529c:	d107      	bne.n	80052ae <UART_Start_Receive_IT+0x102>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d103      	bne.n	80052ae <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	4a21      	ldr	r2, [pc, #132]	@ (8005330 <UART_Start_Receive_IT+0x184>)
 80052aa:	669a      	str	r2, [r3, #104]	@ 0x68
 80052ac:	e002      	b.n	80052b4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	4a20      	ldr	r2, [pc, #128]	@ (8005334 <UART_Start_Receive_IT+0x188>)
 80052b2:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	691b      	ldr	r3, [r3, #16]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d019      	beq.n	80052f0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c4:	e853 3f00 	ldrex	r3, [r3]
 80052c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80052ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052cc:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80052d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	461a      	mov	r2, r3
 80052d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052da:	637b      	str	r3, [r7, #52]	@ 0x34
 80052dc:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80052e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80052e2:	e841 2300 	strex	r3, r2, [r1]
 80052e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80052e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d1e6      	bne.n	80052bc <UART_Start_Receive_IT+0x110>
 80052ee:	e018      	b.n	8005322 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	e853 3f00 	ldrex	r3, [r3]
 80052fc:	613b      	str	r3, [r7, #16]
   return(result);
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	f043 0320 	orr.w	r3, r3, #32
 8005304:	653b      	str	r3, [r7, #80]	@ 0x50
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	461a      	mov	r2, r3
 800530c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800530e:	623b      	str	r3, [r7, #32]
 8005310:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005312:	69f9      	ldr	r1, [r7, #28]
 8005314:	6a3a      	ldr	r2, [r7, #32]
 8005316:	e841 2300 	strex	r3, r2, [r1]
 800531a:	61bb      	str	r3, [r7, #24]
   return(result);
 800531c:	69bb      	ldr	r3, [r7, #24]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d1e6      	bne.n	80052f0 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005322:	2300      	movs	r3, #0
}
 8005324:	4618      	mov	r0, r3
 8005326:	375c      	adds	r7, #92	@ 0x5c
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr
 8005330:	0800563d 	.word	0x0800563d
 8005334:	08005481 	.word	0x08005481

08005338 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005338:	b480      	push	{r7}
 800533a:	b095      	sub	sp, #84	@ 0x54
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005346:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005348:	e853 3f00 	ldrex	r3, [r3]
 800534c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800534e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005350:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005354:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	461a      	mov	r2, r3
 800535c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800535e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005360:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005362:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005364:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005366:	e841 2300 	strex	r3, r2, [r1]
 800536a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800536c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1e6      	bne.n	8005340 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	3308      	adds	r3, #8
 8005378:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800537a:	6a3b      	ldr	r3, [r7, #32]
 800537c:	e853 3f00 	ldrex	r3, [r3]
 8005380:	61fb      	str	r3, [r7, #28]
   return(result);
 8005382:	69fb      	ldr	r3, [r7, #28]
 8005384:	f023 0301 	bic.w	r3, r3, #1
 8005388:	64bb      	str	r3, [r7, #72]	@ 0x48
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	3308      	adds	r3, #8
 8005390:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005392:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005394:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005396:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005398:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800539a:	e841 2300 	strex	r3, r2, [r1]
 800539e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80053a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d1e5      	bne.n	8005372 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d118      	bne.n	80053e0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	e853 3f00 	ldrex	r3, [r3]
 80053ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	f023 0310 	bic.w	r3, r3, #16
 80053c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	461a      	mov	r2, r3
 80053ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053cc:	61bb      	str	r3, [r7, #24]
 80053ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d0:	6979      	ldr	r1, [r7, #20]
 80053d2:	69ba      	ldr	r2, [r7, #24]
 80053d4:	e841 2300 	strex	r3, r2, [r1]
 80053d8:	613b      	str	r3, [r7, #16]
   return(result);
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d1e6      	bne.n	80053ae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2220      	movs	r2, #32
 80053e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80053f4:	bf00      	nop
 80053f6:	3754      	adds	r7, #84	@ 0x54
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800540c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2200      	movs	r2, #0
 8005412:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2200      	movs	r2, #0
 800541a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800541e:	68f8      	ldr	r0, [r7, #12]
 8005420:	f7ff fa3e 	bl	80048a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005424:	bf00      	nop
 8005426:	3710      	adds	r7, #16
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}

0800542c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b088      	sub	sp, #32
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	e853 3f00 	ldrex	r3, [r3]
 8005440:	60bb      	str	r3, [r7, #8]
   return(result);
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005448:	61fb      	str	r3, [r7, #28]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	461a      	mov	r2, r3
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	61bb      	str	r3, [r7, #24]
 8005454:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005456:	6979      	ldr	r1, [r7, #20]
 8005458:	69ba      	ldr	r2, [r7, #24]
 800545a:	e841 2300 	strex	r3, r2, [r1]
 800545e:	613b      	str	r3, [r7, #16]
   return(result);
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d1e6      	bne.n	8005434 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2220      	movs	r2, #32
 800546a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f7ff fa0a 	bl	800488c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005478:	bf00      	nop
 800547a:	3720      	adds	r7, #32
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b09c      	sub	sp, #112	@ 0x70
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800548e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005498:	2b22      	cmp	r3, #34	@ 0x22
 800549a:	f040 80be 	bne.w	800561a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80054a4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80054a8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80054ac:	b2d9      	uxtb	r1, r3
 80054ae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80054b2:	b2da      	uxtb	r2, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054b8:	400a      	ands	r2, r1
 80054ba:	b2d2      	uxtb	r2, r2
 80054bc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054c2:	1c5a      	adds	r2, r3, #1
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	3b01      	subs	r3, #1
 80054d2:	b29a      	uxth	r2, r3
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	f040 80a3 	bne.w	800562e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054f0:	e853 3f00 	ldrex	r3, [r3]
 80054f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80054f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	461a      	mov	r2, r3
 8005504:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005506:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005508:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800550c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800550e:	e841 2300 	strex	r3, r2, [r1]
 8005512:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005514:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005516:	2b00      	cmp	r3, #0
 8005518:	d1e6      	bne.n	80054e8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	3308      	adds	r3, #8
 8005520:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005524:	e853 3f00 	ldrex	r3, [r3]
 8005528:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800552a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800552c:	f023 0301 	bic.w	r3, r3, #1
 8005530:	667b      	str	r3, [r7, #100]	@ 0x64
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	3308      	adds	r3, #8
 8005538:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800553a:	647a      	str	r2, [r7, #68]	@ 0x44
 800553c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800553e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005540:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005542:	e841 2300 	strex	r3, r2, [r1]
 8005546:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800554a:	2b00      	cmp	r3, #0
 800554c:	d1e5      	bne.n	800551a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2220      	movs	r2, #32
 8005552:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a34      	ldr	r2, [pc, #208]	@ (8005638 <UART_RxISR_8BIT+0x1b8>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d01f      	beq.n	80055ac <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d018      	beq.n	80055ac <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005582:	e853 3f00 	ldrex	r3, [r3]
 8005586:	623b      	str	r3, [r7, #32]
   return(result);
 8005588:	6a3b      	ldr	r3, [r7, #32]
 800558a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800558e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	461a      	mov	r2, r3
 8005596:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005598:	633b      	str	r3, [r7, #48]	@ 0x30
 800559a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800559e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055a0:	e841 2300 	strex	r3, r2, [r1]
 80055a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d1e6      	bne.n	800557a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d12e      	bne.n	8005612 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	e853 3f00 	ldrex	r3, [r3]
 80055c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f023 0310 	bic.w	r3, r3, #16
 80055ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	461a      	mov	r2, r3
 80055d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055d8:	61fb      	str	r3, [r7, #28]
 80055da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055dc:	69b9      	ldr	r1, [r7, #24]
 80055de:	69fa      	ldr	r2, [r7, #28]
 80055e0:	e841 2300 	strex	r3, r2, [r1]
 80055e4:	617b      	str	r3, [r7, #20]
   return(result);
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d1e6      	bne.n	80055ba <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	69db      	ldr	r3, [r3, #28]
 80055f2:	f003 0310 	and.w	r3, r3, #16
 80055f6:	2b10      	cmp	r3, #16
 80055f8:	d103      	bne.n	8005602 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2210      	movs	r2, #16
 8005600:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005608:	4619      	mov	r1, r3
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f7ff f952 	bl	80048b4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005610:	e00d      	b.n	800562e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f7fb f94a 	bl	80008ac <HAL_UART_RxCpltCallback>
}
 8005618:	e009      	b.n	800562e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	8b1b      	ldrh	r3, [r3, #24]
 8005620:	b29a      	uxth	r2, r3
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f042 0208 	orr.w	r2, r2, #8
 800562a:	b292      	uxth	r2, r2
 800562c:	831a      	strh	r2, [r3, #24]
}
 800562e:	bf00      	nop
 8005630:	3770      	adds	r7, #112	@ 0x70
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	40008000 	.word	0x40008000

0800563c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b09c      	sub	sp, #112	@ 0x70
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800564a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005654:	2b22      	cmp	r3, #34	@ 0x22
 8005656:	f040 80be 	bne.w	80057d6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005660:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005668:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800566a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800566e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005672:	4013      	ands	r3, r2
 8005674:	b29a      	uxth	r2, r3
 8005676:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005678:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800567e:	1c9a      	adds	r2, r3, #2
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800568a:	b29b      	uxth	r3, r3
 800568c:	3b01      	subs	r3, #1
 800568e:	b29a      	uxth	r2, r3
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800569c:	b29b      	uxth	r3, r3
 800569e:	2b00      	cmp	r3, #0
 80056a0:	f040 80a3 	bne.w	80057ea <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056ac:	e853 3f00 	ldrex	r3, [r3]
 80056b0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80056b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056b8:	667b      	str	r3, [r7, #100]	@ 0x64
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	461a      	mov	r2, r3
 80056c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80056c4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80056c8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80056ca:	e841 2300 	strex	r3, r2, [r1]
 80056ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80056d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1e6      	bne.n	80056a4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	3308      	adds	r3, #8
 80056dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056e0:	e853 3f00 	ldrex	r3, [r3]
 80056e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80056e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e8:	f023 0301 	bic.w	r3, r3, #1
 80056ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	3308      	adds	r3, #8
 80056f4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80056f6:	643a      	str	r2, [r7, #64]	@ 0x40
 80056f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80056fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80056fe:	e841 2300 	strex	r3, r2, [r1]
 8005702:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1e5      	bne.n	80056d6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2220      	movs	r2, #32
 800570e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a34      	ldr	r2, [pc, #208]	@ (80057f4 <UART_RxISR_16BIT+0x1b8>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d01f      	beq.n	8005768 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005732:	2b00      	cmp	r3, #0
 8005734:	d018      	beq.n	8005768 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573c:	6a3b      	ldr	r3, [r7, #32]
 800573e:	e853 3f00 	ldrex	r3, [r3]
 8005742:	61fb      	str	r3, [r7, #28]
   return(result);
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800574a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	461a      	mov	r2, r3
 8005752:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005754:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005756:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005758:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800575a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800575c:	e841 2300 	strex	r3, r2, [r1]
 8005760:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005764:	2b00      	cmp	r3, #0
 8005766:	d1e6      	bne.n	8005736 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800576c:	2b01      	cmp	r3, #1
 800576e:	d12e      	bne.n	80057ce <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2200      	movs	r2, #0
 8005774:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	e853 3f00 	ldrex	r3, [r3]
 8005782:	60bb      	str	r3, [r7, #8]
   return(result);
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	f023 0310 	bic.w	r3, r3, #16
 800578a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	461a      	mov	r2, r3
 8005792:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005794:	61bb      	str	r3, [r7, #24]
 8005796:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005798:	6979      	ldr	r1, [r7, #20]
 800579a:	69ba      	ldr	r2, [r7, #24]
 800579c:	e841 2300 	strex	r3, r2, [r1]
 80057a0:	613b      	str	r3, [r7, #16]
   return(result);
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1e6      	bne.n	8005776 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	69db      	ldr	r3, [r3, #28]
 80057ae:	f003 0310 	and.w	r3, r3, #16
 80057b2:	2b10      	cmp	r3, #16
 80057b4:	d103      	bne.n	80057be <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2210      	movs	r2, #16
 80057bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80057c4:	4619      	mov	r1, r3
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f7ff f874 	bl	80048b4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80057cc:	e00d      	b.n	80057ea <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f7fb f86c 	bl	80008ac <HAL_UART_RxCpltCallback>
}
 80057d4:	e009      	b.n	80057ea <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	8b1b      	ldrh	r3, [r3, #24]
 80057dc:	b29a      	uxth	r2, r3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f042 0208 	orr.w	r2, r2, #8
 80057e6:	b292      	uxth	r2, r2
 80057e8:	831a      	strh	r2, [r3, #24]
}
 80057ea:	bf00      	nop
 80057ec:	3770      	adds	r7, #112	@ 0x70
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	40008000 	.word	0x40008000

080057f8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b083      	sub	sp, #12
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005800:	bf00      	nop
 8005802:	370c      	adds	r7, #12
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr

0800580c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800580c:	b480      	push	{r7}
 800580e:	b085      	sub	sp, #20
 8005810:	af00      	add	r7, sp, #0
 8005812:	4603      	mov	r3, r0
 8005814:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005816:	2300      	movs	r3, #0
 8005818:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800581a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800581e:	2b84      	cmp	r3, #132	@ 0x84
 8005820:	d005      	beq.n	800582e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005822:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	4413      	add	r3, r2
 800582a:	3303      	adds	r3, #3
 800582c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800582e:	68fb      	ldr	r3, [r7, #12]
}
 8005830:	4618      	mov	r0, r3
 8005832:	3714      	adds	r7, #20
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005840:	f000 fdca 	bl	80063d8 <vTaskStartScheduler>
  
  return osOK;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	bd80      	pop	{r7, pc}

0800584a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800584a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800584c:	b089      	sub	sp, #36	@ 0x24
 800584e:	af04      	add	r7, sp, #16
 8005850:	6078      	str	r0, [r7, #4]
 8005852:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	695b      	ldr	r3, [r3, #20]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d020      	beq.n	800589e <osThreadCreate+0x54>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d01c      	beq.n	800589e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	685c      	ldr	r4, [r3, #4]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	691e      	ldr	r6, [r3, #16]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005876:	4618      	mov	r0, r3
 8005878:	f7ff ffc8 	bl	800580c <makeFreeRtosPriority>
 800587c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005886:	9202      	str	r2, [sp, #8]
 8005888:	9301      	str	r3, [sp, #4]
 800588a:	9100      	str	r1, [sp, #0]
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	4632      	mov	r2, r6
 8005890:	4629      	mov	r1, r5
 8005892:	4620      	mov	r0, r4
 8005894:	f000 fbd2 	bl	800603c <xTaskCreateStatic>
 8005898:	4603      	mov	r3, r0
 800589a:	60fb      	str	r3, [r7, #12]
 800589c:	e01c      	b.n	80058d8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685c      	ldr	r4, [r3, #4]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80058aa:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80058b2:	4618      	mov	r0, r3
 80058b4:	f7ff ffaa 	bl	800580c <makeFreeRtosPriority>
 80058b8:	4602      	mov	r2, r0
 80058ba:	f107 030c 	add.w	r3, r7, #12
 80058be:	9301      	str	r3, [sp, #4]
 80058c0:	9200      	str	r2, [sp, #0]
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	4632      	mov	r2, r6
 80058c6:	4629      	mov	r1, r5
 80058c8:	4620      	mov	r0, r4
 80058ca:	f000 fc17 	bl	80060fc <xTaskCreate>
 80058ce:	4603      	mov	r3, r0
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d001      	beq.n	80058d8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80058d4:	2300      	movs	r3, #0
 80058d6:	e000      	b.n	80058da <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80058d8:	68fb      	ldr	r3, [r7, #12]
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3714      	adds	r7, #20
 80058de:	46bd      	mov	sp, r7
 80058e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080058e2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80058e2:	b580      	push	{r7, lr}
 80058e4:	b084      	sub	sp, #16
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d001      	beq.n	80058f8 <osDelay+0x16>
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	e000      	b.n	80058fa <osDelay+0x18>
 80058f8:	2301      	movs	r3, #1
 80058fa:	4618      	mov	r0, r3
 80058fc:	f000 fd36 	bl	800636c <vTaskDelay>
  
  return osOK;
 8005900:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005902:	4618      	mov	r0, r3
 8005904:	3710      	adds	r7, #16
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}

0800590a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800590a:	b480      	push	{r7}
 800590c:	b083      	sub	sp, #12
 800590e:	af00      	add	r7, sp, #0
 8005910:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f103 0208 	add.w	r2, r3, #8
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005922:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f103 0208 	add.w	r2, r3, #8
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f103 0208 	add.w	r2, r3, #8
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800593e:	bf00      	nop
 8005940:	370c      	adds	r7, #12
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr

0800594a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800594a:	b480      	push	{r7}
 800594c:	b083      	sub	sp, #12
 800594e:	af00      	add	r7, sp, #0
 8005950:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2200      	movs	r2, #0
 8005956:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005964:	b480      	push	{r7}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	68fa      	ldr	r2, [r7, #12]
 8005978:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	689a      	ldr	r2, [r3, #8]
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	683a      	ldr	r2, [r7, #0]
 8005988:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	683a      	ldr	r2, [r7, #0]
 800598e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	1c5a      	adds	r2, r3, #1
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	601a      	str	r2, [r3, #0]
}
 80059a0:	bf00      	nop
 80059a2:	3714      	adds	r7, #20
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr

080059ac <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80059ac:	b480      	push	{r7}
 80059ae:	b085      	sub	sp, #20
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059c2:	d103      	bne.n	80059cc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	691b      	ldr	r3, [r3, #16]
 80059c8:	60fb      	str	r3, [r7, #12]
 80059ca:	e00c      	b.n	80059e6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	3308      	adds	r3, #8
 80059d0:	60fb      	str	r3, [r7, #12]
 80059d2:	e002      	b.n	80059da <vListInsert+0x2e>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	60fb      	str	r3, [r7, #12]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68ba      	ldr	r2, [r7, #8]
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d2f6      	bcs.n	80059d4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	685a      	ldr	r2, [r3, #4]
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	683a      	ldr	r2, [r7, #0]
 80059f4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	68fa      	ldr	r2, [r7, #12]
 80059fa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	683a      	ldr	r2, [r7, #0]
 8005a00:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	687a      	ldr	r2, [r7, #4]
 8005a06:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	1c5a      	adds	r2, r3, #1
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	601a      	str	r2, [r3, #0]
}
 8005a12:	bf00      	nop
 8005a14:	3714      	adds	r7, #20
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr

08005a1e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005a1e:	b480      	push	{r7}
 8005a20:	b085      	sub	sp, #20
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	687a      	ldr	r2, [r7, #4]
 8005a32:	6892      	ldr	r2, [r2, #8]
 8005a34:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	6852      	ldr	r2, [r2, #4]
 8005a3e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	687a      	ldr	r2, [r7, #4]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d103      	bne.n	8005a52 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	689a      	ldr	r2, [r3, #8]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	1e5a      	subs	r2, r3, #1
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3714      	adds	r7, #20
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
	...

08005a74 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d10b      	bne.n	8005aa0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8c:	f383 8811 	msr	BASEPRI, r3
 8005a90:	f3bf 8f6f 	isb	sy
 8005a94:	f3bf 8f4f 	dsb	sy
 8005a98:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005a9a:	bf00      	nop
 8005a9c:	bf00      	nop
 8005a9e:	e7fd      	b.n	8005a9c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005aa0:	f001 fbaa 	bl	80071f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aac:	68f9      	ldr	r1, [r7, #12]
 8005aae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005ab0:	fb01 f303 	mul.w	r3, r1, r3
 8005ab4:	441a      	add	r2, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ad0:	3b01      	subs	r3, #1
 8005ad2:	68f9      	ldr	r1, [r7, #12]
 8005ad4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005ad6:	fb01 f303 	mul.w	r3, r1, r3
 8005ada:	441a      	add	r2, r3
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	22ff      	movs	r2, #255	@ 0xff
 8005ae4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	22ff      	movs	r2, #255	@ 0xff
 8005aec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d114      	bne.n	8005b20 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d01a      	beq.n	8005b34 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	3310      	adds	r3, #16
 8005b02:	4618      	mov	r0, r3
 8005b04:	f000 fed8 	bl	80068b8 <xTaskRemoveFromEventList>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d012      	beq.n	8005b34 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b44 <xQueueGenericReset+0xd0>)
 8005b10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b14:	601a      	str	r2, [r3, #0]
 8005b16:	f3bf 8f4f 	dsb	sy
 8005b1a:	f3bf 8f6f 	isb	sy
 8005b1e:	e009      	b.n	8005b34 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	3310      	adds	r3, #16
 8005b24:	4618      	mov	r0, r3
 8005b26:	f7ff fef0 	bl	800590a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	3324      	adds	r3, #36	@ 0x24
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7ff feeb 	bl	800590a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005b34:	f001 fb92 	bl	800725c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005b38:	2301      	movs	r3, #1
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	3710      	adds	r7, #16
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}
 8005b42:	bf00      	nop
 8005b44:	e000ed04 	.word	0xe000ed04

08005b48 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b08a      	sub	sp, #40	@ 0x28
 8005b4c:	af02      	add	r7, sp, #8
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	60b9      	str	r1, [r7, #8]
 8005b52:	4613      	mov	r3, r2
 8005b54:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d10b      	bne.n	8005b74 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b60:	f383 8811 	msr	BASEPRI, r3
 8005b64:	f3bf 8f6f 	isb	sy
 8005b68:	f3bf 8f4f 	dsb	sy
 8005b6c:	613b      	str	r3, [r7, #16]
}
 8005b6e:	bf00      	nop
 8005b70:	bf00      	nop
 8005b72:	e7fd      	b.n	8005b70 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	68ba      	ldr	r2, [r7, #8]
 8005b78:	fb02 f303 	mul.w	r3, r2, r3
 8005b7c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	3348      	adds	r3, #72	@ 0x48
 8005b82:	4618      	mov	r0, r3
 8005b84:	f001 fc5a 	bl	800743c <pvPortMalloc>
 8005b88:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d011      	beq.n	8005bb4 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	3348      	adds	r3, #72	@ 0x48
 8005b98:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005ba2:	79fa      	ldrb	r2, [r7, #7]
 8005ba4:	69bb      	ldr	r3, [r7, #24]
 8005ba6:	9300      	str	r3, [sp, #0]
 8005ba8:	4613      	mov	r3, r2
 8005baa:	697a      	ldr	r2, [r7, #20]
 8005bac:	68b9      	ldr	r1, [r7, #8]
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f000 f805 	bl	8005bbe <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005bb4:	69bb      	ldr	r3, [r7, #24]
	}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3720      	adds	r7, #32
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}

08005bbe <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005bbe:	b580      	push	{r7, lr}
 8005bc0:	b084      	sub	sp, #16
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	60f8      	str	r0, [r7, #12]
 8005bc6:	60b9      	str	r1, [r7, #8]
 8005bc8:	607a      	str	r2, [r7, #4]
 8005bca:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d103      	bne.n	8005bda <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005bd2:	69bb      	ldr	r3, [r7, #24]
 8005bd4:	69ba      	ldr	r2, [r7, #24]
 8005bd6:	601a      	str	r2, [r3, #0]
 8005bd8:	e002      	b.n	8005be0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005bda:	69bb      	ldr	r3, [r7, #24]
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005be0:	69bb      	ldr	r3, [r7, #24]
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005be6:	69bb      	ldr	r3, [r7, #24]
 8005be8:	68ba      	ldr	r2, [r7, #8]
 8005bea:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005bec:	2101      	movs	r1, #1
 8005bee:	69b8      	ldr	r0, [r7, #24]
 8005bf0:	f7ff ff40 	bl	8005a74 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005bf4:	bf00      	nop
 8005bf6:	3710      	adds	r7, #16
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}

08005bfc <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b08e      	sub	sp, #56	@ 0x38
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d10b      	bne.n	8005c28 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c14:	f383 8811 	msr	BASEPRI, r3
 8005c18:	f3bf 8f6f 	isb	sy
 8005c1c:	f3bf 8f4f 	dsb	sy
 8005c20:	623b      	str	r3, [r7, #32]
}
 8005c22:	bf00      	nop
 8005c24:	bf00      	nop
 8005c26:	e7fd      	b.n	8005c24 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d00b      	beq.n	8005c48 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c34:	f383 8811 	msr	BASEPRI, r3
 8005c38:	f3bf 8f6f 	isb	sy
 8005c3c:	f3bf 8f4f 	dsb	sy
 8005c40:	61fb      	str	r3, [r7, #28]
}
 8005c42:	bf00      	nop
 8005c44:	bf00      	nop
 8005c46:	e7fd      	b.n	8005c44 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d103      	bne.n	8005c58 <xQueueGiveFromISR+0x5c>
 8005c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d101      	bne.n	8005c5c <xQueueGiveFromISR+0x60>
 8005c58:	2301      	movs	r3, #1
 8005c5a:	e000      	b.n	8005c5e <xQueueGiveFromISR+0x62>
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d10b      	bne.n	8005c7a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8005c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c66:	f383 8811 	msr	BASEPRI, r3
 8005c6a:	f3bf 8f6f 	isb	sy
 8005c6e:	f3bf 8f4f 	dsb	sy
 8005c72:	61bb      	str	r3, [r7, #24]
}
 8005c74:	bf00      	nop
 8005c76:	bf00      	nop
 8005c78:	e7fd      	b.n	8005c76 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005c7a:	f001 fb9d 	bl	80073b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005c7e:	f3ef 8211 	mrs	r2, BASEPRI
 8005c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c86:	f383 8811 	msr	BASEPRI, r3
 8005c8a:	f3bf 8f6f 	isb	sy
 8005c8e:	f3bf 8f4f 	dsb	sy
 8005c92:	617a      	str	r2, [r7, #20]
 8005c94:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005c96:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005c98:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c9e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ca4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	d22b      	bcs.n	8005d02 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005cb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb6:	1c5a      	adds	r2, r3, #1
 8005cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cba:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005cbc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005cc0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005cc4:	d112      	bne.n	8005cec <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d016      	beq.n	8005cfc <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd0:	3324      	adds	r3, #36	@ 0x24
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f000 fdf0 	bl	80068b8 <xTaskRemoveFromEventList>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00e      	beq.n	8005cfc <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d00b      	beq.n	8005cfc <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	601a      	str	r2, [r3, #0]
 8005cea:	e007      	b.n	8005cfc <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005cec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	b25a      	sxtb	r2, r3
 8005cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d00:	e001      	b.n	8005d06 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005d02:	2300      	movs	r3, #0
 8005d04:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d08:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005d10:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005d12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3738      	adds	r7, #56	@ 0x38
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b08e      	sub	sp, #56	@ 0x38
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005d26:	2300      	movs	r3, #0
 8005d28:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d10b      	bne.n	8005d50 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d3c:	f383 8811 	msr	BASEPRI, r3
 8005d40:	f3bf 8f6f 	isb	sy
 8005d44:	f3bf 8f4f 	dsb	sy
 8005d48:	623b      	str	r3, [r7, #32]
}
 8005d4a:	bf00      	nop
 8005d4c:	bf00      	nop
 8005d4e:	e7fd      	b.n	8005d4c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d00b      	beq.n	8005d70 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005d58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d5c:	f383 8811 	msr	BASEPRI, r3
 8005d60:	f3bf 8f6f 	isb	sy
 8005d64:	f3bf 8f4f 	dsb	sy
 8005d68:	61fb      	str	r3, [r7, #28]
}
 8005d6a:	bf00      	nop
 8005d6c:	bf00      	nop
 8005d6e:	e7fd      	b.n	8005d6c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005d70:	f000 ff72 	bl	8006c58 <xTaskGetSchedulerState>
 8005d74:	4603      	mov	r3, r0
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d102      	bne.n	8005d80 <xQueueSemaphoreTake+0x64>
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d101      	bne.n	8005d84 <xQueueSemaphoreTake+0x68>
 8005d80:	2301      	movs	r3, #1
 8005d82:	e000      	b.n	8005d86 <xQueueSemaphoreTake+0x6a>
 8005d84:	2300      	movs	r3, #0
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d10b      	bne.n	8005da2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d8e:	f383 8811 	msr	BASEPRI, r3
 8005d92:	f3bf 8f6f 	isb	sy
 8005d96:	f3bf 8f4f 	dsb	sy
 8005d9a:	61bb      	str	r3, [r7, #24]
}
 8005d9c:	bf00      	nop
 8005d9e:	bf00      	nop
 8005da0:	e7fd      	b.n	8005d9e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005da2:	f001 fa29 	bl	80071f8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005da6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005daa:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d024      	beq.n	8005dfc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db4:	1e5a      	subs	r2, r3, #1
 8005db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d104      	bne.n	8005dcc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005dc2:	f001 f86d 	bl	8006ea0 <pvTaskIncrementMutexHeldCount>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dca:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dce:	691b      	ldr	r3, [r3, #16]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d00f      	beq.n	8005df4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dd6:	3310      	adds	r3, #16
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f000 fd6d 	bl	80068b8 <xTaskRemoveFromEventList>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d007      	beq.n	8005df4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005de4:	4b54      	ldr	r3, [pc, #336]	@ (8005f38 <xQueueSemaphoreTake+0x21c>)
 8005de6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dea:	601a      	str	r2, [r3, #0]
 8005dec:	f3bf 8f4f 	dsb	sy
 8005df0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005df4:	f001 fa32 	bl	800725c <vPortExitCritical>
				return pdPASS;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	e098      	b.n	8005f2e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d112      	bne.n	8005e28 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d00b      	beq.n	8005e20 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e0c:	f383 8811 	msr	BASEPRI, r3
 8005e10:	f3bf 8f6f 	isb	sy
 8005e14:	f3bf 8f4f 	dsb	sy
 8005e18:	617b      	str	r3, [r7, #20]
}
 8005e1a:	bf00      	nop
 8005e1c:	bf00      	nop
 8005e1e:	e7fd      	b.n	8005e1c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005e20:	f001 fa1c 	bl	800725c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005e24:	2300      	movs	r3, #0
 8005e26:	e082      	b.n	8005f2e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d106      	bne.n	8005e3c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005e2e:	f107 030c 	add.w	r3, r7, #12
 8005e32:	4618      	mov	r0, r3
 8005e34:	f000 fda4 	bl	8006980 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005e3c:	f001 fa0e 	bl	800725c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005e40:	f000 fb2c 	bl	800649c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e44:	f001 f9d8 	bl	80071f8 <vPortEnterCritical>
 8005e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e4a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e4e:	b25b      	sxtb	r3, r3
 8005e50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e54:	d103      	bne.n	8005e5e <xQueueSemaphoreTake+0x142>
 8005e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e64:	b25b      	sxtb	r3, r3
 8005e66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e6a:	d103      	bne.n	8005e74 <xQueueSemaphoreTake+0x158>
 8005e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e74:	f001 f9f2 	bl	800725c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e78:	463a      	mov	r2, r7
 8005e7a:	f107 030c 	add.w	r3, r7, #12
 8005e7e:	4611      	mov	r1, r2
 8005e80:	4618      	mov	r0, r3
 8005e82:	f000 fd93 	bl	80069ac <xTaskCheckForTimeOut>
 8005e86:	4603      	mov	r3, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d132      	bne.n	8005ef2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005e8c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e8e:	f000 f8bf 	bl	8006010 <prvIsQueueEmpty>
 8005e92:	4603      	mov	r3, r0
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d026      	beq.n	8005ee6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d109      	bne.n	8005eb4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005ea0:	f001 f9aa 	bl	80071f8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f000 fef3 	bl	8006c94 <xTaskPriorityInherit>
 8005eae:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005eb0:	f001 f9d4 	bl	800725c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005eb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eb6:	3324      	adds	r3, #36	@ 0x24
 8005eb8:	683a      	ldr	r2, [r7, #0]
 8005eba:	4611      	mov	r1, r2
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f000 fcd5 	bl	800686c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005ec2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005ec4:	f000 f852 	bl	8005f6c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005ec8:	f000 faf6 	bl	80064b8 <xTaskResumeAll>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	f47f af67 	bne.w	8005da2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005ed4:	4b18      	ldr	r3, [pc, #96]	@ (8005f38 <xQueueSemaphoreTake+0x21c>)
 8005ed6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005eda:	601a      	str	r2, [r3, #0]
 8005edc:	f3bf 8f4f 	dsb	sy
 8005ee0:	f3bf 8f6f 	isb	sy
 8005ee4:	e75d      	b.n	8005da2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005ee6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005ee8:	f000 f840 	bl	8005f6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005eec:	f000 fae4 	bl	80064b8 <xTaskResumeAll>
 8005ef0:	e757      	b.n	8005da2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005ef2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005ef4:	f000 f83a 	bl	8005f6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005ef8:	f000 fade 	bl	80064b8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005efc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005efe:	f000 f887 	bl	8006010 <prvIsQueueEmpty>
 8005f02:	4603      	mov	r3, r0
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	f43f af4c 	beq.w	8005da2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d00d      	beq.n	8005f2c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005f10:	f001 f972 	bl	80071f8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005f14:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005f16:	f000 f811 	bl	8005f3c <prvGetDisinheritPriorityAfterTimeout>
 8005f1a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f22:	4618      	mov	r0, r3
 8005f24:	f000 ff2c 	bl	8006d80 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005f28:	f001 f998 	bl	800725c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005f2c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3738      	adds	r7, #56	@ 0x38
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}
 8005f36:	bf00      	nop
 8005f38:	e000ed04 	.word	0xe000ed04

08005f3c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b085      	sub	sp, #20
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d006      	beq.n	8005f5a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f1c3 0307 	rsb	r3, r3, #7
 8005f56:	60fb      	str	r3, [r7, #12]
 8005f58:	e001      	b.n	8005f5e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
	}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3714      	adds	r7, #20
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005f74:	f001 f940 	bl	80071f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f7e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f80:	e011      	b.n	8005fa6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d012      	beq.n	8005fb0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	3324      	adds	r3, #36	@ 0x24
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f000 fc92 	bl	80068b8 <xTaskRemoveFromEventList>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d001      	beq.n	8005f9e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005f9a:	f000 fd6b 	bl	8006a74 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005f9e:	7bfb      	ldrb	r3, [r7, #15]
 8005fa0:	3b01      	subs	r3, #1
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005fa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	dce9      	bgt.n	8005f82 <prvUnlockQueue+0x16>
 8005fae:	e000      	b.n	8005fb2 <prvUnlockQueue+0x46>
					break;
 8005fb0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	22ff      	movs	r2, #255	@ 0xff
 8005fb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005fba:	f001 f94f 	bl	800725c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005fbe:	f001 f91b 	bl	80071f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fc8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005fca:	e011      	b.n	8005ff0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	691b      	ldr	r3, [r3, #16]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d012      	beq.n	8005ffa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	3310      	adds	r3, #16
 8005fd8:	4618      	mov	r0, r3
 8005fda:	f000 fc6d 	bl	80068b8 <xTaskRemoveFromEventList>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d001      	beq.n	8005fe8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005fe4:	f000 fd46 	bl	8006a74 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005fe8:	7bbb      	ldrb	r3, [r7, #14]
 8005fea:	3b01      	subs	r3, #1
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005ff0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	dce9      	bgt.n	8005fcc <prvUnlockQueue+0x60>
 8005ff8:	e000      	b.n	8005ffc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005ffa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	22ff      	movs	r2, #255	@ 0xff
 8006000:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006004:	f001 f92a 	bl	800725c <vPortExitCritical>
}
 8006008:	bf00      	nop
 800600a:	3710      	adds	r7, #16
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b084      	sub	sp, #16
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006018:	f001 f8ee 	bl	80071f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006020:	2b00      	cmp	r3, #0
 8006022:	d102      	bne.n	800602a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006024:	2301      	movs	r3, #1
 8006026:	60fb      	str	r3, [r7, #12]
 8006028:	e001      	b.n	800602e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800602a:	2300      	movs	r3, #0
 800602c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800602e:	f001 f915 	bl	800725c <vPortExitCritical>

	return xReturn;
 8006032:	68fb      	ldr	r3, [r7, #12]
}
 8006034:	4618      	mov	r0, r3
 8006036:	3710      	adds	r7, #16
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800603c:	b580      	push	{r7, lr}
 800603e:	b08e      	sub	sp, #56	@ 0x38
 8006040:	af04      	add	r7, sp, #16
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	60b9      	str	r1, [r7, #8]
 8006046:	607a      	str	r2, [r7, #4]
 8006048:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800604a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800604c:	2b00      	cmp	r3, #0
 800604e:	d10b      	bne.n	8006068 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006054:	f383 8811 	msr	BASEPRI, r3
 8006058:	f3bf 8f6f 	isb	sy
 800605c:	f3bf 8f4f 	dsb	sy
 8006060:	623b      	str	r3, [r7, #32]
}
 8006062:	bf00      	nop
 8006064:	bf00      	nop
 8006066:	e7fd      	b.n	8006064 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800606a:	2b00      	cmp	r3, #0
 800606c:	d10b      	bne.n	8006086 <xTaskCreateStatic+0x4a>
	__asm volatile
 800606e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006072:	f383 8811 	msr	BASEPRI, r3
 8006076:	f3bf 8f6f 	isb	sy
 800607a:	f3bf 8f4f 	dsb	sy
 800607e:	61fb      	str	r3, [r7, #28]
}
 8006080:	bf00      	nop
 8006082:	bf00      	nop
 8006084:	e7fd      	b.n	8006082 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006086:	2354      	movs	r3, #84	@ 0x54
 8006088:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	2b54      	cmp	r3, #84	@ 0x54
 800608e:	d00b      	beq.n	80060a8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006094:	f383 8811 	msr	BASEPRI, r3
 8006098:	f3bf 8f6f 	isb	sy
 800609c:	f3bf 8f4f 	dsb	sy
 80060a0:	61bb      	str	r3, [r7, #24]
}
 80060a2:	bf00      	nop
 80060a4:	bf00      	nop
 80060a6:	e7fd      	b.n	80060a4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80060a8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80060aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d01e      	beq.n	80060ee <xTaskCreateStatic+0xb2>
 80060b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d01b      	beq.n	80060ee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80060b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060b8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80060ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060be:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80060c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c2:	2202      	movs	r2, #2
 80060c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80060c8:	2300      	movs	r3, #0
 80060ca:	9303      	str	r3, [sp, #12]
 80060cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ce:	9302      	str	r3, [sp, #8]
 80060d0:	f107 0314 	add.w	r3, r7, #20
 80060d4:	9301      	str	r3, [sp, #4]
 80060d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d8:	9300      	str	r3, [sp, #0]
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	68b9      	ldr	r1, [r7, #8]
 80060e0:	68f8      	ldr	r0, [r7, #12]
 80060e2:	f000 f850 	bl	8006186 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80060e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80060e8:	f000 f8d6 	bl	8006298 <prvAddNewTaskToReadyList>
 80060ec:	e001      	b.n	80060f2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80060ee:	2300      	movs	r3, #0
 80060f0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80060f2:	697b      	ldr	r3, [r7, #20]
	}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3728      	adds	r7, #40	@ 0x28
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}

080060fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b08c      	sub	sp, #48	@ 0x30
 8006100:	af04      	add	r7, sp, #16
 8006102:	60f8      	str	r0, [r7, #12]
 8006104:	60b9      	str	r1, [r7, #8]
 8006106:	603b      	str	r3, [r7, #0]
 8006108:	4613      	mov	r3, r2
 800610a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800610c:	88fb      	ldrh	r3, [r7, #6]
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	4618      	mov	r0, r3
 8006112:	f001 f993 	bl	800743c <pvPortMalloc>
 8006116:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d00e      	beq.n	800613c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800611e:	2054      	movs	r0, #84	@ 0x54
 8006120:	f001 f98c 	bl	800743c <pvPortMalloc>
 8006124:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006126:	69fb      	ldr	r3, [r7, #28]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d003      	beq.n	8006134 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	631a      	str	r2, [r3, #48]	@ 0x30
 8006132:	e005      	b.n	8006140 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006134:	6978      	ldr	r0, [r7, #20]
 8006136:	f001 fa4f 	bl	80075d8 <vPortFree>
 800613a:	e001      	b.n	8006140 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800613c:	2300      	movs	r3, #0
 800613e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d017      	beq.n	8006176 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	2200      	movs	r2, #0
 800614a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800614e:	88fa      	ldrh	r2, [r7, #6]
 8006150:	2300      	movs	r3, #0
 8006152:	9303      	str	r3, [sp, #12]
 8006154:	69fb      	ldr	r3, [r7, #28]
 8006156:	9302      	str	r3, [sp, #8]
 8006158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800615a:	9301      	str	r3, [sp, #4]
 800615c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800615e:	9300      	str	r3, [sp, #0]
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	68b9      	ldr	r1, [r7, #8]
 8006164:	68f8      	ldr	r0, [r7, #12]
 8006166:	f000 f80e 	bl	8006186 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800616a:	69f8      	ldr	r0, [r7, #28]
 800616c:	f000 f894 	bl	8006298 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006170:	2301      	movs	r3, #1
 8006172:	61bb      	str	r3, [r7, #24]
 8006174:	e002      	b.n	800617c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006176:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800617a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800617c:	69bb      	ldr	r3, [r7, #24]
	}
 800617e:	4618      	mov	r0, r3
 8006180:	3720      	adds	r7, #32
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}

08006186 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b088      	sub	sp, #32
 800618a:	af00      	add	r7, sp, #0
 800618c:	60f8      	str	r0, [r7, #12]
 800618e:	60b9      	str	r1, [r7, #8]
 8006190:	607a      	str	r2, [r7, #4]
 8006192:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006196:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800619e:	3b01      	subs	r3, #1
 80061a0:	009b      	lsls	r3, r3, #2
 80061a2:	4413      	add	r3, r2
 80061a4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	f023 0307 	bic.w	r3, r3, #7
 80061ac:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80061ae:	69bb      	ldr	r3, [r7, #24]
 80061b0:	f003 0307 	and.w	r3, r3, #7
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00b      	beq.n	80061d0 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80061b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061bc:	f383 8811 	msr	BASEPRI, r3
 80061c0:	f3bf 8f6f 	isb	sy
 80061c4:	f3bf 8f4f 	dsb	sy
 80061c8:	617b      	str	r3, [r7, #20]
}
 80061ca:	bf00      	nop
 80061cc:	bf00      	nop
 80061ce:	e7fd      	b.n	80061cc <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d01f      	beq.n	8006216 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80061d6:	2300      	movs	r3, #0
 80061d8:	61fb      	str	r3, [r7, #28]
 80061da:	e012      	b.n	8006202 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80061dc:	68ba      	ldr	r2, [r7, #8]
 80061de:	69fb      	ldr	r3, [r7, #28]
 80061e0:	4413      	add	r3, r2
 80061e2:	7819      	ldrb	r1, [r3, #0]
 80061e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	4413      	add	r3, r2
 80061ea:	3334      	adds	r3, #52	@ 0x34
 80061ec:	460a      	mov	r2, r1
 80061ee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80061f0:	68ba      	ldr	r2, [r7, #8]
 80061f2:	69fb      	ldr	r3, [r7, #28]
 80061f4:	4413      	add	r3, r2
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d006      	beq.n	800620a <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	3301      	adds	r3, #1
 8006200:	61fb      	str	r3, [r7, #28]
 8006202:	69fb      	ldr	r3, [r7, #28]
 8006204:	2b0f      	cmp	r3, #15
 8006206:	d9e9      	bls.n	80061dc <prvInitialiseNewTask+0x56>
 8006208:	e000      	b.n	800620c <prvInitialiseNewTask+0x86>
			{
				break;
 800620a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800620c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620e:	2200      	movs	r2, #0
 8006210:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006214:	e003      	b.n	800621e <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006218:	2200      	movs	r2, #0
 800621a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800621e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006220:	2b06      	cmp	r3, #6
 8006222:	d901      	bls.n	8006228 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006224:	2306      	movs	r3, #6
 8006226:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800622a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800622c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800622e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006230:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006232:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006236:	2200      	movs	r2, #0
 8006238:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800623a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623c:	3304      	adds	r3, #4
 800623e:	4618      	mov	r0, r3
 8006240:	f7ff fb83 	bl	800594a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006246:	3318      	adds	r3, #24
 8006248:	4618      	mov	r0, r3
 800624a:	f7ff fb7e 	bl	800594a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800624e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006250:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006252:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006256:	f1c3 0207 	rsb	r2, r3, #7
 800625a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800625c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800625e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006260:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006262:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006266:	2200      	movs	r2, #0
 8006268:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800626a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626c:	2200      	movs	r2, #0
 800626e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006272:	683a      	ldr	r2, [r7, #0]
 8006274:	68f9      	ldr	r1, [r7, #12]
 8006276:	69b8      	ldr	r0, [r7, #24]
 8006278:	f000 fe8c 	bl	8006f94 <pxPortInitialiseStack>
 800627c:	4602      	mov	r2, r0
 800627e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006280:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006284:	2b00      	cmp	r3, #0
 8006286:	d002      	beq.n	800628e <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800628a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800628c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800628e:	bf00      	nop
 8006290:	3720      	adds	r7, #32
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
	...

08006298 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b082      	sub	sp, #8
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80062a0:	f000 ffaa 	bl	80071f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80062a4:	4b2a      	ldr	r3, [pc, #168]	@ (8006350 <prvAddNewTaskToReadyList+0xb8>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	3301      	adds	r3, #1
 80062aa:	4a29      	ldr	r2, [pc, #164]	@ (8006350 <prvAddNewTaskToReadyList+0xb8>)
 80062ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80062ae:	4b29      	ldr	r3, [pc, #164]	@ (8006354 <prvAddNewTaskToReadyList+0xbc>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d109      	bne.n	80062ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80062b6:	4a27      	ldr	r2, [pc, #156]	@ (8006354 <prvAddNewTaskToReadyList+0xbc>)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80062bc:	4b24      	ldr	r3, [pc, #144]	@ (8006350 <prvAddNewTaskToReadyList+0xb8>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d110      	bne.n	80062e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80062c4:	f000 fbfa 	bl	8006abc <prvInitialiseTaskLists>
 80062c8:	e00d      	b.n	80062e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80062ca:	4b23      	ldr	r3, [pc, #140]	@ (8006358 <prvAddNewTaskToReadyList+0xc0>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d109      	bne.n	80062e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80062d2:	4b20      	ldr	r3, [pc, #128]	@ (8006354 <prvAddNewTaskToReadyList+0xbc>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062dc:	429a      	cmp	r2, r3
 80062de:	d802      	bhi.n	80062e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80062e0:	4a1c      	ldr	r2, [pc, #112]	@ (8006354 <prvAddNewTaskToReadyList+0xbc>)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80062e6:	4b1d      	ldr	r3, [pc, #116]	@ (800635c <prvAddNewTaskToReadyList+0xc4>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	3301      	adds	r3, #1
 80062ec:	4a1b      	ldr	r2, [pc, #108]	@ (800635c <prvAddNewTaskToReadyList+0xc4>)
 80062ee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062f4:	2201      	movs	r2, #1
 80062f6:	409a      	lsls	r2, r3
 80062f8:	4b19      	ldr	r3, [pc, #100]	@ (8006360 <prvAddNewTaskToReadyList+0xc8>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4313      	orrs	r3, r2
 80062fe:	4a18      	ldr	r2, [pc, #96]	@ (8006360 <prvAddNewTaskToReadyList+0xc8>)
 8006300:	6013      	str	r3, [r2, #0]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006306:	4613      	mov	r3, r2
 8006308:	009b      	lsls	r3, r3, #2
 800630a:	4413      	add	r3, r2
 800630c:	009b      	lsls	r3, r3, #2
 800630e:	4a15      	ldr	r2, [pc, #84]	@ (8006364 <prvAddNewTaskToReadyList+0xcc>)
 8006310:	441a      	add	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	3304      	adds	r3, #4
 8006316:	4619      	mov	r1, r3
 8006318:	4610      	mov	r0, r2
 800631a:	f7ff fb23 	bl	8005964 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800631e:	f000 ff9d 	bl	800725c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006322:	4b0d      	ldr	r3, [pc, #52]	@ (8006358 <prvAddNewTaskToReadyList+0xc0>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d00e      	beq.n	8006348 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800632a:	4b0a      	ldr	r3, [pc, #40]	@ (8006354 <prvAddNewTaskToReadyList+0xbc>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006334:	429a      	cmp	r2, r3
 8006336:	d207      	bcs.n	8006348 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006338:	4b0b      	ldr	r3, [pc, #44]	@ (8006368 <prvAddNewTaskToReadyList+0xd0>)
 800633a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800633e:	601a      	str	r2, [r3, #0]
 8006340:	f3bf 8f4f 	dsb	sy
 8006344:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006348:	bf00      	nop
 800634a:	3708      	adds	r7, #8
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}
 8006350:	20000894 	.word	0x20000894
 8006354:	20000794 	.word	0x20000794
 8006358:	200008a0 	.word	0x200008a0
 800635c:	200008b0 	.word	0x200008b0
 8006360:	2000089c 	.word	0x2000089c
 8006364:	20000798 	.word	0x20000798
 8006368:	e000ed04 	.word	0xe000ed04

0800636c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800636c:	b580      	push	{r7, lr}
 800636e:	b084      	sub	sp, #16
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006374:	2300      	movs	r3, #0
 8006376:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d018      	beq.n	80063b0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800637e:	4b14      	ldr	r3, [pc, #80]	@ (80063d0 <vTaskDelay+0x64>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d00b      	beq.n	800639e <vTaskDelay+0x32>
	__asm volatile
 8006386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800638a:	f383 8811 	msr	BASEPRI, r3
 800638e:	f3bf 8f6f 	isb	sy
 8006392:	f3bf 8f4f 	dsb	sy
 8006396:	60bb      	str	r3, [r7, #8]
}
 8006398:	bf00      	nop
 800639a:	bf00      	nop
 800639c:	e7fd      	b.n	800639a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800639e:	f000 f87d 	bl	800649c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80063a2:	2100      	movs	r1, #0
 80063a4:	6878      	ldr	r0, [r7, #4]
 80063a6:	f000 fd8f 	bl	8006ec8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80063aa:	f000 f885 	bl	80064b8 <xTaskResumeAll>
 80063ae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d107      	bne.n	80063c6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80063b6:	4b07      	ldr	r3, [pc, #28]	@ (80063d4 <vTaskDelay+0x68>)
 80063b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063bc:	601a      	str	r2, [r3, #0]
 80063be:	f3bf 8f4f 	dsb	sy
 80063c2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80063c6:	bf00      	nop
 80063c8:	3710      	adds	r7, #16
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}
 80063ce:	bf00      	nop
 80063d0:	200008bc 	.word	0x200008bc
 80063d4:	e000ed04 	.word	0xe000ed04

080063d8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b08a      	sub	sp, #40	@ 0x28
 80063dc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80063de:	2300      	movs	r3, #0
 80063e0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80063e2:	2300      	movs	r3, #0
 80063e4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80063e6:	463a      	mov	r2, r7
 80063e8:	1d39      	adds	r1, r7, #4
 80063ea:	f107 0308 	add.w	r3, r7, #8
 80063ee:	4618      	mov	r0, r3
 80063f0:	f7fa f8b6 	bl	8000560 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80063f4:	6839      	ldr	r1, [r7, #0]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	68ba      	ldr	r2, [r7, #8]
 80063fa:	9202      	str	r2, [sp, #8]
 80063fc:	9301      	str	r3, [sp, #4]
 80063fe:	2300      	movs	r3, #0
 8006400:	9300      	str	r3, [sp, #0]
 8006402:	2300      	movs	r3, #0
 8006404:	460a      	mov	r2, r1
 8006406:	491f      	ldr	r1, [pc, #124]	@ (8006484 <vTaskStartScheduler+0xac>)
 8006408:	481f      	ldr	r0, [pc, #124]	@ (8006488 <vTaskStartScheduler+0xb0>)
 800640a:	f7ff fe17 	bl	800603c <xTaskCreateStatic>
 800640e:	4603      	mov	r3, r0
 8006410:	4a1e      	ldr	r2, [pc, #120]	@ (800648c <vTaskStartScheduler+0xb4>)
 8006412:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006414:	4b1d      	ldr	r3, [pc, #116]	@ (800648c <vTaskStartScheduler+0xb4>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d002      	beq.n	8006422 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800641c:	2301      	movs	r3, #1
 800641e:	617b      	str	r3, [r7, #20]
 8006420:	e001      	b.n	8006426 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006422:	2300      	movs	r3, #0
 8006424:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	2b01      	cmp	r3, #1
 800642a:	d116      	bne.n	800645a <vTaskStartScheduler+0x82>
	__asm volatile
 800642c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006430:	f383 8811 	msr	BASEPRI, r3
 8006434:	f3bf 8f6f 	isb	sy
 8006438:	f3bf 8f4f 	dsb	sy
 800643c:	613b      	str	r3, [r7, #16]
}
 800643e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006440:	4b13      	ldr	r3, [pc, #76]	@ (8006490 <vTaskStartScheduler+0xb8>)
 8006442:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006446:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006448:	4b12      	ldr	r3, [pc, #72]	@ (8006494 <vTaskStartScheduler+0xbc>)
 800644a:	2201      	movs	r2, #1
 800644c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800644e:	4b12      	ldr	r3, [pc, #72]	@ (8006498 <vTaskStartScheduler+0xc0>)
 8006450:	2200      	movs	r2, #0
 8006452:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006454:	f000 fe2c 	bl	80070b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006458:	e00f      	b.n	800647a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006460:	d10b      	bne.n	800647a <vTaskStartScheduler+0xa2>
	__asm volatile
 8006462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006466:	f383 8811 	msr	BASEPRI, r3
 800646a:	f3bf 8f6f 	isb	sy
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	60fb      	str	r3, [r7, #12]
}
 8006474:	bf00      	nop
 8006476:	bf00      	nop
 8006478:	e7fd      	b.n	8006476 <vTaskStartScheduler+0x9e>
}
 800647a:	bf00      	nop
 800647c:	3718      	adds	r7, #24
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	08008f74 	.word	0x08008f74
 8006488:	08006a8d 	.word	0x08006a8d
 800648c:	200008b8 	.word	0x200008b8
 8006490:	200008b4 	.word	0x200008b4
 8006494:	200008a0 	.word	0x200008a0
 8006498:	20000898 	.word	0x20000898

0800649c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800649c:	b480      	push	{r7}
 800649e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80064a0:	4b04      	ldr	r3, [pc, #16]	@ (80064b4 <vTaskSuspendAll+0x18>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	3301      	adds	r3, #1
 80064a6:	4a03      	ldr	r2, [pc, #12]	@ (80064b4 <vTaskSuspendAll+0x18>)
 80064a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80064aa:	bf00      	nop
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr
 80064b4:	200008bc 	.word	0x200008bc

080064b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80064be:	2300      	movs	r3, #0
 80064c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80064c2:	2300      	movs	r3, #0
 80064c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80064c6:	4b42      	ldr	r3, [pc, #264]	@ (80065d0 <xTaskResumeAll+0x118>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d10b      	bne.n	80064e6 <xTaskResumeAll+0x2e>
	__asm volatile
 80064ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064d2:	f383 8811 	msr	BASEPRI, r3
 80064d6:	f3bf 8f6f 	isb	sy
 80064da:	f3bf 8f4f 	dsb	sy
 80064de:	603b      	str	r3, [r7, #0]
}
 80064e0:	bf00      	nop
 80064e2:	bf00      	nop
 80064e4:	e7fd      	b.n	80064e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80064e6:	f000 fe87 	bl	80071f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80064ea:	4b39      	ldr	r3, [pc, #228]	@ (80065d0 <xTaskResumeAll+0x118>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	3b01      	subs	r3, #1
 80064f0:	4a37      	ldr	r2, [pc, #220]	@ (80065d0 <xTaskResumeAll+0x118>)
 80064f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064f4:	4b36      	ldr	r3, [pc, #216]	@ (80065d0 <xTaskResumeAll+0x118>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d161      	bne.n	80065c0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80064fc:	4b35      	ldr	r3, [pc, #212]	@ (80065d4 <xTaskResumeAll+0x11c>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d05d      	beq.n	80065c0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006504:	e02e      	b.n	8006564 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006506:	4b34      	ldr	r3, [pc, #208]	@ (80065d8 <xTaskResumeAll+0x120>)
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	3318      	adds	r3, #24
 8006512:	4618      	mov	r0, r3
 8006514:	f7ff fa83 	bl	8005a1e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	3304      	adds	r3, #4
 800651c:	4618      	mov	r0, r3
 800651e:	f7ff fa7e 	bl	8005a1e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006526:	2201      	movs	r2, #1
 8006528:	409a      	lsls	r2, r3
 800652a:	4b2c      	ldr	r3, [pc, #176]	@ (80065dc <xTaskResumeAll+0x124>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4313      	orrs	r3, r2
 8006530:	4a2a      	ldr	r2, [pc, #168]	@ (80065dc <xTaskResumeAll+0x124>)
 8006532:	6013      	str	r3, [r2, #0]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006538:	4613      	mov	r3, r2
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	4413      	add	r3, r2
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	4a27      	ldr	r2, [pc, #156]	@ (80065e0 <xTaskResumeAll+0x128>)
 8006542:	441a      	add	r2, r3
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	3304      	adds	r3, #4
 8006548:	4619      	mov	r1, r3
 800654a:	4610      	mov	r0, r2
 800654c:	f7ff fa0a 	bl	8005964 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006554:	4b23      	ldr	r3, [pc, #140]	@ (80065e4 <xTaskResumeAll+0x12c>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800655a:	429a      	cmp	r2, r3
 800655c:	d302      	bcc.n	8006564 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800655e:	4b22      	ldr	r3, [pc, #136]	@ (80065e8 <xTaskResumeAll+0x130>)
 8006560:	2201      	movs	r2, #1
 8006562:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006564:	4b1c      	ldr	r3, [pc, #112]	@ (80065d8 <xTaskResumeAll+0x120>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d1cc      	bne.n	8006506 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d001      	beq.n	8006576 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006572:	f000 fb41 	bl	8006bf8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006576:	4b1d      	ldr	r3, [pc, #116]	@ (80065ec <xTaskResumeAll+0x134>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d010      	beq.n	80065a4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006582:	f000 f85d 	bl	8006640 <xTaskIncrementTick>
 8006586:	4603      	mov	r3, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d002      	beq.n	8006592 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800658c:	4b16      	ldr	r3, [pc, #88]	@ (80065e8 <xTaskResumeAll+0x130>)
 800658e:	2201      	movs	r2, #1
 8006590:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	3b01      	subs	r3, #1
 8006596:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d1f1      	bne.n	8006582 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800659e:	4b13      	ldr	r3, [pc, #76]	@ (80065ec <xTaskResumeAll+0x134>)
 80065a0:	2200      	movs	r2, #0
 80065a2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80065a4:	4b10      	ldr	r3, [pc, #64]	@ (80065e8 <xTaskResumeAll+0x130>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d009      	beq.n	80065c0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80065ac:	2301      	movs	r3, #1
 80065ae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80065b0:	4b0f      	ldr	r3, [pc, #60]	@ (80065f0 <xTaskResumeAll+0x138>)
 80065b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065b6:	601a      	str	r2, [r3, #0]
 80065b8:	f3bf 8f4f 	dsb	sy
 80065bc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80065c0:	f000 fe4c 	bl	800725c <vPortExitCritical>

	return xAlreadyYielded;
 80065c4:	68bb      	ldr	r3, [r7, #8]
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3710      	adds	r7, #16
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
 80065ce:	bf00      	nop
 80065d0:	200008bc 	.word	0x200008bc
 80065d4:	20000894 	.word	0x20000894
 80065d8:	20000854 	.word	0x20000854
 80065dc:	2000089c 	.word	0x2000089c
 80065e0:	20000798 	.word	0x20000798
 80065e4:	20000794 	.word	0x20000794
 80065e8:	200008a8 	.word	0x200008a8
 80065ec:	200008a4 	.word	0x200008a4
 80065f0:	e000ed04 	.word	0xe000ed04

080065f4 <pcTaskGetName>:
	return uxCurrentNumberOfTasks;
}
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80065f4:	b480      	push	{r7}
 80065f6:	b085      	sub	sp, #20
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d102      	bne.n	8006608 <pcTaskGetName+0x14>
 8006602:	4b0e      	ldr	r3, [pc, #56]	@ (800663c <pcTaskGetName+0x48>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	e000      	b.n	800660a <pcTaskGetName+0x16>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d10b      	bne.n	800662a <pcTaskGetName+0x36>
	__asm volatile
 8006612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006616:	f383 8811 	msr	BASEPRI, r3
 800661a:	f3bf 8f6f 	isb	sy
 800661e:	f3bf 8f4f 	dsb	sy
 8006622:	60bb      	str	r3, [r7, #8]
}
 8006624:	bf00      	nop
 8006626:	bf00      	nop
 8006628:	e7fd      	b.n	8006626 <pcTaskGetName+0x32>
	return &( pxTCB->pcTaskName[ 0 ] );
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	3334      	adds	r3, #52	@ 0x34
}
 800662e:	4618      	mov	r0, r3
 8006630:	3714      	adds	r7, #20
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr
 800663a:	bf00      	nop
 800663c:	20000794 	.word	0x20000794

08006640 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b086      	sub	sp, #24
 8006644:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006646:	2300      	movs	r3, #0
 8006648:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800664a:	4b4f      	ldr	r3, [pc, #316]	@ (8006788 <xTaskIncrementTick+0x148>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	2b00      	cmp	r3, #0
 8006650:	f040 808f 	bne.w	8006772 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006654:	4b4d      	ldr	r3, [pc, #308]	@ (800678c <xTaskIncrementTick+0x14c>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	3301      	adds	r3, #1
 800665a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800665c:	4a4b      	ldr	r2, [pc, #300]	@ (800678c <xTaskIncrementTick+0x14c>)
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d121      	bne.n	80066ac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006668:	4b49      	ldr	r3, [pc, #292]	@ (8006790 <xTaskIncrementTick+0x150>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00b      	beq.n	800668a <xTaskIncrementTick+0x4a>
	__asm volatile
 8006672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006676:	f383 8811 	msr	BASEPRI, r3
 800667a:	f3bf 8f6f 	isb	sy
 800667e:	f3bf 8f4f 	dsb	sy
 8006682:	603b      	str	r3, [r7, #0]
}
 8006684:	bf00      	nop
 8006686:	bf00      	nop
 8006688:	e7fd      	b.n	8006686 <xTaskIncrementTick+0x46>
 800668a:	4b41      	ldr	r3, [pc, #260]	@ (8006790 <xTaskIncrementTick+0x150>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	60fb      	str	r3, [r7, #12]
 8006690:	4b40      	ldr	r3, [pc, #256]	@ (8006794 <xTaskIncrementTick+0x154>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a3e      	ldr	r2, [pc, #248]	@ (8006790 <xTaskIncrementTick+0x150>)
 8006696:	6013      	str	r3, [r2, #0]
 8006698:	4a3e      	ldr	r2, [pc, #248]	@ (8006794 <xTaskIncrementTick+0x154>)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6013      	str	r3, [r2, #0]
 800669e:	4b3e      	ldr	r3, [pc, #248]	@ (8006798 <xTaskIncrementTick+0x158>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	3301      	adds	r3, #1
 80066a4:	4a3c      	ldr	r2, [pc, #240]	@ (8006798 <xTaskIncrementTick+0x158>)
 80066a6:	6013      	str	r3, [r2, #0]
 80066a8:	f000 faa6 	bl	8006bf8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80066ac:	4b3b      	ldr	r3, [pc, #236]	@ (800679c <xTaskIncrementTick+0x15c>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	693a      	ldr	r2, [r7, #16]
 80066b2:	429a      	cmp	r2, r3
 80066b4:	d348      	bcc.n	8006748 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066b6:	4b36      	ldr	r3, [pc, #216]	@ (8006790 <xTaskIncrementTick+0x150>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d104      	bne.n	80066ca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066c0:	4b36      	ldr	r3, [pc, #216]	@ (800679c <xTaskIncrementTick+0x15c>)
 80066c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80066c6:	601a      	str	r2, [r3, #0]
					break;
 80066c8:	e03e      	b.n	8006748 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066ca:	4b31      	ldr	r3, [pc, #196]	@ (8006790 <xTaskIncrementTick+0x150>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	68db      	ldr	r3, [r3, #12]
 80066d2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80066da:	693a      	ldr	r2, [r7, #16]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	429a      	cmp	r2, r3
 80066e0:	d203      	bcs.n	80066ea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80066e2:	4a2e      	ldr	r2, [pc, #184]	@ (800679c <xTaskIncrementTick+0x15c>)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80066e8:	e02e      	b.n	8006748 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	3304      	adds	r3, #4
 80066ee:	4618      	mov	r0, r3
 80066f0:	f7ff f995 	bl	8005a1e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d004      	beq.n	8006706 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	3318      	adds	r3, #24
 8006700:	4618      	mov	r0, r3
 8006702:	f7ff f98c 	bl	8005a1e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800670a:	2201      	movs	r2, #1
 800670c:	409a      	lsls	r2, r3
 800670e:	4b24      	ldr	r3, [pc, #144]	@ (80067a0 <xTaskIncrementTick+0x160>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4313      	orrs	r3, r2
 8006714:	4a22      	ldr	r2, [pc, #136]	@ (80067a0 <xTaskIncrementTick+0x160>)
 8006716:	6013      	str	r3, [r2, #0]
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800671c:	4613      	mov	r3, r2
 800671e:	009b      	lsls	r3, r3, #2
 8006720:	4413      	add	r3, r2
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4a1f      	ldr	r2, [pc, #124]	@ (80067a4 <xTaskIncrementTick+0x164>)
 8006726:	441a      	add	r2, r3
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	3304      	adds	r3, #4
 800672c:	4619      	mov	r1, r3
 800672e:	4610      	mov	r0, r2
 8006730:	f7ff f918 	bl	8005964 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006738:	4b1b      	ldr	r3, [pc, #108]	@ (80067a8 <xTaskIncrementTick+0x168>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800673e:	429a      	cmp	r2, r3
 8006740:	d3b9      	bcc.n	80066b6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006742:	2301      	movs	r3, #1
 8006744:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006746:	e7b6      	b.n	80066b6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006748:	4b17      	ldr	r3, [pc, #92]	@ (80067a8 <xTaskIncrementTick+0x168>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800674e:	4915      	ldr	r1, [pc, #84]	@ (80067a4 <xTaskIncrementTick+0x164>)
 8006750:	4613      	mov	r3, r2
 8006752:	009b      	lsls	r3, r3, #2
 8006754:	4413      	add	r3, r2
 8006756:	009b      	lsls	r3, r3, #2
 8006758:	440b      	add	r3, r1
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2b01      	cmp	r3, #1
 800675e:	d901      	bls.n	8006764 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006760:	2301      	movs	r3, #1
 8006762:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006764:	4b11      	ldr	r3, [pc, #68]	@ (80067ac <xTaskIncrementTick+0x16c>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d007      	beq.n	800677c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800676c:	2301      	movs	r3, #1
 800676e:	617b      	str	r3, [r7, #20]
 8006770:	e004      	b.n	800677c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006772:	4b0f      	ldr	r3, [pc, #60]	@ (80067b0 <xTaskIncrementTick+0x170>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	3301      	adds	r3, #1
 8006778:	4a0d      	ldr	r2, [pc, #52]	@ (80067b0 <xTaskIncrementTick+0x170>)
 800677a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800677c:	697b      	ldr	r3, [r7, #20]
}
 800677e:	4618      	mov	r0, r3
 8006780:	3718      	adds	r7, #24
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
 8006786:	bf00      	nop
 8006788:	200008bc 	.word	0x200008bc
 800678c:	20000898 	.word	0x20000898
 8006790:	2000084c 	.word	0x2000084c
 8006794:	20000850 	.word	0x20000850
 8006798:	200008ac 	.word	0x200008ac
 800679c:	200008b4 	.word	0x200008b4
 80067a0:	2000089c 	.word	0x2000089c
 80067a4:	20000798 	.word	0x20000798
 80067a8:	20000794 	.word	0x20000794
 80067ac:	200008a8 	.word	0x200008a8
 80067b0:	200008a4 	.word	0x200008a4

080067b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80067b4:	b480      	push	{r7}
 80067b6:	b087      	sub	sp, #28
 80067b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80067ba:	4b27      	ldr	r3, [pc, #156]	@ (8006858 <vTaskSwitchContext+0xa4>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d003      	beq.n	80067ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80067c2:	4b26      	ldr	r3, [pc, #152]	@ (800685c <vTaskSwitchContext+0xa8>)
 80067c4:	2201      	movs	r2, #1
 80067c6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80067c8:	e040      	b.n	800684c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80067ca:	4b24      	ldr	r3, [pc, #144]	@ (800685c <vTaskSwitchContext+0xa8>)
 80067cc:	2200      	movs	r2, #0
 80067ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067d0:	4b23      	ldr	r3, [pc, #140]	@ (8006860 <vTaskSwitchContext+0xac>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	fab3 f383 	clz	r3, r3
 80067dc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80067de:	7afb      	ldrb	r3, [r7, #11]
 80067e0:	f1c3 031f 	rsb	r3, r3, #31
 80067e4:	617b      	str	r3, [r7, #20]
 80067e6:	491f      	ldr	r1, [pc, #124]	@ (8006864 <vTaskSwitchContext+0xb0>)
 80067e8:	697a      	ldr	r2, [r7, #20]
 80067ea:	4613      	mov	r3, r2
 80067ec:	009b      	lsls	r3, r3, #2
 80067ee:	4413      	add	r3, r2
 80067f0:	009b      	lsls	r3, r3, #2
 80067f2:	440b      	add	r3, r1
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d10b      	bne.n	8006812 <vTaskSwitchContext+0x5e>
	__asm volatile
 80067fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067fe:	f383 8811 	msr	BASEPRI, r3
 8006802:	f3bf 8f6f 	isb	sy
 8006806:	f3bf 8f4f 	dsb	sy
 800680a:	607b      	str	r3, [r7, #4]
}
 800680c:	bf00      	nop
 800680e:	bf00      	nop
 8006810:	e7fd      	b.n	800680e <vTaskSwitchContext+0x5a>
 8006812:	697a      	ldr	r2, [r7, #20]
 8006814:	4613      	mov	r3, r2
 8006816:	009b      	lsls	r3, r3, #2
 8006818:	4413      	add	r3, r2
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	4a11      	ldr	r2, [pc, #68]	@ (8006864 <vTaskSwitchContext+0xb0>)
 800681e:	4413      	add	r3, r2
 8006820:	613b      	str	r3, [r7, #16]
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	685a      	ldr	r2, [r3, #4]
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	605a      	str	r2, [r3, #4]
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	685a      	ldr	r2, [r3, #4]
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	3308      	adds	r3, #8
 8006834:	429a      	cmp	r2, r3
 8006836:	d104      	bne.n	8006842 <vTaskSwitchContext+0x8e>
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	685a      	ldr	r2, [r3, #4]
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	605a      	str	r2, [r3, #4]
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	4a07      	ldr	r2, [pc, #28]	@ (8006868 <vTaskSwitchContext+0xb4>)
 800684a:	6013      	str	r3, [r2, #0]
}
 800684c:	bf00      	nop
 800684e:	371c      	adds	r7, #28
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr
 8006858:	200008bc 	.word	0x200008bc
 800685c:	200008a8 	.word	0x200008a8
 8006860:	2000089c 	.word	0x2000089c
 8006864:	20000798 	.word	0x20000798
 8006868:	20000794 	.word	0x20000794

0800686c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d10b      	bne.n	8006894 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800687c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006880:	f383 8811 	msr	BASEPRI, r3
 8006884:	f3bf 8f6f 	isb	sy
 8006888:	f3bf 8f4f 	dsb	sy
 800688c:	60fb      	str	r3, [r7, #12]
}
 800688e:	bf00      	nop
 8006890:	bf00      	nop
 8006892:	e7fd      	b.n	8006890 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006894:	4b07      	ldr	r3, [pc, #28]	@ (80068b4 <vTaskPlaceOnEventList+0x48>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	3318      	adds	r3, #24
 800689a:	4619      	mov	r1, r3
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f7ff f885 	bl	80059ac <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80068a2:	2101      	movs	r1, #1
 80068a4:	6838      	ldr	r0, [r7, #0]
 80068a6:	f000 fb0f 	bl	8006ec8 <prvAddCurrentTaskToDelayedList>
}
 80068aa:	bf00      	nop
 80068ac:	3710      	adds	r7, #16
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	20000794 	.word	0x20000794

080068b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b086      	sub	sp, #24
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	68db      	ldr	r3, [r3, #12]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d10b      	bne.n	80068e6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80068ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d2:	f383 8811 	msr	BASEPRI, r3
 80068d6:	f3bf 8f6f 	isb	sy
 80068da:	f3bf 8f4f 	dsb	sy
 80068de:	60fb      	str	r3, [r7, #12]
}
 80068e0:	bf00      	nop
 80068e2:	bf00      	nop
 80068e4:	e7fd      	b.n	80068e2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	3318      	adds	r3, #24
 80068ea:	4618      	mov	r0, r3
 80068ec:	f7ff f897 	bl	8005a1e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80068f0:	4b1d      	ldr	r3, [pc, #116]	@ (8006968 <xTaskRemoveFromEventList+0xb0>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d11c      	bne.n	8006932 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	3304      	adds	r3, #4
 80068fc:	4618      	mov	r0, r3
 80068fe:	f7ff f88e 	bl	8005a1e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006906:	2201      	movs	r2, #1
 8006908:	409a      	lsls	r2, r3
 800690a:	4b18      	ldr	r3, [pc, #96]	@ (800696c <xTaskRemoveFromEventList+0xb4>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4313      	orrs	r3, r2
 8006910:	4a16      	ldr	r2, [pc, #88]	@ (800696c <xTaskRemoveFromEventList+0xb4>)
 8006912:	6013      	str	r3, [r2, #0]
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006918:	4613      	mov	r3, r2
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	4413      	add	r3, r2
 800691e:	009b      	lsls	r3, r3, #2
 8006920:	4a13      	ldr	r2, [pc, #76]	@ (8006970 <xTaskRemoveFromEventList+0xb8>)
 8006922:	441a      	add	r2, r3
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	3304      	adds	r3, #4
 8006928:	4619      	mov	r1, r3
 800692a:	4610      	mov	r0, r2
 800692c:	f7ff f81a 	bl	8005964 <vListInsertEnd>
 8006930:	e005      	b.n	800693e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	3318      	adds	r3, #24
 8006936:	4619      	mov	r1, r3
 8006938:	480e      	ldr	r0, [pc, #56]	@ (8006974 <xTaskRemoveFromEventList+0xbc>)
 800693a:	f7ff f813 	bl	8005964 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006942:	4b0d      	ldr	r3, [pc, #52]	@ (8006978 <xTaskRemoveFromEventList+0xc0>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006948:	429a      	cmp	r2, r3
 800694a:	d905      	bls.n	8006958 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800694c:	2301      	movs	r3, #1
 800694e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006950:	4b0a      	ldr	r3, [pc, #40]	@ (800697c <xTaskRemoveFromEventList+0xc4>)
 8006952:	2201      	movs	r2, #1
 8006954:	601a      	str	r2, [r3, #0]
 8006956:	e001      	b.n	800695c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006958:	2300      	movs	r3, #0
 800695a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800695c:	697b      	ldr	r3, [r7, #20]
}
 800695e:	4618      	mov	r0, r3
 8006960:	3718      	adds	r7, #24
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}
 8006966:	bf00      	nop
 8006968:	200008bc 	.word	0x200008bc
 800696c:	2000089c 	.word	0x2000089c
 8006970:	20000798 	.word	0x20000798
 8006974:	20000854 	.word	0x20000854
 8006978:	20000794 	.word	0x20000794
 800697c:	200008a8 	.word	0x200008a8

08006980 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006980:	b480      	push	{r7}
 8006982:	b083      	sub	sp, #12
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006988:	4b06      	ldr	r3, [pc, #24]	@ (80069a4 <vTaskInternalSetTimeOutState+0x24>)
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006990:	4b05      	ldr	r3, [pc, #20]	@ (80069a8 <vTaskInternalSetTimeOutState+0x28>)
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	605a      	str	r2, [r3, #4]
}
 8006998:	bf00      	nop
 800699a:	370c      	adds	r7, #12
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr
 80069a4:	200008ac 	.word	0x200008ac
 80069a8:	20000898 	.word	0x20000898

080069ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b088      	sub	sp, #32
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d10b      	bne.n	80069d4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80069bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c0:	f383 8811 	msr	BASEPRI, r3
 80069c4:	f3bf 8f6f 	isb	sy
 80069c8:	f3bf 8f4f 	dsb	sy
 80069cc:	613b      	str	r3, [r7, #16]
}
 80069ce:	bf00      	nop
 80069d0:	bf00      	nop
 80069d2:	e7fd      	b.n	80069d0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d10b      	bne.n	80069f2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80069da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069de:	f383 8811 	msr	BASEPRI, r3
 80069e2:	f3bf 8f6f 	isb	sy
 80069e6:	f3bf 8f4f 	dsb	sy
 80069ea:	60fb      	str	r3, [r7, #12]
}
 80069ec:	bf00      	nop
 80069ee:	bf00      	nop
 80069f0:	e7fd      	b.n	80069ee <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80069f2:	f000 fc01 	bl	80071f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80069f6:	4b1d      	ldr	r3, [pc, #116]	@ (8006a6c <xTaskCheckForTimeOut+0xc0>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	69ba      	ldr	r2, [r7, #24]
 8006a02:	1ad3      	subs	r3, r2, r3
 8006a04:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a0e:	d102      	bne.n	8006a16 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006a10:	2300      	movs	r3, #0
 8006a12:	61fb      	str	r3, [r7, #28]
 8006a14:	e023      	b.n	8006a5e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	4b15      	ldr	r3, [pc, #84]	@ (8006a70 <xTaskCheckForTimeOut+0xc4>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	d007      	beq.n	8006a32 <xTaskCheckForTimeOut+0x86>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	69ba      	ldr	r2, [r7, #24]
 8006a28:	429a      	cmp	r2, r3
 8006a2a:	d302      	bcc.n	8006a32 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	61fb      	str	r3, [r7, #28]
 8006a30:	e015      	b.n	8006a5e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	697a      	ldr	r2, [r7, #20]
 8006a38:	429a      	cmp	r2, r3
 8006a3a:	d20b      	bcs.n	8006a54 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	1ad2      	subs	r2, r2, r3
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f7ff ff99 	bl	8006980 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006a4e:	2300      	movs	r3, #0
 8006a50:	61fb      	str	r3, [r7, #28]
 8006a52:	e004      	b.n	8006a5e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	2200      	movs	r2, #0
 8006a58:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006a5e:	f000 fbfd 	bl	800725c <vPortExitCritical>

	return xReturn;
 8006a62:	69fb      	ldr	r3, [r7, #28]
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3720      	adds	r7, #32
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}
 8006a6c:	20000898 	.word	0x20000898
 8006a70:	200008ac 	.word	0x200008ac

08006a74 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006a74:	b480      	push	{r7}
 8006a76:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006a78:	4b03      	ldr	r3, [pc, #12]	@ (8006a88 <vTaskMissedYield+0x14>)
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	601a      	str	r2, [r3, #0]
}
 8006a7e:	bf00      	nop
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr
 8006a88:	200008a8 	.word	0x200008a8

08006a8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b082      	sub	sp, #8
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006a94:	f000 f852 	bl	8006b3c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006a98:	4b06      	ldr	r3, [pc, #24]	@ (8006ab4 <prvIdleTask+0x28>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d9f9      	bls.n	8006a94 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006aa0:	4b05      	ldr	r3, [pc, #20]	@ (8006ab8 <prvIdleTask+0x2c>)
 8006aa2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006aa6:	601a      	str	r2, [r3, #0]
 8006aa8:	f3bf 8f4f 	dsb	sy
 8006aac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006ab0:	e7f0      	b.n	8006a94 <prvIdleTask+0x8>
 8006ab2:	bf00      	nop
 8006ab4:	20000798 	.word	0x20000798
 8006ab8:	e000ed04 	.word	0xe000ed04

08006abc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b082      	sub	sp, #8
 8006ac0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	607b      	str	r3, [r7, #4]
 8006ac6:	e00c      	b.n	8006ae2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	4613      	mov	r3, r2
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	4413      	add	r3, r2
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	4a12      	ldr	r2, [pc, #72]	@ (8006b1c <prvInitialiseTaskLists+0x60>)
 8006ad4:	4413      	add	r3, r2
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f7fe ff17 	bl	800590a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	3301      	adds	r3, #1
 8006ae0:	607b      	str	r3, [r7, #4]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2b06      	cmp	r3, #6
 8006ae6:	d9ef      	bls.n	8006ac8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006ae8:	480d      	ldr	r0, [pc, #52]	@ (8006b20 <prvInitialiseTaskLists+0x64>)
 8006aea:	f7fe ff0e 	bl	800590a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006aee:	480d      	ldr	r0, [pc, #52]	@ (8006b24 <prvInitialiseTaskLists+0x68>)
 8006af0:	f7fe ff0b 	bl	800590a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006af4:	480c      	ldr	r0, [pc, #48]	@ (8006b28 <prvInitialiseTaskLists+0x6c>)
 8006af6:	f7fe ff08 	bl	800590a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006afa:	480c      	ldr	r0, [pc, #48]	@ (8006b2c <prvInitialiseTaskLists+0x70>)
 8006afc:	f7fe ff05 	bl	800590a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006b00:	480b      	ldr	r0, [pc, #44]	@ (8006b30 <prvInitialiseTaskLists+0x74>)
 8006b02:	f7fe ff02 	bl	800590a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006b06:	4b0b      	ldr	r3, [pc, #44]	@ (8006b34 <prvInitialiseTaskLists+0x78>)
 8006b08:	4a05      	ldr	r2, [pc, #20]	@ (8006b20 <prvInitialiseTaskLists+0x64>)
 8006b0a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b38 <prvInitialiseTaskLists+0x7c>)
 8006b0e:	4a05      	ldr	r2, [pc, #20]	@ (8006b24 <prvInitialiseTaskLists+0x68>)
 8006b10:	601a      	str	r2, [r3, #0]
}
 8006b12:	bf00      	nop
 8006b14:	3708      	adds	r7, #8
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	20000798 	.word	0x20000798
 8006b20:	20000824 	.word	0x20000824
 8006b24:	20000838 	.word	0x20000838
 8006b28:	20000854 	.word	0x20000854
 8006b2c:	20000868 	.word	0x20000868
 8006b30:	20000880 	.word	0x20000880
 8006b34:	2000084c 	.word	0x2000084c
 8006b38:	20000850 	.word	0x20000850

08006b3c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b082      	sub	sp, #8
 8006b40:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006b42:	e019      	b.n	8006b78 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006b44:	f000 fb58 	bl	80071f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b48:	4b10      	ldr	r3, [pc, #64]	@ (8006b8c <prvCheckTasksWaitingTermination+0x50>)
 8006b4a:	68db      	ldr	r3, [r3, #12]
 8006b4c:	68db      	ldr	r3, [r3, #12]
 8006b4e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	3304      	adds	r3, #4
 8006b54:	4618      	mov	r0, r3
 8006b56:	f7fe ff62 	bl	8005a1e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8006b90 <prvCheckTasksWaitingTermination+0x54>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	4a0b      	ldr	r2, [pc, #44]	@ (8006b90 <prvCheckTasksWaitingTermination+0x54>)
 8006b62:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006b64:	4b0b      	ldr	r3, [pc, #44]	@ (8006b94 <prvCheckTasksWaitingTermination+0x58>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	3b01      	subs	r3, #1
 8006b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8006b94 <prvCheckTasksWaitingTermination+0x58>)
 8006b6c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006b6e:	f000 fb75 	bl	800725c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 f810 	bl	8006b98 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006b78:	4b06      	ldr	r3, [pc, #24]	@ (8006b94 <prvCheckTasksWaitingTermination+0x58>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d1e1      	bne.n	8006b44 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006b80:	bf00      	nop
 8006b82:	bf00      	nop
 8006b84:	3708      	adds	r7, #8
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	20000868 	.word	0x20000868
 8006b90:	20000894 	.word	0x20000894
 8006b94:	2000087c 	.word	0x2000087c

08006b98 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d108      	bne.n	8006bbc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f000 fd12 	bl	80075d8 <vPortFree>
				vPortFree( pxTCB );
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	f000 fd0f 	bl	80075d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006bba:	e019      	b.n	8006bf0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	d103      	bne.n	8006bce <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f000 fd06 	bl	80075d8 <vPortFree>
	}
 8006bcc:	e010      	b.n	8006bf0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006bd4:	2b02      	cmp	r3, #2
 8006bd6:	d00b      	beq.n	8006bf0 <prvDeleteTCB+0x58>
	__asm volatile
 8006bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bdc:	f383 8811 	msr	BASEPRI, r3
 8006be0:	f3bf 8f6f 	isb	sy
 8006be4:	f3bf 8f4f 	dsb	sy
 8006be8:	60fb      	str	r3, [r7, #12]
}
 8006bea:	bf00      	nop
 8006bec:	bf00      	nop
 8006bee:	e7fd      	b.n	8006bec <prvDeleteTCB+0x54>
	}
 8006bf0:	bf00      	nop
 8006bf2:	3710      	adds	r7, #16
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b083      	sub	sp, #12
 8006bfc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006bfe:	4b0c      	ldr	r3, [pc, #48]	@ (8006c30 <prvResetNextTaskUnblockTime+0x38>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d104      	bne.n	8006c12 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006c08:	4b0a      	ldr	r3, [pc, #40]	@ (8006c34 <prvResetNextTaskUnblockTime+0x3c>)
 8006c0a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006c0e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006c10:	e008      	b.n	8006c24 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c12:	4b07      	ldr	r3, [pc, #28]	@ (8006c30 <prvResetNextTaskUnblockTime+0x38>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	68db      	ldr	r3, [r3, #12]
 8006c18:	68db      	ldr	r3, [r3, #12]
 8006c1a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	4a04      	ldr	r2, [pc, #16]	@ (8006c34 <prvResetNextTaskUnblockTime+0x3c>)
 8006c22:	6013      	str	r3, [r2, #0]
}
 8006c24:	bf00      	nop
 8006c26:	370c      	adds	r7, #12
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2e:	4770      	bx	lr
 8006c30:	2000084c 	.word	0x2000084c
 8006c34:	200008b4 	.word	0x200008b4

08006c38 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006c38:	b480      	push	{r7}
 8006c3a:	b083      	sub	sp, #12
 8006c3c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8006c3e:	4b05      	ldr	r3, [pc, #20]	@ (8006c54 <xTaskGetCurrentTaskHandle+0x1c>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	607b      	str	r3, [r7, #4]

		return xReturn;
 8006c44:	687b      	ldr	r3, [r7, #4]
	}
 8006c46:	4618      	mov	r0, r3
 8006c48:	370c      	adds	r7, #12
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop
 8006c54:	20000794 	.word	0x20000794

08006c58 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006c58:	b480      	push	{r7}
 8006c5a:	b083      	sub	sp, #12
 8006c5c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006c5e:	4b0b      	ldr	r3, [pc, #44]	@ (8006c8c <xTaskGetSchedulerState+0x34>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d102      	bne.n	8006c6c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006c66:	2301      	movs	r3, #1
 8006c68:	607b      	str	r3, [r7, #4]
 8006c6a:	e008      	b.n	8006c7e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c6c:	4b08      	ldr	r3, [pc, #32]	@ (8006c90 <xTaskGetSchedulerState+0x38>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d102      	bne.n	8006c7a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006c74:	2302      	movs	r3, #2
 8006c76:	607b      	str	r3, [r7, #4]
 8006c78:	e001      	b.n	8006c7e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006c7e:	687b      	ldr	r3, [r7, #4]
	}
 8006c80:	4618      	mov	r0, r3
 8006c82:	370c      	adds	r7, #12
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr
 8006c8c:	200008a0 	.word	0x200008a0
 8006c90:	200008bc 	.word	0x200008bc

08006c94 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b084      	sub	sp, #16
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d05e      	beq.n	8006d68 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cae:	4b31      	ldr	r3, [pc, #196]	@ (8006d74 <xTaskPriorityInherit+0xe0>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d24e      	bcs.n	8006d56 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	699b      	ldr	r3, [r3, #24]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	db06      	blt.n	8006cce <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006cc0:	4b2c      	ldr	r3, [pc, #176]	@ (8006d74 <xTaskPriorityInherit+0xe0>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc6:	f1c3 0207 	rsb	r2, r3, #7
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	6959      	ldr	r1, [r3, #20]
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	4413      	add	r3, r2
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	4a26      	ldr	r2, [pc, #152]	@ (8006d78 <xTaskPriorityInherit+0xe4>)
 8006ce0:	4413      	add	r3, r2
 8006ce2:	4299      	cmp	r1, r3
 8006ce4:	d12f      	bne.n	8006d46 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	3304      	adds	r3, #4
 8006cea:	4618      	mov	r0, r3
 8006cec:	f7fe fe97 	bl	8005a1e <uxListRemove>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d10a      	bne.n	8006d0c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8006d00:	43da      	mvns	r2, r3
 8006d02:	4b1e      	ldr	r3, [pc, #120]	@ (8006d7c <xTaskPriorityInherit+0xe8>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4013      	ands	r3, r2
 8006d08:	4a1c      	ldr	r2, [pc, #112]	@ (8006d7c <xTaskPriorityInherit+0xe8>)
 8006d0a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006d0c:	4b19      	ldr	r3, [pc, #100]	@ (8006d74 <xTaskPriorityInherit+0xe0>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	409a      	lsls	r2, r3
 8006d1e:	4b17      	ldr	r3, [pc, #92]	@ (8006d7c <xTaskPriorityInherit+0xe8>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	4a15      	ldr	r2, [pc, #84]	@ (8006d7c <xTaskPriorityInherit+0xe8>)
 8006d26:	6013      	str	r3, [r2, #0]
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d2c:	4613      	mov	r3, r2
 8006d2e:	009b      	lsls	r3, r3, #2
 8006d30:	4413      	add	r3, r2
 8006d32:	009b      	lsls	r3, r3, #2
 8006d34:	4a10      	ldr	r2, [pc, #64]	@ (8006d78 <xTaskPriorityInherit+0xe4>)
 8006d36:	441a      	add	r2, r3
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	3304      	adds	r3, #4
 8006d3c:	4619      	mov	r1, r3
 8006d3e:	4610      	mov	r0, r2
 8006d40:	f7fe fe10 	bl	8005964 <vListInsertEnd>
 8006d44:	e004      	b.n	8006d50 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006d46:	4b0b      	ldr	r3, [pc, #44]	@ (8006d74 <xTaskPriorityInherit+0xe0>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006d50:	2301      	movs	r3, #1
 8006d52:	60fb      	str	r3, [r7, #12]
 8006d54:	e008      	b.n	8006d68 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d5a:	4b06      	ldr	r3, [pc, #24]	@ (8006d74 <xTaskPriorityInherit+0xe0>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d201      	bcs.n	8006d68 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006d64:	2301      	movs	r3, #1
 8006d66:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006d68:	68fb      	ldr	r3, [r7, #12]
	}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3710      	adds	r7, #16
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop
 8006d74:	20000794 	.word	0x20000794
 8006d78:	20000798 	.word	0x20000798
 8006d7c:	2000089c 	.word	0x2000089c

08006d80 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b088      	sub	sp, #32
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d079      	beq.n	8006e8c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006d98:	69bb      	ldr	r3, [r7, #24]
 8006d9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d10b      	bne.n	8006db8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da4:	f383 8811 	msr	BASEPRI, r3
 8006da8:	f3bf 8f6f 	isb	sy
 8006dac:	f3bf 8f4f 	dsb	sy
 8006db0:	60fb      	str	r3, [r7, #12]
}
 8006db2:	bf00      	nop
 8006db4:	bf00      	nop
 8006db6:	e7fd      	b.n	8006db4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006db8:	69bb      	ldr	r3, [r7, #24]
 8006dba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dbc:	683a      	ldr	r2, [r7, #0]
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d902      	bls.n	8006dc8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	61fb      	str	r3, [r7, #28]
 8006dc6:	e002      	b.n	8006dce <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006dc8:	69bb      	ldr	r3, [r7, #24]
 8006dca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dcc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dd2:	69fa      	ldr	r2, [r7, #28]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d059      	beq.n	8006e8c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ddc:	697a      	ldr	r2, [r7, #20]
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d154      	bne.n	8006e8c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006de2:	4b2c      	ldr	r3, [pc, #176]	@ (8006e94 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	69ba      	ldr	r2, [r7, #24]
 8006de8:	429a      	cmp	r2, r3
 8006dea:	d10b      	bne.n	8006e04 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df0:	f383 8811 	msr	BASEPRI, r3
 8006df4:	f3bf 8f6f 	isb	sy
 8006df8:	f3bf 8f4f 	dsb	sy
 8006dfc:	60bb      	str	r3, [r7, #8]
}
 8006dfe:	bf00      	nop
 8006e00:	bf00      	nop
 8006e02:	e7fd      	b.n	8006e00 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006e04:	69bb      	ldr	r3, [r7, #24]
 8006e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e08:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006e0a:	69bb      	ldr	r3, [r7, #24]
 8006e0c:	69fa      	ldr	r2, [r7, #28]
 8006e0e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	699b      	ldr	r3, [r3, #24]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	db04      	blt.n	8006e22 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	f1c3 0207 	rsb	r2, r3, #7
 8006e1e:	69bb      	ldr	r3, [r7, #24]
 8006e20:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006e22:	69bb      	ldr	r3, [r7, #24]
 8006e24:	6959      	ldr	r1, [r3, #20]
 8006e26:	693a      	ldr	r2, [r7, #16]
 8006e28:	4613      	mov	r3, r2
 8006e2a:	009b      	lsls	r3, r3, #2
 8006e2c:	4413      	add	r3, r2
 8006e2e:	009b      	lsls	r3, r3, #2
 8006e30:	4a19      	ldr	r2, [pc, #100]	@ (8006e98 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006e32:	4413      	add	r3, r2
 8006e34:	4299      	cmp	r1, r3
 8006e36:	d129      	bne.n	8006e8c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e38:	69bb      	ldr	r3, [r7, #24]
 8006e3a:	3304      	adds	r3, #4
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f7fe fdee 	bl	8005a1e <uxListRemove>
 8006e42:	4603      	mov	r3, r0
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d10a      	bne.n	8006e5e <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006e48:	69bb      	ldr	r3, [r7, #24]
 8006e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e52:	43da      	mvns	r2, r3
 8006e54:	4b11      	ldr	r3, [pc, #68]	@ (8006e9c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4013      	ands	r3, r2
 8006e5a:	4a10      	ldr	r2, [pc, #64]	@ (8006e9c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006e5c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006e5e:	69bb      	ldr	r3, [r7, #24]
 8006e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e62:	2201      	movs	r2, #1
 8006e64:	409a      	lsls	r2, r3
 8006e66:	4b0d      	ldr	r3, [pc, #52]	@ (8006e9c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	4a0b      	ldr	r2, [pc, #44]	@ (8006e9c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8006e6e:	6013      	str	r3, [r2, #0]
 8006e70:	69bb      	ldr	r3, [r7, #24]
 8006e72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e74:	4613      	mov	r3, r2
 8006e76:	009b      	lsls	r3, r3, #2
 8006e78:	4413      	add	r3, r2
 8006e7a:	009b      	lsls	r3, r3, #2
 8006e7c:	4a06      	ldr	r2, [pc, #24]	@ (8006e98 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006e7e:	441a      	add	r2, r3
 8006e80:	69bb      	ldr	r3, [r7, #24]
 8006e82:	3304      	adds	r3, #4
 8006e84:	4619      	mov	r1, r3
 8006e86:	4610      	mov	r0, r2
 8006e88:	f7fe fd6c 	bl	8005964 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006e8c:	bf00      	nop
 8006e8e:	3720      	adds	r7, #32
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	20000794 	.word	0x20000794
 8006e98:	20000798 	.word	0x20000798
 8006e9c:	2000089c 	.word	0x2000089c

08006ea0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006ea0:	b480      	push	{r7}
 8006ea2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006ea4:	4b07      	ldr	r3, [pc, #28]	@ (8006ec4 <pvTaskIncrementMutexHeldCount+0x24>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d004      	beq.n	8006eb6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006eac:	4b05      	ldr	r3, [pc, #20]	@ (8006ec4 <pvTaskIncrementMutexHeldCount+0x24>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006eb2:	3201      	adds	r2, #1
 8006eb4:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8006eb6:	4b03      	ldr	r3, [pc, #12]	@ (8006ec4 <pvTaskIncrementMutexHeldCount+0x24>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
	}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr
 8006ec4:	20000794 	.word	0x20000794

08006ec8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b084      	sub	sp, #16
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
 8006ed0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006ed2:	4b29      	ldr	r3, [pc, #164]	@ (8006f78 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ed8:	4b28      	ldr	r3, [pc, #160]	@ (8006f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	3304      	adds	r3, #4
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f7fe fd9d 	bl	8005a1e <uxListRemove>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d10b      	bne.n	8006f02 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006eea:	4b24      	ldr	r3, [pc, #144]	@ (8006f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef6:	43da      	mvns	r2, r3
 8006ef8:	4b21      	ldr	r3, [pc, #132]	@ (8006f80 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4013      	ands	r3, r2
 8006efe:	4a20      	ldr	r2, [pc, #128]	@ (8006f80 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006f00:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f08:	d10a      	bne.n	8006f20 <prvAddCurrentTaskToDelayedList+0x58>
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d007      	beq.n	8006f20 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f10:	4b1a      	ldr	r3, [pc, #104]	@ (8006f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	3304      	adds	r3, #4
 8006f16:	4619      	mov	r1, r3
 8006f18:	481a      	ldr	r0, [pc, #104]	@ (8006f84 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006f1a:	f7fe fd23 	bl	8005964 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006f1e:	e026      	b.n	8006f6e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006f20:	68fa      	ldr	r2, [r7, #12]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	4413      	add	r3, r2
 8006f26:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006f28:	4b14      	ldr	r3, [pc, #80]	@ (8006f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	68ba      	ldr	r2, [r7, #8]
 8006f2e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006f30:	68ba      	ldr	r2, [r7, #8]
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	429a      	cmp	r2, r3
 8006f36:	d209      	bcs.n	8006f4c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f38:	4b13      	ldr	r3, [pc, #76]	@ (8006f88 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8006f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	3304      	adds	r3, #4
 8006f42:	4619      	mov	r1, r3
 8006f44:	4610      	mov	r0, r2
 8006f46:	f7fe fd31 	bl	80059ac <vListInsert>
}
 8006f4a:	e010      	b.n	8006f6e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8006f8c <prvAddCurrentTaskToDelayedList+0xc4>)
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	4b0a      	ldr	r3, [pc, #40]	@ (8006f7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	3304      	adds	r3, #4
 8006f56:	4619      	mov	r1, r3
 8006f58:	4610      	mov	r0, r2
 8006f5a:	f7fe fd27 	bl	80059ac <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8006f90 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	68ba      	ldr	r2, [r7, #8]
 8006f64:	429a      	cmp	r2, r3
 8006f66:	d202      	bcs.n	8006f6e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006f68:	4a09      	ldr	r2, [pc, #36]	@ (8006f90 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	6013      	str	r3, [r2, #0]
}
 8006f6e:	bf00      	nop
 8006f70:	3710      	adds	r7, #16
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}
 8006f76:	bf00      	nop
 8006f78:	20000898 	.word	0x20000898
 8006f7c:	20000794 	.word	0x20000794
 8006f80:	2000089c 	.word	0x2000089c
 8006f84:	20000880 	.word	0x20000880
 8006f88:	20000850 	.word	0x20000850
 8006f8c:	2000084c 	.word	0x2000084c
 8006f90:	200008b4 	.word	0x200008b4

08006f94 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006f94:	b480      	push	{r7}
 8006f96:	b085      	sub	sp, #20
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	60b9      	str	r1, [r7, #8]
 8006f9e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	3b04      	subs	r3, #4
 8006fa4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006fac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	3b04      	subs	r3, #4
 8006fb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	f023 0201 	bic.w	r2, r3, #1
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	3b04      	subs	r3, #4
 8006fc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006fc4:	4a0c      	ldr	r2, [pc, #48]	@ (8006ff8 <pxPortInitialiseStack+0x64>)
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	3b14      	subs	r3, #20
 8006fce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006fd0:	687a      	ldr	r2, [r7, #4]
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	3b04      	subs	r3, #4
 8006fda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f06f 0202 	mvn.w	r2, #2
 8006fe2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	3b20      	subs	r3, #32
 8006fe8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006fea:	68fb      	ldr	r3, [r7, #12]
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3714      	adds	r7, #20
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr
 8006ff8:	08006ffd 	.word	0x08006ffd

08006ffc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	b085      	sub	sp, #20
 8007000:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007002:	2300      	movs	r3, #0
 8007004:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007006:	4b13      	ldr	r3, [pc, #76]	@ (8007054 <prvTaskExitError+0x58>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800700e:	d00b      	beq.n	8007028 <prvTaskExitError+0x2c>
	__asm volatile
 8007010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007014:	f383 8811 	msr	BASEPRI, r3
 8007018:	f3bf 8f6f 	isb	sy
 800701c:	f3bf 8f4f 	dsb	sy
 8007020:	60fb      	str	r3, [r7, #12]
}
 8007022:	bf00      	nop
 8007024:	bf00      	nop
 8007026:	e7fd      	b.n	8007024 <prvTaskExitError+0x28>
	__asm volatile
 8007028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800702c:	f383 8811 	msr	BASEPRI, r3
 8007030:	f3bf 8f6f 	isb	sy
 8007034:	f3bf 8f4f 	dsb	sy
 8007038:	60bb      	str	r3, [r7, #8]
}
 800703a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800703c:	bf00      	nop
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d0fc      	beq.n	800703e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007044:	bf00      	nop
 8007046:	bf00      	nop
 8007048:	3714      	adds	r7, #20
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr
 8007052:	bf00      	nop
 8007054:	20000014 	.word	0x20000014
	...

08007060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007060:	4b07      	ldr	r3, [pc, #28]	@ (8007080 <pxCurrentTCBConst2>)
 8007062:	6819      	ldr	r1, [r3, #0]
 8007064:	6808      	ldr	r0, [r1, #0]
 8007066:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800706a:	f380 8809 	msr	PSP, r0
 800706e:	f3bf 8f6f 	isb	sy
 8007072:	f04f 0000 	mov.w	r0, #0
 8007076:	f380 8811 	msr	BASEPRI, r0
 800707a:	4770      	bx	lr
 800707c:	f3af 8000 	nop.w

08007080 <pxCurrentTCBConst2>:
 8007080:	20000794 	.word	0x20000794
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007084:	bf00      	nop
 8007086:	bf00      	nop

08007088 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007088:	4808      	ldr	r0, [pc, #32]	@ (80070ac <prvPortStartFirstTask+0x24>)
 800708a:	6800      	ldr	r0, [r0, #0]
 800708c:	6800      	ldr	r0, [r0, #0]
 800708e:	f380 8808 	msr	MSP, r0
 8007092:	f04f 0000 	mov.w	r0, #0
 8007096:	f380 8814 	msr	CONTROL, r0
 800709a:	b662      	cpsie	i
 800709c:	b661      	cpsie	f
 800709e:	f3bf 8f4f 	dsb	sy
 80070a2:	f3bf 8f6f 	isb	sy
 80070a6:	df00      	svc	0
 80070a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80070aa:	bf00      	nop
 80070ac:	e000ed08 	.word	0xe000ed08

080070b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b086      	sub	sp, #24
 80070b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80070b6:	4b47      	ldr	r3, [pc, #284]	@ (80071d4 <xPortStartScheduler+0x124>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a47      	ldr	r2, [pc, #284]	@ (80071d8 <xPortStartScheduler+0x128>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d10b      	bne.n	80070d8 <xPortStartScheduler+0x28>
	__asm volatile
 80070c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c4:	f383 8811 	msr	BASEPRI, r3
 80070c8:	f3bf 8f6f 	isb	sy
 80070cc:	f3bf 8f4f 	dsb	sy
 80070d0:	613b      	str	r3, [r7, #16]
}
 80070d2:	bf00      	nop
 80070d4:	bf00      	nop
 80070d6:	e7fd      	b.n	80070d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80070d8:	4b3e      	ldr	r3, [pc, #248]	@ (80071d4 <xPortStartScheduler+0x124>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a3f      	ldr	r2, [pc, #252]	@ (80071dc <xPortStartScheduler+0x12c>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d10b      	bne.n	80070fa <xPortStartScheduler+0x4a>
	__asm volatile
 80070e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e6:	f383 8811 	msr	BASEPRI, r3
 80070ea:	f3bf 8f6f 	isb	sy
 80070ee:	f3bf 8f4f 	dsb	sy
 80070f2:	60fb      	str	r3, [r7, #12]
}
 80070f4:	bf00      	nop
 80070f6:	bf00      	nop
 80070f8:	e7fd      	b.n	80070f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80070fa:	4b39      	ldr	r3, [pc, #228]	@ (80071e0 <xPortStartScheduler+0x130>)
 80070fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	b2db      	uxtb	r3, r3
 8007104:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	22ff      	movs	r2, #255	@ 0xff
 800710a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	781b      	ldrb	r3, [r3, #0]
 8007110:	b2db      	uxtb	r3, r3
 8007112:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007114:	78fb      	ldrb	r3, [r7, #3]
 8007116:	b2db      	uxtb	r3, r3
 8007118:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800711c:	b2da      	uxtb	r2, r3
 800711e:	4b31      	ldr	r3, [pc, #196]	@ (80071e4 <xPortStartScheduler+0x134>)
 8007120:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007122:	4b31      	ldr	r3, [pc, #196]	@ (80071e8 <xPortStartScheduler+0x138>)
 8007124:	2207      	movs	r2, #7
 8007126:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007128:	e009      	b.n	800713e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800712a:	4b2f      	ldr	r3, [pc, #188]	@ (80071e8 <xPortStartScheduler+0x138>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	3b01      	subs	r3, #1
 8007130:	4a2d      	ldr	r2, [pc, #180]	@ (80071e8 <xPortStartScheduler+0x138>)
 8007132:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007134:	78fb      	ldrb	r3, [r7, #3]
 8007136:	b2db      	uxtb	r3, r3
 8007138:	005b      	lsls	r3, r3, #1
 800713a:	b2db      	uxtb	r3, r3
 800713c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800713e:	78fb      	ldrb	r3, [r7, #3]
 8007140:	b2db      	uxtb	r3, r3
 8007142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007146:	2b80      	cmp	r3, #128	@ 0x80
 8007148:	d0ef      	beq.n	800712a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800714a:	4b27      	ldr	r3, [pc, #156]	@ (80071e8 <xPortStartScheduler+0x138>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f1c3 0307 	rsb	r3, r3, #7
 8007152:	2b04      	cmp	r3, #4
 8007154:	d00b      	beq.n	800716e <xPortStartScheduler+0xbe>
	__asm volatile
 8007156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800715a:	f383 8811 	msr	BASEPRI, r3
 800715e:	f3bf 8f6f 	isb	sy
 8007162:	f3bf 8f4f 	dsb	sy
 8007166:	60bb      	str	r3, [r7, #8]
}
 8007168:	bf00      	nop
 800716a:	bf00      	nop
 800716c:	e7fd      	b.n	800716a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800716e:	4b1e      	ldr	r3, [pc, #120]	@ (80071e8 <xPortStartScheduler+0x138>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	021b      	lsls	r3, r3, #8
 8007174:	4a1c      	ldr	r2, [pc, #112]	@ (80071e8 <xPortStartScheduler+0x138>)
 8007176:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007178:	4b1b      	ldr	r3, [pc, #108]	@ (80071e8 <xPortStartScheduler+0x138>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007180:	4a19      	ldr	r2, [pc, #100]	@ (80071e8 <xPortStartScheduler+0x138>)
 8007182:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	b2da      	uxtb	r2, r3
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800718c:	4b17      	ldr	r3, [pc, #92]	@ (80071ec <xPortStartScheduler+0x13c>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a16      	ldr	r2, [pc, #88]	@ (80071ec <xPortStartScheduler+0x13c>)
 8007192:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007196:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007198:	4b14      	ldr	r3, [pc, #80]	@ (80071ec <xPortStartScheduler+0x13c>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a13      	ldr	r2, [pc, #76]	@ (80071ec <xPortStartScheduler+0x13c>)
 800719e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80071a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80071a4:	f000 f8da 	bl	800735c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80071a8:	4b11      	ldr	r3, [pc, #68]	@ (80071f0 <xPortStartScheduler+0x140>)
 80071aa:	2200      	movs	r2, #0
 80071ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80071ae:	f000 f8f9 	bl	80073a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80071b2:	4b10      	ldr	r3, [pc, #64]	@ (80071f4 <xPortStartScheduler+0x144>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a0f      	ldr	r2, [pc, #60]	@ (80071f4 <xPortStartScheduler+0x144>)
 80071b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80071bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80071be:	f7ff ff63 	bl	8007088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80071c2:	f7ff faf7 	bl	80067b4 <vTaskSwitchContext>
	prvTaskExitError();
 80071c6:	f7ff ff19 	bl	8006ffc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3718      	adds	r7, #24
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}
 80071d4:	e000ed00 	.word	0xe000ed00
 80071d8:	410fc271 	.word	0x410fc271
 80071dc:	410fc270 	.word	0x410fc270
 80071e0:	e000e400 	.word	0xe000e400
 80071e4:	200008c0 	.word	0x200008c0
 80071e8:	200008c4 	.word	0x200008c4
 80071ec:	e000ed20 	.word	0xe000ed20
 80071f0:	20000014 	.word	0x20000014
 80071f4:	e000ef34 	.word	0xe000ef34

080071f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
	__asm volatile
 80071fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007202:	f383 8811 	msr	BASEPRI, r3
 8007206:	f3bf 8f6f 	isb	sy
 800720a:	f3bf 8f4f 	dsb	sy
 800720e:	607b      	str	r3, [r7, #4]
}
 8007210:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007212:	4b10      	ldr	r3, [pc, #64]	@ (8007254 <vPortEnterCritical+0x5c>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	3301      	adds	r3, #1
 8007218:	4a0e      	ldr	r2, [pc, #56]	@ (8007254 <vPortEnterCritical+0x5c>)
 800721a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800721c:	4b0d      	ldr	r3, [pc, #52]	@ (8007254 <vPortEnterCritical+0x5c>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2b01      	cmp	r3, #1
 8007222:	d110      	bne.n	8007246 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007224:	4b0c      	ldr	r3, [pc, #48]	@ (8007258 <vPortEnterCritical+0x60>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	b2db      	uxtb	r3, r3
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00b      	beq.n	8007246 <vPortEnterCritical+0x4e>
	__asm volatile
 800722e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007232:	f383 8811 	msr	BASEPRI, r3
 8007236:	f3bf 8f6f 	isb	sy
 800723a:	f3bf 8f4f 	dsb	sy
 800723e:	603b      	str	r3, [r7, #0]
}
 8007240:	bf00      	nop
 8007242:	bf00      	nop
 8007244:	e7fd      	b.n	8007242 <vPortEnterCritical+0x4a>
	}
}
 8007246:	bf00      	nop
 8007248:	370c      	adds	r7, #12
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	20000014 	.word	0x20000014
 8007258:	e000ed04 	.word	0xe000ed04

0800725c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007262:	4b12      	ldr	r3, [pc, #72]	@ (80072ac <vPortExitCritical+0x50>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d10b      	bne.n	8007282 <vPortExitCritical+0x26>
	__asm volatile
 800726a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800726e:	f383 8811 	msr	BASEPRI, r3
 8007272:	f3bf 8f6f 	isb	sy
 8007276:	f3bf 8f4f 	dsb	sy
 800727a:	607b      	str	r3, [r7, #4]
}
 800727c:	bf00      	nop
 800727e:	bf00      	nop
 8007280:	e7fd      	b.n	800727e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007282:	4b0a      	ldr	r3, [pc, #40]	@ (80072ac <vPortExitCritical+0x50>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	3b01      	subs	r3, #1
 8007288:	4a08      	ldr	r2, [pc, #32]	@ (80072ac <vPortExitCritical+0x50>)
 800728a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800728c:	4b07      	ldr	r3, [pc, #28]	@ (80072ac <vPortExitCritical+0x50>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d105      	bne.n	80072a0 <vPortExitCritical+0x44>
 8007294:	2300      	movs	r3, #0
 8007296:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	f383 8811 	msr	BASEPRI, r3
}
 800729e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80072a0:	bf00      	nop
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr
 80072ac:	20000014 	.word	0x20000014

080072b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80072b0:	f3ef 8009 	mrs	r0, PSP
 80072b4:	f3bf 8f6f 	isb	sy
 80072b8:	4b15      	ldr	r3, [pc, #84]	@ (8007310 <pxCurrentTCBConst>)
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	f01e 0f10 	tst.w	lr, #16
 80072c0:	bf08      	it	eq
 80072c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80072c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ca:	6010      	str	r0, [r2, #0]
 80072cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80072d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80072d4:	f380 8811 	msr	BASEPRI, r0
 80072d8:	f3bf 8f4f 	dsb	sy
 80072dc:	f3bf 8f6f 	isb	sy
 80072e0:	f7ff fa68 	bl	80067b4 <vTaskSwitchContext>
 80072e4:	f04f 0000 	mov.w	r0, #0
 80072e8:	f380 8811 	msr	BASEPRI, r0
 80072ec:	bc09      	pop	{r0, r3}
 80072ee:	6819      	ldr	r1, [r3, #0]
 80072f0:	6808      	ldr	r0, [r1, #0]
 80072f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f6:	f01e 0f10 	tst.w	lr, #16
 80072fa:	bf08      	it	eq
 80072fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007300:	f380 8809 	msr	PSP, r0
 8007304:	f3bf 8f6f 	isb	sy
 8007308:	4770      	bx	lr
 800730a:	bf00      	nop
 800730c:	f3af 8000 	nop.w

08007310 <pxCurrentTCBConst>:
 8007310:	20000794 	.word	0x20000794
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007314:	bf00      	nop
 8007316:	bf00      	nop

08007318 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b082      	sub	sp, #8
 800731c:	af00      	add	r7, sp, #0
	__asm volatile
 800731e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007322:	f383 8811 	msr	BASEPRI, r3
 8007326:	f3bf 8f6f 	isb	sy
 800732a:	f3bf 8f4f 	dsb	sy
 800732e:	607b      	str	r3, [r7, #4]
}
 8007330:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007332:	f7ff f985 	bl	8006640 <xTaskIncrementTick>
 8007336:	4603      	mov	r3, r0
 8007338:	2b00      	cmp	r3, #0
 800733a:	d003      	beq.n	8007344 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800733c:	4b06      	ldr	r3, [pc, #24]	@ (8007358 <xPortSysTickHandler+0x40>)
 800733e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007342:	601a      	str	r2, [r3, #0]
 8007344:	2300      	movs	r3, #0
 8007346:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	f383 8811 	msr	BASEPRI, r3
}
 800734e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007350:	bf00      	nop
 8007352:	3708      	adds	r7, #8
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}
 8007358:	e000ed04 	.word	0xe000ed04

0800735c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800735c:	b480      	push	{r7}
 800735e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007360:	4b0b      	ldr	r3, [pc, #44]	@ (8007390 <vPortSetupTimerInterrupt+0x34>)
 8007362:	2200      	movs	r2, #0
 8007364:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007366:	4b0b      	ldr	r3, [pc, #44]	@ (8007394 <vPortSetupTimerInterrupt+0x38>)
 8007368:	2200      	movs	r2, #0
 800736a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800736c:	4b0a      	ldr	r3, [pc, #40]	@ (8007398 <vPortSetupTimerInterrupt+0x3c>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a0a      	ldr	r2, [pc, #40]	@ (800739c <vPortSetupTimerInterrupt+0x40>)
 8007372:	fba2 2303 	umull	r2, r3, r2, r3
 8007376:	099b      	lsrs	r3, r3, #6
 8007378:	4a09      	ldr	r2, [pc, #36]	@ (80073a0 <vPortSetupTimerInterrupt+0x44>)
 800737a:	3b01      	subs	r3, #1
 800737c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800737e:	4b04      	ldr	r3, [pc, #16]	@ (8007390 <vPortSetupTimerInterrupt+0x34>)
 8007380:	2207      	movs	r2, #7
 8007382:	601a      	str	r2, [r3, #0]
}
 8007384:	bf00      	nop
 8007386:	46bd      	mov	sp, r7
 8007388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738c:	4770      	bx	lr
 800738e:	bf00      	nop
 8007390:	e000e010 	.word	0xe000e010
 8007394:	e000e018 	.word	0xe000e018
 8007398:	20000000 	.word	0x20000000
 800739c:	10624dd3 	.word	0x10624dd3
 80073a0:	e000e014 	.word	0xe000e014

080073a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80073a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80073b4 <vPortEnableVFP+0x10>
 80073a8:	6801      	ldr	r1, [r0, #0]
 80073aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80073ae:	6001      	str	r1, [r0, #0]
 80073b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80073b2:	bf00      	nop
 80073b4:	e000ed88 	.word	0xe000ed88

080073b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80073b8:	b480      	push	{r7}
 80073ba:	b085      	sub	sp, #20
 80073bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80073be:	f3ef 8305 	mrs	r3, IPSR
 80073c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2b0f      	cmp	r3, #15
 80073c8:	d915      	bls.n	80073f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80073ca:	4a18      	ldr	r2, [pc, #96]	@ (800742c <vPortValidateInterruptPriority+0x74>)
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	4413      	add	r3, r2
 80073d0:	781b      	ldrb	r3, [r3, #0]
 80073d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80073d4:	4b16      	ldr	r3, [pc, #88]	@ (8007430 <vPortValidateInterruptPriority+0x78>)
 80073d6:	781b      	ldrb	r3, [r3, #0]
 80073d8:	7afa      	ldrb	r2, [r7, #11]
 80073da:	429a      	cmp	r2, r3
 80073dc:	d20b      	bcs.n	80073f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80073de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e2:	f383 8811 	msr	BASEPRI, r3
 80073e6:	f3bf 8f6f 	isb	sy
 80073ea:	f3bf 8f4f 	dsb	sy
 80073ee:	607b      	str	r3, [r7, #4]
}
 80073f0:	bf00      	nop
 80073f2:	bf00      	nop
 80073f4:	e7fd      	b.n	80073f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80073f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007434 <vPortValidateInterruptPriority+0x7c>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80073fe:	4b0e      	ldr	r3, [pc, #56]	@ (8007438 <vPortValidateInterruptPriority+0x80>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	429a      	cmp	r2, r3
 8007404:	d90b      	bls.n	800741e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740a:	f383 8811 	msr	BASEPRI, r3
 800740e:	f3bf 8f6f 	isb	sy
 8007412:	f3bf 8f4f 	dsb	sy
 8007416:	603b      	str	r3, [r7, #0]
}
 8007418:	bf00      	nop
 800741a:	bf00      	nop
 800741c:	e7fd      	b.n	800741a <vPortValidateInterruptPriority+0x62>
	}
 800741e:	bf00      	nop
 8007420:	3714      	adds	r7, #20
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr
 800742a:	bf00      	nop
 800742c:	e000e3f0 	.word	0xe000e3f0
 8007430:	200008c0 	.word	0x200008c0
 8007434:	e000ed0c 	.word	0xe000ed0c
 8007438:	200008c4 	.word	0x200008c4

0800743c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b08a      	sub	sp, #40	@ 0x28
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007444:	2300      	movs	r3, #0
 8007446:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007448:	f7ff f828 	bl	800649c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800744c:	4b5c      	ldr	r3, [pc, #368]	@ (80075c0 <pvPortMalloc+0x184>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d101      	bne.n	8007458 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007454:	f000 f924 	bl	80076a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007458:	4b5a      	ldr	r3, [pc, #360]	@ (80075c4 <pvPortMalloc+0x188>)
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4013      	ands	r3, r2
 8007460:	2b00      	cmp	r3, #0
 8007462:	f040 8095 	bne.w	8007590 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d01e      	beq.n	80074aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800746c:	2208      	movs	r2, #8
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	4413      	add	r3, r2
 8007472:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f003 0307 	and.w	r3, r3, #7
 800747a:	2b00      	cmp	r3, #0
 800747c:	d015      	beq.n	80074aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f023 0307 	bic.w	r3, r3, #7
 8007484:	3308      	adds	r3, #8
 8007486:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f003 0307 	and.w	r3, r3, #7
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00b      	beq.n	80074aa <pvPortMalloc+0x6e>
	__asm volatile
 8007492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007496:	f383 8811 	msr	BASEPRI, r3
 800749a:	f3bf 8f6f 	isb	sy
 800749e:	f3bf 8f4f 	dsb	sy
 80074a2:	617b      	str	r3, [r7, #20]
}
 80074a4:	bf00      	nop
 80074a6:	bf00      	nop
 80074a8:	e7fd      	b.n	80074a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d06f      	beq.n	8007590 <pvPortMalloc+0x154>
 80074b0:	4b45      	ldr	r3, [pc, #276]	@ (80075c8 <pvPortMalloc+0x18c>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d86a      	bhi.n	8007590 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80074ba:	4b44      	ldr	r3, [pc, #272]	@ (80075cc <pvPortMalloc+0x190>)
 80074bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80074be:	4b43      	ldr	r3, [pc, #268]	@ (80075cc <pvPortMalloc+0x190>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074c4:	e004      	b.n	80074d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80074c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80074ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	687a      	ldr	r2, [r7, #4]
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d903      	bls.n	80074e2 <pvPortMalloc+0xa6>
 80074da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d1f1      	bne.n	80074c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80074e2:	4b37      	ldr	r3, [pc, #220]	@ (80075c0 <pvPortMalloc+0x184>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d051      	beq.n	8007590 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80074ec:	6a3b      	ldr	r3, [r7, #32]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	2208      	movs	r2, #8
 80074f2:	4413      	add	r3, r2
 80074f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80074f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f8:	681a      	ldr	r2, [r3, #0]
 80074fa:	6a3b      	ldr	r3, [r7, #32]
 80074fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80074fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007500:	685a      	ldr	r2, [r3, #4]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	1ad2      	subs	r2, r2, r3
 8007506:	2308      	movs	r3, #8
 8007508:	005b      	lsls	r3, r3, #1
 800750a:	429a      	cmp	r2, r3
 800750c:	d920      	bls.n	8007550 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800750e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	4413      	add	r3, r2
 8007514:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007516:	69bb      	ldr	r3, [r7, #24]
 8007518:	f003 0307 	and.w	r3, r3, #7
 800751c:	2b00      	cmp	r3, #0
 800751e:	d00b      	beq.n	8007538 <pvPortMalloc+0xfc>
	__asm volatile
 8007520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007524:	f383 8811 	msr	BASEPRI, r3
 8007528:	f3bf 8f6f 	isb	sy
 800752c:	f3bf 8f4f 	dsb	sy
 8007530:	613b      	str	r3, [r7, #16]
}
 8007532:	bf00      	nop
 8007534:	bf00      	nop
 8007536:	e7fd      	b.n	8007534 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753a:	685a      	ldr	r2, [r3, #4]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	1ad2      	subs	r2, r2, r3
 8007540:	69bb      	ldr	r3, [r7, #24]
 8007542:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800754a:	69b8      	ldr	r0, [r7, #24]
 800754c:	f000 f90a 	bl	8007764 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007550:	4b1d      	ldr	r3, [pc, #116]	@ (80075c8 <pvPortMalloc+0x18c>)
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	1ad3      	subs	r3, r2, r3
 800755a:	4a1b      	ldr	r2, [pc, #108]	@ (80075c8 <pvPortMalloc+0x18c>)
 800755c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800755e:	4b1a      	ldr	r3, [pc, #104]	@ (80075c8 <pvPortMalloc+0x18c>)
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	4b1b      	ldr	r3, [pc, #108]	@ (80075d0 <pvPortMalloc+0x194>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	429a      	cmp	r2, r3
 8007568:	d203      	bcs.n	8007572 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800756a:	4b17      	ldr	r3, [pc, #92]	@ (80075c8 <pvPortMalloc+0x18c>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a18      	ldr	r2, [pc, #96]	@ (80075d0 <pvPortMalloc+0x194>)
 8007570:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007574:	685a      	ldr	r2, [r3, #4]
 8007576:	4b13      	ldr	r3, [pc, #76]	@ (80075c4 <pvPortMalloc+0x188>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	431a      	orrs	r2, r3
 800757c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800757e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007582:	2200      	movs	r2, #0
 8007584:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007586:	4b13      	ldr	r3, [pc, #76]	@ (80075d4 <pvPortMalloc+0x198>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	3301      	adds	r3, #1
 800758c:	4a11      	ldr	r2, [pc, #68]	@ (80075d4 <pvPortMalloc+0x198>)
 800758e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007590:	f7fe ff92 	bl	80064b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007594:	69fb      	ldr	r3, [r7, #28]
 8007596:	f003 0307 	and.w	r3, r3, #7
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00b      	beq.n	80075b6 <pvPortMalloc+0x17a>
	__asm volatile
 800759e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a2:	f383 8811 	msr	BASEPRI, r3
 80075a6:	f3bf 8f6f 	isb	sy
 80075aa:	f3bf 8f4f 	dsb	sy
 80075ae:	60fb      	str	r3, [r7, #12]
}
 80075b0:	bf00      	nop
 80075b2:	bf00      	nop
 80075b4:	e7fd      	b.n	80075b2 <pvPortMalloc+0x176>
	return pvReturn;
 80075b6:	69fb      	ldr	r3, [r7, #28]
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3728      	adds	r7, #40	@ 0x28
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}
 80075c0:	200056f0 	.word	0x200056f0
 80075c4:	20005704 	.word	0x20005704
 80075c8:	200056f4 	.word	0x200056f4
 80075cc:	200056e8 	.word	0x200056e8
 80075d0:	200056f8 	.word	0x200056f8
 80075d4:	200056fc 	.word	0x200056fc

080075d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b086      	sub	sp, #24
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d04f      	beq.n	800768a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80075ea:	2308      	movs	r3, #8
 80075ec:	425b      	negs	r3, r3
 80075ee:	697a      	ldr	r2, [r7, #20]
 80075f0:	4413      	add	r3, r2
 80075f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	685a      	ldr	r2, [r3, #4]
 80075fc:	4b25      	ldr	r3, [pc, #148]	@ (8007694 <vPortFree+0xbc>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4013      	ands	r3, r2
 8007602:	2b00      	cmp	r3, #0
 8007604:	d10b      	bne.n	800761e <vPortFree+0x46>
	__asm volatile
 8007606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800760a:	f383 8811 	msr	BASEPRI, r3
 800760e:	f3bf 8f6f 	isb	sy
 8007612:	f3bf 8f4f 	dsb	sy
 8007616:	60fb      	str	r3, [r7, #12]
}
 8007618:	bf00      	nop
 800761a:	bf00      	nop
 800761c:	e7fd      	b.n	800761a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d00b      	beq.n	800763e <vPortFree+0x66>
	__asm volatile
 8007626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800762a:	f383 8811 	msr	BASEPRI, r3
 800762e:	f3bf 8f6f 	isb	sy
 8007632:	f3bf 8f4f 	dsb	sy
 8007636:	60bb      	str	r3, [r7, #8]
}
 8007638:	bf00      	nop
 800763a:	bf00      	nop
 800763c:	e7fd      	b.n	800763a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	685a      	ldr	r2, [r3, #4]
 8007642:	4b14      	ldr	r3, [pc, #80]	@ (8007694 <vPortFree+0xbc>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4013      	ands	r3, r2
 8007648:	2b00      	cmp	r3, #0
 800764a:	d01e      	beq.n	800768a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d11a      	bne.n	800768a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	685a      	ldr	r2, [r3, #4]
 8007658:	4b0e      	ldr	r3, [pc, #56]	@ (8007694 <vPortFree+0xbc>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	43db      	mvns	r3, r3
 800765e:	401a      	ands	r2, r3
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007664:	f7fe ff1a 	bl	800649c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	4b0a      	ldr	r3, [pc, #40]	@ (8007698 <vPortFree+0xc0>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4413      	add	r3, r2
 8007672:	4a09      	ldr	r2, [pc, #36]	@ (8007698 <vPortFree+0xc0>)
 8007674:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007676:	6938      	ldr	r0, [r7, #16]
 8007678:	f000 f874 	bl	8007764 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800767c:	4b07      	ldr	r3, [pc, #28]	@ (800769c <vPortFree+0xc4>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	3301      	adds	r3, #1
 8007682:	4a06      	ldr	r2, [pc, #24]	@ (800769c <vPortFree+0xc4>)
 8007684:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007686:	f7fe ff17 	bl	80064b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800768a:	bf00      	nop
 800768c:	3718      	adds	r7, #24
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}
 8007692:	bf00      	nop
 8007694:	20005704 	.word	0x20005704
 8007698:	200056f4 	.word	0x200056f4
 800769c:	20005700 	.word	0x20005700

080076a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80076a0:	b480      	push	{r7}
 80076a2:	b085      	sub	sp, #20
 80076a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80076a6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80076aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80076ac:	4b27      	ldr	r3, [pc, #156]	@ (800774c <prvHeapInit+0xac>)
 80076ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f003 0307 	and.w	r3, r3, #7
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d00c      	beq.n	80076d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	3307      	adds	r3, #7
 80076be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f023 0307 	bic.w	r3, r3, #7
 80076c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80076c8:	68ba      	ldr	r2, [r7, #8]
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	1ad3      	subs	r3, r2, r3
 80076ce:	4a1f      	ldr	r2, [pc, #124]	@ (800774c <prvHeapInit+0xac>)
 80076d0:	4413      	add	r3, r2
 80076d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80076d8:	4a1d      	ldr	r2, [pc, #116]	@ (8007750 <prvHeapInit+0xb0>)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80076de:	4b1c      	ldr	r3, [pc, #112]	@ (8007750 <prvHeapInit+0xb0>)
 80076e0:	2200      	movs	r2, #0
 80076e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	4413      	add	r3, r2
 80076ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80076ec:	2208      	movs	r2, #8
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	1a9b      	subs	r3, r3, r2
 80076f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f023 0307 	bic.w	r3, r3, #7
 80076fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	4a15      	ldr	r2, [pc, #84]	@ (8007754 <prvHeapInit+0xb4>)
 8007700:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007702:	4b14      	ldr	r3, [pc, #80]	@ (8007754 <prvHeapInit+0xb4>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	2200      	movs	r2, #0
 8007708:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800770a:	4b12      	ldr	r3, [pc, #72]	@ (8007754 <prvHeapInit+0xb4>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	2200      	movs	r2, #0
 8007710:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	68fa      	ldr	r2, [r7, #12]
 800771a:	1ad2      	subs	r2, r2, r3
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007720:	4b0c      	ldr	r3, [pc, #48]	@ (8007754 <prvHeapInit+0xb4>)
 8007722:	681a      	ldr	r2, [r3, #0]
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	4a0a      	ldr	r2, [pc, #40]	@ (8007758 <prvHeapInit+0xb8>)
 800772e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	4a09      	ldr	r2, [pc, #36]	@ (800775c <prvHeapInit+0xbc>)
 8007736:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007738:	4b09      	ldr	r3, [pc, #36]	@ (8007760 <prvHeapInit+0xc0>)
 800773a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800773e:	601a      	str	r2, [r3, #0]
}
 8007740:	bf00      	nop
 8007742:	3714      	adds	r7, #20
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr
 800774c:	200008c8 	.word	0x200008c8
 8007750:	200056e8 	.word	0x200056e8
 8007754:	200056f0 	.word	0x200056f0
 8007758:	200056f8 	.word	0x200056f8
 800775c:	200056f4 	.word	0x200056f4
 8007760:	20005704 	.word	0x20005704

08007764 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007764:	b480      	push	{r7}
 8007766:	b085      	sub	sp, #20
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800776c:	4b28      	ldr	r3, [pc, #160]	@ (8007810 <prvInsertBlockIntoFreeList+0xac>)
 800776e:	60fb      	str	r3, [r7, #12]
 8007770:	e002      	b.n	8007778 <prvInsertBlockIntoFreeList+0x14>
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	60fb      	str	r3, [r7, #12]
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	429a      	cmp	r2, r3
 8007780:	d8f7      	bhi.n	8007772 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	68ba      	ldr	r2, [r7, #8]
 800778c:	4413      	add	r3, r2
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	429a      	cmp	r2, r3
 8007792:	d108      	bne.n	80077a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	685a      	ldr	r2, [r3, #4]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	441a      	add	r2, r3
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	68ba      	ldr	r2, [r7, #8]
 80077b0:	441a      	add	r2, r3
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d118      	bne.n	80077ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	4b15      	ldr	r3, [pc, #84]	@ (8007814 <prvInsertBlockIntoFreeList+0xb0>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d00d      	beq.n	80077e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	685a      	ldr	r2, [r3, #4]
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	441a      	add	r2, r3
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	601a      	str	r2, [r3, #0]
 80077e0:	e008      	b.n	80077f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80077e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007814 <prvInsertBlockIntoFreeList+0xb0>)
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	601a      	str	r2, [r3, #0]
 80077ea:	e003      	b.n	80077f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681a      	ldr	r2, [r3, #0]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80077f4:	68fa      	ldr	r2, [r7, #12]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	429a      	cmp	r2, r3
 80077fa:	d002      	beq.n	8007802 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007802:	bf00      	nop
 8007804:	3714      	adds	r7, #20
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop
 8007810:	200056e8 	.word	0x200056e8
 8007814:	200056f0 	.word	0x200056f0

08007818 <atoi>:
 8007818:	220a      	movs	r2, #10
 800781a:	2100      	movs	r1, #0
 800781c:	f000 b87a 	b.w	8007914 <strtol>

08007820 <_strtol_l.constprop.0>:
 8007820:	2b24      	cmp	r3, #36	@ 0x24
 8007822:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007826:	4686      	mov	lr, r0
 8007828:	4690      	mov	r8, r2
 800782a:	d801      	bhi.n	8007830 <_strtol_l.constprop.0+0x10>
 800782c:	2b01      	cmp	r3, #1
 800782e:	d106      	bne.n	800783e <_strtol_l.constprop.0+0x1e>
 8007830:	f000 fb06 	bl	8007e40 <__errno>
 8007834:	2316      	movs	r3, #22
 8007836:	6003      	str	r3, [r0, #0]
 8007838:	2000      	movs	r0, #0
 800783a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800783e:	4834      	ldr	r0, [pc, #208]	@ (8007910 <_strtol_l.constprop.0+0xf0>)
 8007840:	460d      	mov	r5, r1
 8007842:	462a      	mov	r2, r5
 8007844:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007848:	5d06      	ldrb	r6, [r0, r4]
 800784a:	f016 0608 	ands.w	r6, r6, #8
 800784e:	d1f8      	bne.n	8007842 <_strtol_l.constprop.0+0x22>
 8007850:	2c2d      	cmp	r4, #45	@ 0x2d
 8007852:	d12d      	bne.n	80078b0 <_strtol_l.constprop.0+0x90>
 8007854:	782c      	ldrb	r4, [r5, #0]
 8007856:	2601      	movs	r6, #1
 8007858:	1c95      	adds	r5, r2, #2
 800785a:	f033 0210 	bics.w	r2, r3, #16
 800785e:	d109      	bne.n	8007874 <_strtol_l.constprop.0+0x54>
 8007860:	2c30      	cmp	r4, #48	@ 0x30
 8007862:	d12a      	bne.n	80078ba <_strtol_l.constprop.0+0x9a>
 8007864:	782a      	ldrb	r2, [r5, #0]
 8007866:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800786a:	2a58      	cmp	r2, #88	@ 0x58
 800786c:	d125      	bne.n	80078ba <_strtol_l.constprop.0+0x9a>
 800786e:	786c      	ldrb	r4, [r5, #1]
 8007870:	2310      	movs	r3, #16
 8007872:	3502      	adds	r5, #2
 8007874:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007878:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800787c:	2200      	movs	r2, #0
 800787e:	fbbc f9f3 	udiv	r9, ip, r3
 8007882:	4610      	mov	r0, r2
 8007884:	fb03 ca19 	mls	sl, r3, r9, ip
 8007888:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800788c:	2f09      	cmp	r7, #9
 800788e:	d81b      	bhi.n	80078c8 <_strtol_l.constprop.0+0xa8>
 8007890:	463c      	mov	r4, r7
 8007892:	42a3      	cmp	r3, r4
 8007894:	dd27      	ble.n	80078e6 <_strtol_l.constprop.0+0xc6>
 8007896:	1c57      	adds	r7, r2, #1
 8007898:	d007      	beq.n	80078aa <_strtol_l.constprop.0+0x8a>
 800789a:	4581      	cmp	r9, r0
 800789c:	d320      	bcc.n	80078e0 <_strtol_l.constprop.0+0xc0>
 800789e:	d101      	bne.n	80078a4 <_strtol_l.constprop.0+0x84>
 80078a0:	45a2      	cmp	sl, r4
 80078a2:	db1d      	blt.n	80078e0 <_strtol_l.constprop.0+0xc0>
 80078a4:	fb00 4003 	mla	r0, r0, r3, r4
 80078a8:	2201      	movs	r2, #1
 80078aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80078ae:	e7eb      	b.n	8007888 <_strtol_l.constprop.0+0x68>
 80078b0:	2c2b      	cmp	r4, #43	@ 0x2b
 80078b2:	bf04      	itt	eq
 80078b4:	782c      	ldrbeq	r4, [r5, #0]
 80078b6:	1c95      	addeq	r5, r2, #2
 80078b8:	e7cf      	b.n	800785a <_strtol_l.constprop.0+0x3a>
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d1da      	bne.n	8007874 <_strtol_l.constprop.0+0x54>
 80078be:	2c30      	cmp	r4, #48	@ 0x30
 80078c0:	bf0c      	ite	eq
 80078c2:	2308      	moveq	r3, #8
 80078c4:	230a      	movne	r3, #10
 80078c6:	e7d5      	b.n	8007874 <_strtol_l.constprop.0+0x54>
 80078c8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80078cc:	2f19      	cmp	r7, #25
 80078ce:	d801      	bhi.n	80078d4 <_strtol_l.constprop.0+0xb4>
 80078d0:	3c37      	subs	r4, #55	@ 0x37
 80078d2:	e7de      	b.n	8007892 <_strtol_l.constprop.0+0x72>
 80078d4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80078d8:	2f19      	cmp	r7, #25
 80078da:	d804      	bhi.n	80078e6 <_strtol_l.constprop.0+0xc6>
 80078dc:	3c57      	subs	r4, #87	@ 0x57
 80078de:	e7d8      	b.n	8007892 <_strtol_l.constprop.0+0x72>
 80078e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80078e4:	e7e1      	b.n	80078aa <_strtol_l.constprop.0+0x8a>
 80078e6:	1c53      	adds	r3, r2, #1
 80078e8:	d108      	bne.n	80078fc <_strtol_l.constprop.0+0xdc>
 80078ea:	2322      	movs	r3, #34	@ 0x22
 80078ec:	f8ce 3000 	str.w	r3, [lr]
 80078f0:	4660      	mov	r0, ip
 80078f2:	f1b8 0f00 	cmp.w	r8, #0
 80078f6:	d0a0      	beq.n	800783a <_strtol_l.constprop.0+0x1a>
 80078f8:	1e69      	subs	r1, r5, #1
 80078fa:	e006      	b.n	800790a <_strtol_l.constprop.0+0xea>
 80078fc:	b106      	cbz	r6, 8007900 <_strtol_l.constprop.0+0xe0>
 80078fe:	4240      	negs	r0, r0
 8007900:	f1b8 0f00 	cmp.w	r8, #0
 8007904:	d099      	beq.n	800783a <_strtol_l.constprop.0+0x1a>
 8007906:	2a00      	cmp	r2, #0
 8007908:	d1f6      	bne.n	80078f8 <_strtol_l.constprop.0+0xd8>
 800790a:	f8c8 1000 	str.w	r1, [r8]
 800790e:	e794      	b.n	800783a <_strtol_l.constprop.0+0x1a>
 8007910:	08008fc5 	.word	0x08008fc5

08007914 <strtol>:
 8007914:	4613      	mov	r3, r2
 8007916:	460a      	mov	r2, r1
 8007918:	4601      	mov	r1, r0
 800791a:	4802      	ldr	r0, [pc, #8]	@ (8007924 <strtol+0x10>)
 800791c:	6800      	ldr	r0, [r0, #0]
 800791e:	f7ff bf7f 	b.w	8007820 <_strtol_l.constprop.0>
 8007922:	bf00      	nop
 8007924:	20000024 	.word	0x20000024

08007928 <std>:
 8007928:	2300      	movs	r3, #0
 800792a:	b510      	push	{r4, lr}
 800792c:	4604      	mov	r4, r0
 800792e:	e9c0 3300 	strd	r3, r3, [r0]
 8007932:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007936:	6083      	str	r3, [r0, #8]
 8007938:	8181      	strh	r1, [r0, #12]
 800793a:	6643      	str	r3, [r0, #100]	@ 0x64
 800793c:	81c2      	strh	r2, [r0, #14]
 800793e:	6183      	str	r3, [r0, #24]
 8007940:	4619      	mov	r1, r3
 8007942:	2208      	movs	r2, #8
 8007944:	305c      	adds	r0, #92	@ 0x5c
 8007946:	f000 fa2d 	bl	8007da4 <memset>
 800794a:	4b0d      	ldr	r3, [pc, #52]	@ (8007980 <std+0x58>)
 800794c:	6263      	str	r3, [r4, #36]	@ 0x24
 800794e:	4b0d      	ldr	r3, [pc, #52]	@ (8007984 <std+0x5c>)
 8007950:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007952:	4b0d      	ldr	r3, [pc, #52]	@ (8007988 <std+0x60>)
 8007954:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007956:	4b0d      	ldr	r3, [pc, #52]	@ (800798c <std+0x64>)
 8007958:	6323      	str	r3, [r4, #48]	@ 0x30
 800795a:	4b0d      	ldr	r3, [pc, #52]	@ (8007990 <std+0x68>)
 800795c:	6224      	str	r4, [r4, #32]
 800795e:	429c      	cmp	r4, r3
 8007960:	d006      	beq.n	8007970 <std+0x48>
 8007962:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007966:	4294      	cmp	r4, r2
 8007968:	d002      	beq.n	8007970 <std+0x48>
 800796a:	33d0      	adds	r3, #208	@ 0xd0
 800796c:	429c      	cmp	r4, r3
 800796e:	d105      	bne.n	800797c <std+0x54>
 8007970:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007974:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007978:	f000 ba8c 	b.w	8007e94 <__retarget_lock_init_recursive>
 800797c:	bd10      	pop	{r4, pc}
 800797e:	bf00      	nop
 8007980:	08007bf5 	.word	0x08007bf5
 8007984:	08007c17 	.word	0x08007c17
 8007988:	08007c4f 	.word	0x08007c4f
 800798c:	08007c73 	.word	0x08007c73
 8007990:	20005708 	.word	0x20005708

08007994 <stdio_exit_handler>:
 8007994:	4a02      	ldr	r2, [pc, #8]	@ (80079a0 <stdio_exit_handler+0xc>)
 8007996:	4903      	ldr	r1, [pc, #12]	@ (80079a4 <stdio_exit_handler+0x10>)
 8007998:	4803      	ldr	r0, [pc, #12]	@ (80079a8 <stdio_exit_handler+0x14>)
 800799a:	f000 b869 	b.w	8007a70 <_fwalk_sglue>
 800799e:	bf00      	nop
 80079a0:	20000018 	.word	0x20000018
 80079a4:	08008a01 	.word	0x08008a01
 80079a8:	20000028 	.word	0x20000028

080079ac <cleanup_stdio>:
 80079ac:	6841      	ldr	r1, [r0, #4]
 80079ae:	4b0c      	ldr	r3, [pc, #48]	@ (80079e0 <cleanup_stdio+0x34>)
 80079b0:	4299      	cmp	r1, r3
 80079b2:	b510      	push	{r4, lr}
 80079b4:	4604      	mov	r4, r0
 80079b6:	d001      	beq.n	80079bc <cleanup_stdio+0x10>
 80079b8:	f001 f822 	bl	8008a00 <_fflush_r>
 80079bc:	68a1      	ldr	r1, [r4, #8]
 80079be:	4b09      	ldr	r3, [pc, #36]	@ (80079e4 <cleanup_stdio+0x38>)
 80079c0:	4299      	cmp	r1, r3
 80079c2:	d002      	beq.n	80079ca <cleanup_stdio+0x1e>
 80079c4:	4620      	mov	r0, r4
 80079c6:	f001 f81b 	bl	8008a00 <_fflush_r>
 80079ca:	68e1      	ldr	r1, [r4, #12]
 80079cc:	4b06      	ldr	r3, [pc, #24]	@ (80079e8 <cleanup_stdio+0x3c>)
 80079ce:	4299      	cmp	r1, r3
 80079d0:	d004      	beq.n	80079dc <cleanup_stdio+0x30>
 80079d2:	4620      	mov	r0, r4
 80079d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079d8:	f001 b812 	b.w	8008a00 <_fflush_r>
 80079dc:	bd10      	pop	{r4, pc}
 80079de:	bf00      	nop
 80079e0:	20005708 	.word	0x20005708
 80079e4:	20005770 	.word	0x20005770
 80079e8:	200057d8 	.word	0x200057d8

080079ec <global_stdio_init.part.0>:
 80079ec:	b510      	push	{r4, lr}
 80079ee:	4b0b      	ldr	r3, [pc, #44]	@ (8007a1c <global_stdio_init.part.0+0x30>)
 80079f0:	4c0b      	ldr	r4, [pc, #44]	@ (8007a20 <global_stdio_init.part.0+0x34>)
 80079f2:	4a0c      	ldr	r2, [pc, #48]	@ (8007a24 <global_stdio_init.part.0+0x38>)
 80079f4:	601a      	str	r2, [r3, #0]
 80079f6:	4620      	mov	r0, r4
 80079f8:	2200      	movs	r2, #0
 80079fa:	2104      	movs	r1, #4
 80079fc:	f7ff ff94 	bl	8007928 <std>
 8007a00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007a04:	2201      	movs	r2, #1
 8007a06:	2109      	movs	r1, #9
 8007a08:	f7ff ff8e 	bl	8007928 <std>
 8007a0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007a10:	2202      	movs	r2, #2
 8007a12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a16:	2112      	movs	r1, #18
 8007a18:	f7ff bf86 	b.w	8007928 <std>
 8007a1c:	20005840 	.word	0x20005840
 8007a20:	20005708 	.word	0x20005708
 8007a24:	08007995 	.word	0x08007995

08007a28 <__sfp_lock_acquire>:
 8007a28:	4801      	ldr	r0, [pc, #4]	@ (8007a30 <__sfp_lock_acquire+0x8>)
 8007a2a:	f000 ba34 	b.w	8007e96 <__retarget_lock_acquire_recursive>
 8007a2e:	bf00      	nop
 8007a30:	20005849 	.word	0x20005849

08007a34 <__sfp_lock_release>:
 8007a34:	4801      	ldr	r0, [pc, #4]	@ (8007a3c <__sfp_lock_release+0x8>)
 8007a36:	f000 ba2f 	b.w	8007e98 <__retarget_lock_release_recursive>
 8007a3a:	bf00      	nop
 8007a3c:	20005849 	.word	0x20005849

08007a40 <__sinit>:
 8007a40:	b510      	push	{r4, lr}
 8007a42:	4604      	mov	r4, r0
 8007a44:	f7ff fff0 	bl	8007a28 <__sfp_lock_acquire>
 8007a48:	6a23      	ldr	r3, [r4, #32]
 8007a4a:	b11b      	cbz	r3, 8007a54 <__sinit+0x14>
 8007a4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a50:	f7ff bff0 	b.w	8007a34 <__sfp_lock_release>
 8007a54:	4b04      	ldr	r3, [pc, #16]	@ (8007a68 <__sinit+0x28>)
 8007a56:	6223      	str	r3, [r4, #32]
 8007a58:	4b04      	ldr	r3, [pc, #16]	@ (8007a6c <__sinit+0x2c>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d1f5      	bne.n	8007a4c <__sinit+0xc>
 8007a60:	f7ff ffc4 	bl	80079ec <global_stdio_init.part.0>
 8007a64:	e7f2      	b.n	8007a4c <__sinit+0xc>
 8007a66:	bf00      	nop
 8007a68:	080079ad 	.word	0x080079ad
 8007a6c:	20005840 	.word	0x20005840

08007a70 <_fwalk_sglue>:
 8007a70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a74:	4607      	mov	r7, r0
 8007a76:	4688      	mov	r8, r1
 8007a78:	4614      	mov	r4, r2
 8007a7a:	2600      	movs	r6, #0
 8007a7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a80:	f1b9 0901 	subs.w	r9, r9, #1
 8007a84:	d505      	bpl.n	8007a92 <_fwalk_sglue+0x22>
 8007a86:	6824      	ldr	r4, [r4, #0]
 8007a88:	2c00      	cmp	r4, #0
 8007a8a:	d1f7      	bne.n	8007a7c <_fwalk_sglue+0xc>
 8007a8c:	4630      	mov	r0, r6
 8007a8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a92:	89ab      	ldrh	r3, [r5, #12]
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d907      	bls.n	8007aa8 <_fwalk_sglue+0x38>
 8007a98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a9c:	3301      	adds	r3, #1
 8007a9e:	d003      	beq.n	8007aa8 <_fwalk_sglue+0x38>
 8007aa0:	4629      	mov	r1, r5
 8007aa2:	4638      	mov	r0, r7
 8007aa4:	47c0      	blx	r8
 8007aa6:	4306      	orrs	r6, r0
 8007aa8:	3568      	adds	r5, #104	@ 0x68
 8007aaa:	e7e9      	b.n	8007a80 <_fwalk_sglue+0x10>

08007aac <iprintf>:
 8007aac:	b40f      	push	{r0, r1, r2, r3}
 8007aae:	b507      	push	{r0, r1, r2, lr}
 8007ab0:	4906      	ldr	r1, [pc, #24]	@ (8007acc <iprintf+0x20>)
 8007ab2:	ab04      	add	r3, sp, #16
 8007ab4:	6808      	ldr	r0, [r1, #0]
 8007ab6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007aba:	6881      	ldr	r1, [r0, #8]
 8007abc:	9301      	str	r3, [sp, #4]
 8007abe:	f000 fc75 	bl	80083ac <_vfiprintf_r>
 8007ac2:	b003      	add	sp, #12
 8007ac4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ac8:	b004      	add	sp, #16
 8007aca:	4770      	bx	lr
 8007acc:	20000024 	.word	0x20000024

08007ad0 <_puts_r>:
 8007ad0:	6a03      	ldr	r3, [r0, #32]
 8007ad2:	b570      	push	{r4, r5, r6, lr}
 8007ad4:	6884      	ldr	r4, [r0, #8]
 8007ad6:	4605      	mov	r5, r0
 8007ad8:	460e      	mov	r6, r1
 8007ada:	b90b      	cbnz	r3, 8007ae0 <_puts_r+0x10>
 8007adc:	f7ff ffb0 	bl	8007a40 <__sinit>
 8007ae0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ae2:	07db      	lsls	r3, r3, #31
 8007ae4:	d405      	bmi.n	8007af2 <_puts_r+0x22>
 8007ae6:	89a3      	ldrh	r3, [r4, #12]
 8007ae8:	0598      	lsls	r0, r3, #22
 8007aea:	d402      	bmi.n	8007af2 <_puts_r+0x22>
 8007aec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007aee:	f000 f9d2 	bl	8007e96 <__retarget_lock_acquire_recursive>
 8007af2:	89a3      	ldrh	r3, [r4, #12]
 8007af4:	0719      	lsls	r1, r3, #28
 8007af6:	d502      	bpl.n	8007afe <_puts_r+0x2e>
 8007af8:	6923      	ldr	r3, [r4, #16]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d135      	bne.n	8007b6a <_puts_r+0x9a>
 8007afe:	4621      	mov	r1, r4
 8007b00:	4628      	mov	r0, r5
 8007b02:	f000 f8f9 	bl	8007cf8 <__swsetup_r>
 8007b06:	b380      	cbz	r0, 8007b6a <_puts_r+0x9a>
 8007b08:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007b0c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b0e:	07da      	lsls	r2, r3, #31
 8007b10:	d405      	bmi.n	8007b1e <_puts_r+0x4e>
 8007b12:	89a3      	ldrh	r3, [r4, #12]
 8007b14:	059b      	lsls	r3, r3, #22
 8007b16:	d402      	bmi.n	8007b1e <_puts_r+0x4e>
 8007b18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b1a:	f000 f9bd 	bl	8007e98 <__retarget_lock_release_recursive>
 8007b1e:	4628      	mov	r0, r5
 8007b20:	bd70      	pop	{r4, r5, r6, pc}
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	da04      	bge.n	8007b30 <_puts_r+0x60>
 8007b26:	69a2      	ldr	r2, [r4, #24]
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	dc17      	bgt.n	8007b5c <_puts_r+0x8c>
 8007b2c:	290a      	cmp	r1, #10
 8007b2e:	d015      	beq.n	8007b5c <_puts_r+0x8c>
 8007b30:	6823      	ldr	r3, [r4, #0]
 8007b32:	1c5a      	adds	r2, r3, #1
 8007b34:	6022      	str	r2, [r4, #0]
 8007b36:	7019      	strb	r1, [r3, #0]
 8007b38:	68a3      	ldr	r3, [r4, #8]
 8007b3a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007b3e:	3b01      	subs	r3, #1
 8007b40:	60a3      	str	r3, [r4, #8]
 8007b42:	2900      	cmp	r1, #0
 8007b44:	d1ed      	bne.n	8007b22 <_puts_r+0x52>
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	da11      	bge.n	8007b6e <_puts_r+0x9e>
 8007b4a:	4622      	mov	r2, r4
 8007b4c:	210a      	movs	r1, #10
 8007b4e:	4628      	mov	r0, r5
 8007b50:	f000 f893 	bl	8007c7a <__swbuf_r>
 8007b54:	3001      	adds	r0, #1
 8007b56:	d0d7      	beq.n	8007b08 <_puts_r+0x38>
 8007b58:	250a      	movs	r5, #10
 8007b5a:	e7d7      	b.n	8007b0c <_puts_r+0x3c>
 8007b5c:	4622      	mov	r2, r4
 8007b5e:	4628      	mov	r0, r5
 8007b60:	f000 f88b 	bl	8007c7a <__swbuf_r>
 8007b64:	3001      	adds	r0, #1
 8007b66:	d1e7      	bne.n	8007b38 <_puts_r+0x68>
 8007b68:	e7ce      	b.n	8007b08 <_puts_r+0x38>
 8007b6a:	3e01      	subs	r6, #1
 8007b6c:	e7e4      	b.n	8007b38 <_puts_r+0x68>
 8007b6e:	6823      	ldr	r3, [r4, #0]
 8007b70:	1c5a      	adds	r2, r3, #1
 8007b72:	6022      	str	r2, [r4, #0]
 8007b74:	220a      	movs	r2, #10
 8007b76:	701a      	strb	r2, [r3, #0]
 8007b78:	e7ee      	b.n	8007b58 <_puts_r+0x88>
	...

08007b7c <puts>:
 8007b7c:	4b02      	ldr	r3, [pc, #8]	@ (8007b88 <puts+0xc>)
 8007b7e:	4601      	mov	r1, r0
 8007b80:	6818      	ldr	r0, [r3, #0]
 8007b82:	f7ff bfa5 	b.w	8007ad0 <_puts_r>
 8007b86:	bf00      	nop
 8007b88:	20000024 	.word	0x20000024

08007b8c <sniprintf>:
 8007b8c:	b40c      	push	{r2, r3}
 8007b8e:	b530      	push	{r4, r5, lr}
 8007b90:	4b17      	ldr	r3, [pc, #92]	@ (8007bf0 <sniprintf+0x64>)
 8007b92:	1e0c      	subs	r4, r1, #0
 8007b94:	681d      	ldr	r5, [r3, #0]
 8007b96:	b09d      	sub	sp, #116	@ 0x74
 8007b98:	da08      	bge.n	8007bac <sniprintf+0x20>
 8007b9a:	238b      	movs	r3, #139	@ 0x8b
 8007b9c:	602b      	str	r3, [r5, #0]
 8007b9e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ba2:	b01d      	add	sp, #116	@ 0x74
 8007ba4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ba8:	b002      	add	sp, #8
 8007baa:	4770      	bx	lr
 8007bac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007bb0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007bb4:	bf14      	ite	ne
 8007bb6:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8007bba:	4623      	moveq	r3, r4
 8007bbc:	9304      	str	r3, [sp, #16]
 8007bbe:	9307      	str	r3, [sp, #28]
 8007bc0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007bc4:	9002      	str	r0, [sp, #8]
 8007bc6:	9006      	str	r0, [sp, #24]
 8007bc8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007bcc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007bce:	ab21      	add	r3, sp, #132	@ 0x84
 8007bd0:	a902      	add	r1, sp, #8
 8007bd2:	4628      	mov	r0, r5
 8007bd4:	9301      	str	r3, [sp, #4]
 8007bd6:	f000 fac3 	bl	8008160 <_svfiprintf_r>
 8007bda:	1c43      	adds	r3, r0, #1
 8007bdc:	bfbc      	itt	lt
 8007bde:	238b      	movlt	r3, #139	@ 0x8b
 8007be0:	602b      	strlt	r3, [r5, #0]
 8007be2:	2c00      	cmp	r4, #0
 8007be4:	d0dd      	beq.n	8007ba2 <sniprintf+0x16>
 8007be6:	9b02      	ldr	r3, [sp, #8]
 8007be8:	2200      	movs	r2, #0
 8007bea:	701a      	strb	r2, [r3, #0]
 8007bec:	e7d9      	b.n	8007ba2 <sniprintf+0x16>
 8007bee:	bf00      	nop
 8007bf0:	20000024 	.word	0x20000024

08007bf4 <__sread>:
 8007bf4:	b510      	push	{r4, lr}
 8007bf6:	460c      	mov	r4, r1
 8007bf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bfc:	f000 f8fc 	bl	8007df8 <_read_r>
 8007c00:	2800      	cmp	r0, #0
 8007c02:	bfab      	itete	ge
 8007c04:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007c06:	89a3      	ldrhlt	r3, [r4, #12]
 8007c08:	181b      	addge	r3, r3, r0
 8007c0a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007c0e:	bfac      	ite	ge
 8007c10:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007c12:	81a3      	strhlt	r3, [r4, #12]
 8007c14:	bd10      	pop	{r4, pc}

08007c16 <__swrite>:
 8007c16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c1a:	461f      	mov	r7, r3
 8007c1c:	898b      	ldrh	r3, [r1, #12]
 8007c1e:	05db      	lsls	r3, r3, #23
 8007c20:	4605      	mov	r5, r0
 8007c22:	460c      	mov	r4, r1
 8007c24:	4616      	mov	r6, r2
 8007c26:	d505      	bpl.n	8007c34 <__swrite+0x1e>
 8007c28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c2c:	2302      	movs	r3, #2
 8007c2e:	2200      	movs	r2, #0
 8007c30:	f000 f8d0 	bl	8007dd4 <_lseek_r>
 8007c34:	89a3      	ldrh	r3, [r4, #12]
 8007c36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007c3e:	81a3      	strh	r3, [r4, #12]
 8007c40:	4632      	mov	r2, r6
 8007c42:	463b      	mov	r3, r7
 8007c44:	4628      	mov	r0, r5
 8007c46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c4a:	f000 b8e7 	b.w	8007e1c <_write_r>

08007c4e <__sseek>:
 8007c4e:	b510      	push	{r4, lr}
 8007c50:	460c      	mov	r4, r1
 8007c52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c56:	f000 f8bd 	bl	8007dd4 <_lseek_r>
 8007c5a:	1c43      	adds	r3, r0, #1
 8007c5c:	89a3      	ldrh	r3, [r4, #12]
 8007c5e:	bf15      	itete	ne
 8007c60:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007c62:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007c66:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007c6a:	81a3      	strheq	r3, [r4, #12]
 8007c6c:	bf18      	it	ne
 8007c6e:	81a3      	strhne	r3, [r4, #12]
 8007c70:	bd10      	pop	{r4, pc}

08007c72 <__sclose>:
 8007c72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c76:	f000 b89d 	b.w	8007db4 <_close_r>

08007c7a <__swbuf_r>:
 8007c7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c7c:	460e      	mov	r6, r1
 8007c7e:	4614      	mov	r4, r2
 8007c80:	4605      	mov	r5, r0
 8007c82:	b118      	cbz	r0, 8007c8c <__swbuf_r+0x12>
 8007c84:	6a03      	ldr	r3, [r0, #32]
 8007c86:	b90b      	cbnz	r3, 8007c8c <__swbuf_r+0x12>
 8007c88:	f7ff feda 	bl	8007a40 <__sinit>
 8007c8c:	69a3      	ldr	r3, [r4, #24]
 8007c8e:	60a3      	str	r3, [r4, #8]
 8007c90:	89a3      	ldrh	r3, [r4, #12]
 8007c92:	071a      	lsls	r2, r3, #28
 8007c94:	d501      	bpl.n	8007c9a <__swbuf_r+0x20>
 8007c96:	6923      	ldr	r3, [r4, #16]
 8007c98:	b943      	cbnz	r3, 8007cac <__swbuf_r+0x32>
 8007c9a:	4621      	mov	r1, r4
 8007c9c:	4628      	mov	r0, r5
 8007c9e:	f000 f82b 	bl	8007cf8 <__swsetup_r>
 8007ca2:	b118      	cbz	r0, 8007cac <__swbuf_r+0x32>
 8007ca4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007ca8:	4638      	mov	r0, r7
 8007caa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cac:	6823      	ldr	r3, [r4, #0]
 8007cae:	6922      	ldr	r2, [r4, #16]
 8007cb0:	1a98      	subs	r0, r3, r2
 8007cb2:	6963      	ldr	r3, [r4, #20]
 8007cb4:	b2f6      	uxtb	r6, r6
 8007cb6:	4283      	cmp	r3, r0
 8007cb8:	4637      	mov	r7, r6
 8007cba:	dc05      	bgt.n	8007cc8 <__swbuf_r+0x4e>
 8007cbc:	4621      	mov	r1, r4
 8007cbe:	4628      	mov	r0, r5
 8007cc0:	f000 fe9e 	bl	8008a00 <_fflush_r>
 8007cc4:	2800      	cmp	r0, #0
 8007cc6:	d1ed      	bne.n	8007ca4 <__swbuf_r+0x2a>
 8007cc8:	68a3      	ldr	r3, [r4, #8]
 8007cca:	3b01      	subs	r3, #1
 8007ccc:	60a3      	str	r3, [r4, #8]
 8007cce:	6823      	ldr	r3, [r4, #0]
 8007cd0:	1c5a      	adds	r2, r3, #1
 8007cd2:	6022      	str	r2, [r4, #0]
 8007cd4:	701e      	strb	r6, [r3, #0]
 8007cd6:	6962      	ldr	r2, [r4, #20]
 8007cd8:	1c43      	adds	r3, r0, #1
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d004      	beq.n	8007ce8 <__swbuf_r+0x6e>
 8007cde:	89a3      	ldrh	r3, [r4, #12]
 8007ce0:	07db      	lsls	r3, r3, #31
 8007ce2:	d5e1      	bpl.n	8007ca8 <__swbuf_r+0x2e>
 8007ce4:	2e0a      	cmp	r6, #10
 8007ce6:	d1df      	bne.n	8007ca8 <__swbuf_r+0x2e>
 8007ce8:	4621      	mov	r1, r4
 8007cea:	4628      	mov	r0, r5
 8007cec:	f000 fe88 	bl	8008a00 <_fflush_r>
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	d0d9      	beq.n	8007ca8 <__swbuf_r+0x2e>
 8007cf4:	e7d6      	b.n	8007ca4 <__swbuf_r+0x2a>
	...

08007cf8 <__swsetup_r>:
 8007cf8:	b538      	push	{r3, r4, r5, lr}
 8007cfa:	4b29      	ldr	r3, [pc, #164]	@ (8007da0 <__swsetup_r+0xa8>)
 8007cfc:	4605      	mov	r5, r0
 8007cfe:	6818      	ldr	r0, [r3, #0]
 8007d00:	460c      	mov	r4, r1
 8007d02:	b118      	cbz	r0, 8007d0c <__swsetup_r+0x14>
 8007d04:	6a03      	ldr	r3, [r0, #32]
 8007d06:	b90b      	cbnz	r3, 8007d0c <__swsetup_r+0x14>
 8007d08:	f7ff fe9a 	bl	8007a40 <__sinit>
 8007d0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d10:	0719      	lsls	r1, r3, #28
 8007d12:	d422      	bmi.n	8007d5a <__swsetup_r+0x62>
 8007d14:	06da      	lsls	r2, r3, #27
 8007d16:	d407      	bmi.n	8007d28 <__swsetup_r+0x30>
 8007d18:	2209      	movs	r2, #9
 8007d1a:	602a      	str	r2, [r5, #0]
 8007d1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d20:	81a3      	strh	r3, [r4, #12]
 8007d22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d26:	e033      	b.n	8007d90 <__swsetup_r+0x98>
 8007d28:	0758      	lsls	r0, r3, #29
 8007d2a:	d512      	bpl.n	8007d52 <__swsetup_r+0x5a>
 8007d2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d2e:	b141      	cbz	r1, 8007d42 <__swsetup_r+0x4a>
 8007d30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d34:	4299      	cmp	r1, r3
 8007d36:	d002      	beq.n	8007d3e <__swsetup_r+0x46>
 8007d38:	4628      	mov	r0, r5
 8007d3a:	f000 f8bd 	bl	8007eb8 <_free_r>
 8007d3e:	2300      	movs	r3, #0
 8007d40:	6363      	str	r3, [r4, #52]	@ 0x34
 8007d42:	89a3      	ldrh	r3, [r4, #12]
 8007d44:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007d48:	81a3      	strh	r3, [r4, #12]
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	6063      	str	r3, [r4, #4]
 8007d4e:	6923      	ldr	r3, [r4, #16]
 8007d50:	6023      	str	r3, [r4, #0]
 8007d52:	89a3      	ldrh	r3, [r4, #12]
 8007d54:	f043 0308 	orr.w	r3, r3, #8
 8007d58:	81a3      	strh	r3, [r4, #12]
 8007d5a:	6923      	ldr	r3, [r4, #16]
 8007d5c:	b94b      	cbnz	r3, 8007d72 <__swsetup_r+0x7a>
 8007d5e:	89a3      	ldrh	r3, [r4, #12]
 8007d60:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007d64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d68:	d003      	beq.n	8007d72 <__swsetup_r+0x7a>
 8007d6a:	4621      	mov	r1, r4
 8007d6c:	4628      	mov	r0, r5
 8007d6e:	f000 fe95 	bl	8008a9c <__smakebuf_r>
 8007d72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d76:	f013 0201 	ands.w	r2, r3, #1
 8007d7a:	d00a      	beq.n	8007d92 <__swsetup_r+0x9a>
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	60a2      	str	r2, [r4, #8]
 8007d80:	6962      	ldr	r2, [r4, #20]
 8007d82:	4252      	negs	r2, r2
 8007d84:	61a2      	str	r2, [r4, #24]
 8007d86:	6922      	ldr	r2, [r4, #16]
 8007d88:	b942      	cbnz	r2, 8007d9c <__swsetup_r+0xa4>
 8007d8a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007d8e:	d1c5      	bne.n	8007d1c <__swsetup_r+0x24>
 8007d90:	bd38      	pop	{r3, r4, r5, pc}
 8007d92:	0799      	lsls	r1, r3, #30
 8007d94:	bf58      	it	pl
 8007d96:	6962      	ldrpl	r2, [r4, #20]
 8007d98:	60a2      	str	r2, [r4, #8]
 8007d9a:	e7f4      	b.n	8007d86 <__swsetup_r+0x8e>
 8007d9c:	2000      	movs	r0, #0
 8007d9e:	e7f7      	b.n	8007d90 <__swsetup_r+0x98>
 8007da0:	20000024 	.word	0x20000024

08007da4 <memset>:
 8007da4:	4402      	add	r2, r0
 8007da6:	4603      	mov	r3, r0
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d100      	bne.n	8007dae <memset+0xa>
 8007dac:	4770      	bx	lr
 8007dae:	f803 1b01 	strb.w	r1, [r3], #1
 8007db2:	e7f9      	b.n	8007da8 <memset+0x4>

08007db4 <_close_r>:
 8007db4:	b538      	push	{r3, r4, r5, lr}
 8007db6:	4d06      	ldr	r5, [pc, #24]	@ (8007dd0 <_close_r+0x1c>)
 8007db8:	2300      	movs	r3, #0
 8007dba:	4604      	mov	r4, r0
 8007dbc:	4608      	mov	r0, r1
 8007dbe:	602b      	str	r3, [r5, #0]
 8007dc0:	f7f9 f881 	bl	8000ec6 <_close>
 8007dc4:	1c43      	adds	r3, r0, #1
 8007dc6:	d102      	bne.n	8007dce <_close_r+0x1a>
 8007dc8:	682b      	ldr	r3, [r5, #0]
 8007dca:	b103      	cbz	r3, 8007dce <_close_r+0x1a>
 8007dcc:	6023      	str	r3, [r4, #0]
 8007dce:	bd38      	pop	{r3, r4, r5, pc}
 8007dd0:	20005844 	.word	0x20005844

08007dd4 <_lseek_r>:
 8007dd4:	b538      	push	{r3, r4, r5, lr}
 8007dd6:	4d07      	ldr	r5, [pc, #28]	@ (8007df4 <_lseek_r+0x20>)
 8007dd8:	4604      	mov	r4, r0
 8007dda:	4608      	mov	r0, r1
 8007ddc:	4611      	mov	r1, r2
 8007dde:	2200      	movs	r2, #0
 8007de0:	602a      	str	r2, [r5, #0]
 8007de2:	461a      	mov	r2, r3
 8007de4:	f7f9 f896 	bl	8000f14 <_lseek>
 8007de8:	1c43      	adds	r3, r0, #1
 8007dea:	d102      	bne.n	8007df2 <_lseek_r+0x1e>
 8007dec:	682b      	ldr	r3, [r5, #0]
 8007dee:	b103      	cbz	r3, 8007df2 <_lseek_r+0x1e>
 8007df0:	6023      	str	r3, [r4, #0]
 8007df2:	bd38      	pop	{r3, r4, r5, pc}
 8007df4:	20005844 	.word	0x20005844

08007df8 <_read_r>:
 8007df8:	b538      	push	{r3, r4, r5, lr}
 8007dfa:	4d07      	ldr	r5, [pc, #28]	@ (8007e18 <_read_r+0x20>)
 8007dfc:	4604      	mov	r4, r0
 8007dfe:	4608      	mov	r0, r1
 8007e00:	4611      	mov	r1, r2
 8007e02:	2200      	movs	r2, #0
 8007e04:	602a      	str	r2, [r5, #0]
 8007e06:	461a      	mov	r2, r3
 8007e08:	f7f9 f824 	bl	8000e54 <_read>
 8007e0c:	1c43      	adds	r3, r0, #1
 8007e0e:	d102      	bne.n	8007e16 <_read_r+0x1e>
 8007e10:	682b      	ldr	r3, [r5, #0]
 8007e12:	b103      	cbz	r3, 8007e16 <_read_r+0x1e>
 8007e14:	6023      	str	r3, [r4, #0]
 8007e16:	bd38      	pop	{r3, r4, r5, pc}
 8007e18:	20005844 	.word	0x20005844

08007e1c <_write_r>:
 8007e1c:	b538      	push	{r3, r4, r5, lr}
 8007e1e:	4d07      	ldr	r5, [pc, #28]	@ (8007e3c <_write_r+0x20>)
 8007e20:	4604      	mov	r4, r0
 8007e22:	4608      	mov	r0, r1
 8007e24:	4611      	mov	r1, r2
 8007e26:	2200      	movs	r2, #0
 8007e28:	602a      	str	r2, [r5, #0]
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	f7f9 f82f 	bl	8000e8e <_write>
 8007e30:	1c43      	adds	r3, r0, #1
 8007e32:	d102      	bne.n	8007e3a <_write_r+0x1e>
 8007e34:	682b      	ldr	r3, [r5, #0]
 8007e36:	b103      	cbz	r3, 8007e3a <_write_r+0x1e>
 8007e38:	6023      	str	r3, [r4, #0]
 8007e3a:	bd38      	pop	{r3, r4, r5, pc}
 8007e3c:	20005844 	.word	0x20005844

08007e40 <__errno>:
 8007e40:	4b01      	ldr	r3, [pc, #4]	@ (8007e48 <__errno+0x8>)
 8007e42:	6818      	ldr	r0, [r3, #0]
 8007e44:	4770      	bx	lr
 8007e46:	bf00      	nop
 8007e48:	20000024 	.word	0x20000024

08007e4c <__libc_init_array>:
 8007e4c:	b570      	push	{r4, r5, r6, lr}
 8007e4e:	4d0d      	ldr	r5, [pc, #52]	@ (8007e84 <__libc_init_array+0x38>)
 8007e50:	4c0d      	ldr	r4, [pc, #52]	@ (8007e88 <__libc_init_array+0x3c>)
 8007e52:	1b64      	subs	r4, r4, r5
 8007e54:	10a4      	asrs	r4, r4, #2
 8007e56:	2600      	movs	r6, #0
 8007e58:	42a6      	cmp	r6, r4
 8007e5a:	d109      	bne.n	8007e70 <__libc_init_array+0x24>
 8007e5c:	4d0b      	ldr	r5, [pc, #44]	@ (8007e8c <__libc_init_array+0x40>)
 8007e5e:	4c0c      	ldr	r4, [pc, #48]	@ (8007e90 <__libc_init_array+0x44>)
 8007e60:	f000 feda 	bl	8008c18 <_init>
 8007e64:	1b64      	subs	r4, r4, r5
 8007e66:	10a4      	asrs	r4, r4, #2
 8007e68:	2600      	movs	r6, #0
 8007e6a:	42a6      	cmp	r6, r4
 8007e6c:	d105      	bne.n	8007e7a <__libc_init_array+0x2e>
 8007e6e:	bd70      	pop	{r4, r5, r6, pc}
 8007e70:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e74:	4798      	blx	r3
 8007e76:	3601      	adds	r6, #1
 8007e78:	e7ee      	b.n	8007e58 <__libc_init_array+0xc>
 8007e7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e7e:	4798      	blx	r3
 8007e80:	3601      	adds	r6, #1
 8007e82:	e7f2      	b.n	8007e6a <__libc_init_array+0x1e>
 8007e84:	08009100 	.word	0x08009100
 8007e88:	08009100 	.word	0x08009100
 8007e8c:	08009100 	.word	0x08009100
 8007e90:	08009104 	.word	0x08009104

08007e94 <__retarget_lock_init_recursive>:
 8007e94:	4770      	bx	lr

08007e96 <__retarget_lock_acquire_recursive>:
 8007e96:	4770      	bx	lr

08007e98 <__retarget_lock_release_recursive>:
 8007e98:	4770      	bx	lr

08007e9a <memcpy>:
 8007e9a:	440a      	add	r2, r1
 8007e9c:	4291      	cmp	r1, r2
 8007e9e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007ea2:	d100      	bne.n	8007ea6 <memcpy+0xc>
 8007ea4:	4770      	bx	lr
 8007ea6:	b510      	push	{r4, lr}
 8007ea8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007eac:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007eb0:	4291      	cmp	r1, r2
 8007eb2:	d1f9      	bne.n	8007ea8 <memcpy+0xe>
 8007eb4:	bd10      	pop	{r4, pc}
	...

08007eb8 <_free_r>:
 8007eb8:	b538      	push	{r3, r4, r5, lr}
 8007eba:	4605      	mov	r5, r0
 8007ebc:	2900      	cmp	r1, #0
 8007ebe:	d041      	beq.n	8007f44 <_free_r+0x8c>
 8007ec0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ec4:	1f0c      	subs	r4, r1, #4
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	bfb8      	it	lt
 8007eca:	18e4      	addlt	r4, r4, r3
 8007ecc:	f000 f8e0 	bl	8008090 <__malloc_lock>
 8007ed0:	4a1d      	ldr	r2, [pc, #116]	@ (8007f48 <_free_r+0x90>)
 8007ed2:	6813      	ldr	r3, [r2, #0]
 8007ed4:	b933      	cbnz	r3, 8007ee4 <_free_r+0x2c>
 8007ed6:	6063      	str	r3, [r4, #4]
 8007ed8:	6014      	str	r4, [r2, #0]
 8007eda:	4628      	mov	r0, r5
 8007edc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ee0:	f000 b8dc 	b.w	800809c <__malloc_unlock>
 8007ee4:	42a3      	cmp	r3, r4
 8007ee6:	d908      	bls.n	8007efa <_free_r+0x42>
 8007ee8:	6820      	ldr	r0, [r4, #0]
 8007eea:	1821      	adds	r1, r4, r0
 8007eec:	428b      	cmp	r3, r1
 8007eee:	bf01      	itttt	eq
 8007ef0:	6819      	ldreq	r1, [r3, #0]
 8007ef2:	685b      	ldreq	r3, [r3, #4]
 8007ef4:	1809      	addeq	r1, r1, r0
 8007ef6:	6021      	streq	r1, [r4, #0]
 8007ef8:	e7ed      	b.n	8007ed6 <_free_r+0x1e>
 8007efa:	461a      	mov	r2, r3
 8007efc:	685b      	ldr	r3, [r3, #4]
 8007efe:	b10b      	cbz	r3, 8007f04 <_free_r+0x4c>
 8007f00:	42a3      	cmp	r3, r4
 8007f02:	d9fa      	bls.n	8007efa <_free_r+0x42>
 8007f04:	6811      	ldr	r1, [r2, #0]
 8007f06:	1850      	adds	r0, r2, r1
 8007f08:	42a0      	cmp	r0, r4
 8007f0a:	d10b      	bne.n	8007f24 <_free_r+0x6c>
 8007f0c:	6820      	ldr	r0, [r4, #0]
 8007f0e:	4401      	add	r1, r0
 8007f10:	1850      	adds	r0, r2, r1
 8007f12:	4283      	cmp	r3, r0
 8007f14:	6011      	str	r1, [r2, #0]
 8007f16:	d1e0      	bne.n	8007eda <_free_r+0x22>
 8007f18:	6818      	ldr	r0, [r3, #0]
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	6053      	str	r3, [r2, #4]
 8007f1e:	4408      	add	r0, r1
 8007f20:	6010      	str	r0, [r2, #0]
 8007f22:	e7da      	b.n	8007eda <_free_r+0x22>
 8007f24:	d902      	bls.n	8007f2c <_free_r+0x74>
 8007f26:	230c      	movs	r3, #12
 8007f28:	602b      	str	r3, [r5, #0]
 8007f2a:	e7d6      	b.n	8007eda <_free_r+0x22>
 8007f2c:	6820      	ldr	r0, [r4, #0]
 8007f2e:	1821      	adds	r1, r4, r0
 8007f30:	428b      	cmp	r3, r1
 8007f32:	bf04      	itt	eq
 8007f34:	6819      	ldreq	r1, [r3, #0]
 8007f36:	685b      	ldreq	r3, [r3, #4]
 8007f38:	6063      	str	r3, [r4, #4]
 8007f3a:	bf04      	itt	eq
 8007f3c:	1809      	addeq	r1, r1, r0
 8007f3e:	6021      	streq	r1, [r4, #0]
 8007f40:	6054      	str	r4, [r2, #4]
 8007f42:	e7ca      	b.n	8007eda <_free_r+0x22>
 8007f44:	bd38      	pop	{r3, r4, r5, pc}
 8007f46:	bf00      	nop
 8007f48:	20005850 	.word	0x20005850

08007f4c <sbrk_aligned>:
 8007f4c:	b570      	push	{r4, r5, r6, lr}
 8007f4e:	4e0f      	ldr	r6, [pc, #60]	@ (8007f8c <sbrk_aligned+0x40>)
 8007f50:	460c      	mov	r4, r1
 8007f52:	6831      	ldr	r1, [r6, #0]
 8007f54:	4605      	mov	r5, r0
 8007f56:	b911      	cbnz	r1, 8007f5e <sbrk_aligned+0x12>
 8007f58:	f000 fe18 	bl	8008b8c <_sbrk_r>
 8007f5c:	6030      	str	r0, [r6, #0]
 8007f5e:	4621      	mov	r1, r4
 8007f60:	4628      	mov	r0, r5
 8007f62:	f000 fe13 	bl	8008b8c <_sbrk_r>
 8007f66:	1c43      	adds	r3, r0, #1
 8007f68:	d103      	bne.n	8007f72 <sbrk_aligned+0x26>
 8007f6a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007f6e:	4620      	mov	r0, r4
 8007f70:	bd70      	pop	{r4, r5, r6, pc}
 8007f72:	1cc4      	adds	r4, r0, #3
 8007f74:	f024 0403 	bic.w	r4, r4, #3
 8007f78:	42a0      	cmp	r0, r4
 8007f7a:	d0f8      	beq.n	8007f6e <sbrk_aligned+0x22>
 8007f7c:	1a21      	subs	r1, r4, r0
 8007f7e:	4628      	mov	r0, r5
 8007f80:	f000 fe04 	bl	8008b8c <_sbrk_r>
 8007f84:	3001      	adds	r0, #1
 8007f86:	d1f2      	bne.n	8007f6e <sbrk_aligned+0x22>
 8007f88:	e7ef      	b.n	8007f6a <sbrk_aligned+0x1e>
 8007f8a:	bf00      	nop
 8007f8c:	2000584c 	.word	0x2000584c

08007f90 <_malloc_r>:
 8007f90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f94:	1ccd      	adds	r5, r1, #3
 8007f96:	f025 0503 	bic.w	r5, r5, #3
 8007f9a:	3508      	adds	r5, #8
 8007f9c:	2d0c      	cmp	r5, #12
 8007f9e:	bf38      	it	cc
 8007fa0:	250c      	movcc	r5, #12
 8007fa2:	2d00      	cmp	r5, #0
 8007fa4:	4606      	mov	r6, r0
 8007fa6:	db01      	blt.n	8007fac <_malloc_r+0x1c>
 8007fa8:	42a9      	cmp	r1, r5
 8007faa:	d904      	bls.n	8007fb6 <_malloc_r+0x26>
 8007fac:	230c      	movs	r3, #12
 8007fae:	6033      	str	r3, [r6, #0]
 8007fb0:	2000      	movs	r0, #0
 8007fb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800808c <_malloc_r+0xfc>
 8007fba:	f000 f869 	bl	8008090 <__malloc_lock>
 8007fbe:	f8d8 3000 	ldr.w	r3, [r8]
 8007fc2:	461c      	mov	r4, r3
 8007fc4:	bb44      	cbnz	r4, 8008018 <_malloc_r+0x88>
 8007fc6:	4629      	mov	r1, r5
 8007fc8:	4630      	mov	r0, r6
 8007fca:	f7ff ffbf 	bl	8007f4c <sbrk_aligned>
 8007fce:	1c43      	adds	r3, r0, #1
 8007fd0:	4604      	mov	r4, r0
 8007fd2:	d158      	bne.n	8008086 <_malloc_r+0xf6>
 8007fd4:	f8d8 4000 	ldr.w	r4, [r8]
 8007fd8:	4627      	mov	r7, r4
 8007fda:	2f00      	cmp	r7, #0
 8007fdc:	d143      	bne.n	8008066 <_malloc_r+0xd6>
 8007fde:	2c00      	cmp	r4, #0
 8007fe0:	d04b      	beq.n	800807a <_malloc_r+0xea>
 8007fe2:	6823      	ldr	r3, [r4, #0]
 8007fe4:	4639      	mov	r1, r7
 8007fe6:	4630      	mov	r0, r6
 8007fe8:	eb04 0903 	add.w	r9, r4, r3
 8007fec:	f000 fdce 	bl	8008b8c <_sbrk_r>
 8007ff0:	4581      	cmp	r9, r0
 8007ff2:	d142      	bne.n	800807a <_malloc_r+0xea>
 8007ff4:	6821      	ldr	r1, [r4, #0]
 8007ff6:	1a6d      	subs	r5, r5, r1
 8007ff8:	4629      	mov	r1, r5
 8007ffa:	4630      	mov	r0, r6
 8007ffc:	f7ff ffa6 	bl	8007f4c <sbrk_aligned>
 8008000:	3001      	adds	r0, #1
 8008002:	d03a      	beq.n	800807a <_malloc_r+0xea>
 8008004:	6823      	ldr	r3, [r4, #0]
 8008006:	442b      	add	r3, r5
 8008008:	6023      	str	r3, [r4, #0]
 800800a:	f8d8 3000 	ldr.w	r3, [r8]
 800800e:	685a      	ldr	r2, [r3, #4]
 8008010:	bb62      	cbnz	r2, 800806c <_malloc_r+0xdc>
 8008012:	f8c8 7000 	str.w	r7, [r8]
 8008016:	e00f      	b.n	8008038 <_malloc_r+0xa8>
 8008018:	6822      	ldr	r2, [r4, #0]
 800801a:	1b52      	subs	r2, r2, r5
 800801c:	d420      	bmi.n	8008060 <_malloc_r+0xd0>
 800801e:	2a0b      	cmp	r2, #11
 8008020:	d917      	bls.n	8008052 <_malloc_r+0xc2>
 8008022:	1961      	adds	r1, r4, r5
 8008024:	42a3      	cmp	r3, r4
 8008026:	6025      	str	r5, [r4, #0]
 8008028:	bf18      	it	ne
 800802a:	6059      	strne	r1, [r3, #4]
 800802c:	6863      	ldr	r3, [r4, #4]
 800802e:	bf08      	it	eq
 8008030:	f8c8 1000 	streq.w	r1, [r8]
 8008034:	5162      	str	r2, [r4, r5]
 8008036:	604b      	str	r3, [r1, #4]
 8008038:	4630      	mov	r0, r6
 800803a:	f000 f82f 	bl	800809c <__malloc_unlock>
 800803e:	f104 000b 	add.w	r0, r4, #11
 8008042:	1d23      	adds	r3, r4, #4
 8008044:	f020 0007 	bic.w	r0, r0, #7
 8008048:	1ac2      	subs	r2, r0, r3
 800804a:	bf1c      	itt	ne
 800804c:	1a1b      	subne	r3, r3, r0
 800804e:	50a3      	strne	r3, [r4, r2]
 8008050:	e7af      	b.n	8007fb2 <_malloc_r+0x22>
 8008052:	6862      	ldr	r2, [r4, #4]
 8008054:	42a3      	cmp	r3, r4
 8008056:	bf0c      	ite	eq
 8008058:	f8c8 2000 	streq.w	r2, [r8]
 800805c:	605a      	strne	r2, [r3, #4]
 800805e:	e7eb      	b.n	8008038 <_malloc_r+0xa8>
 8008060:	4623      	mov	r3, r4
 8008062:	6864      	ldr	r4, [r4, #4]
 8008064:	e7ae      	b.n	8007fc4 <_malloc_r+0x34>
 8008066:	463c      	mov	r4, r7
 8008068:	687f      	ldr	r7, [r7, #4]
 800806a:	e7b6      	b.n	8007fda <_malloc_r+0x4a>
 800806c:	461a      	mov	r2, r3
 800806e:	685b      	ldr	r3, [r3, #4]
 8008070:	42a3      	cmp	r3, r4
 8008072:	d1fb      	bne.n	800806c <_malloc_r+0xdc>
 8008074:	2300      	movs	r3, #0
 8008076:	6053      	str	r3, [r2, #4]
 8008078:	e7de      	b.n	8008038 <_malloc_r+0xa8>
 800807a:	230c      	movs	r3, #12
 800807c:	6033      	str	r3, [r6, #0]
 800807e:	4630      	mov	r0, r6
 8008080:	f000 f80c 	bl	800809c <__malloc_unlock>
 8008084:	e794      	b.n	8007fb0 <_malloc_r+0x20>
 8008086:	6005      	str	r5, [r0, #0]
 8008088:	e7d6      	b.n	8008038 <_malloc_r+0xa8>
 800808a:	bf00      	nop
 800808c:	20005850 	.word	0x20005850

08008090 <__malloc_lock>:
 8008090:	4801      	ldr	r0, [pc, #4]	@ (8008098 <__malloc_lock+0x8>)
 8008092:	f7ff bf00 	b.w	8007e96 <__retarget_lock_acquire_recursive>
 8008096:	bf00      	nop
 8008098:	20005848 	.word	0x20005848

0800809c <__malloc_unlock>:
 800809c:	4801      	ldr	r0, [pc, #4]	@ (80080a4 <__malloc_unlock+0x8>)
 800809e:	f7ff befb 	b.w	8007e98 <__retarget_lock_release_recursive>
 80080a2:	bf00      	nop
 80080a4:	20005848 	.word	0x20005848

080080a8 <__ssputs_r>:
 80080a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080ac:	688e      	ldr	r6, [r1, #8]
 80080ae:	461f      	mov	r7, r3
 80080b0:	42be      	cmp	r6, r7
 80080b2:	680b      	ldr	r3, [r1, #0]
 80080b4:	4682      	mov	sl, r0
 80080b6:	460c      	mov	r4, r1
 80080b8:	4690      	mov	r8, r2
 80080ba:	d82d      	bhi.n	8008118 <__ssputs_r+0x70>
 80080bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80080c4:	d026      	beq.n	8008114 <__ssputs_r+0x6c>
 80080c6:	6965      	ldr	r5, [r4, #20]
 80080c8:	6909      	ldr	r1, [r1, #16]
 80080ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80080ce:	eba3 0901 	sub.w	r9, r3, r1
 80080d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80080d6:	1c7b      	adds	r3, r7, #1
 80080d8:	444b      	add	r3, r9
 80080da:	106d      	asrs	r5, r5, #1
 80080dc:	429d      	cmp	r5, r3
 80080de:	bf38      	it	cc
 80080e0:	461d      	movcc	r5, r3
 80080e2:	0553      	lsls	r3, r2, #21
 80080e4:	d527      	bpl.n	8008136 <__ssputs_r+0x8e>
 80080e6:	4629      	mov	r1, r5
 80080e8:	f7ff ff52 	bl	8007f90 <_malloc_r>
 80080ec:	4606      	mov	r6, r0
 80080ee:	b360      	cbz	r0, 800814a <__ssputs_r+0xa2>
 80080f0:	6921      	ldr	r1, [r4, #16]
 80080f2:	464a      	mov	r2, r9
 80080f4:	f7ff fed1 	bl	8007e9a <memcpy>
 80080f8:	89a3      	ldrh	r3, [r4, #12]
 80080fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80080fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008102:	81a3      	strh	r3, [r4, #12]
 8008104:	6126      	str	r6, [r4, #16]
 8008106:	6165      	str	r5, [r4, #20]
 8008108:	444e      	add	r6, r9
 800810a:	eba5 0509 	sub.w	r5, r5, r9
 800810e:	6026      	str	r6, [r4, #0]
 8008110:	60a5      	str	r5, [r4, #8]
 8008112:	463e      	mov	r6, r7
 8008114:	42be      	cmp	r6, r7
 8008116:	d900      	bls.n	800811a <__ssputs_r+0x72>
 8008118:	463e      	mov	r6, r7
 800811a:	6820      	ldr	r0, [r4, #0]
 800811c:	4632      	mov	r2, r6
 800811e:	4641      	mov	r1, r8
 8008120:	f000 fcf8 	bl	8008b14 <memmove>
 8008124:	68a3      	ldr	r3, [r4, #8]
 8008126:	1b9b      	subs	r3, r3, r6
 8008128:	60a3      	str	r3, [r4, #8]
 800812a:	6823      	ldr	r3, [r4, #0]
 800812c:	4433      	add	r3, r6
 800812e:	6023      	str	r3, [r4, #0]
 8008130:	2000      	movs	r0, #0
 8008132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008136:	462a      	mov	r2, r5
 8008138:	f000 fd38 	bl	8008bac <_realloc_r>
 800813c:	4606      	mov	r6, r0
 800813e:	2800      	cmp	r0, #0
 8008140:	d1e0      	bne.n	8008104 <__ssputs_r+0x5c>
 8008142:	6921      	ldr	r1, [r4, #16]
 8008144:	4650      	mov	r0, sl
 8008146:	f7ff feb7 	bl	8007eb8 <_free_r>
 800814a:	230c      	movs	r3, #12
 800814c:	f8ca 3000 	str.w	r3, [sl]
 8008150:	89a3      	ldrh	r3, [r4, #12]
 8008152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008156:	81a3      	strh	r3, [r4, #12]
 8008158:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800815c:	e7e9      	b.n	8008132 <__ssputs_r+0x8a>
	...

08008160 <_svfiprintf_r>:
 8008160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008164:	4698      	mov	r8, r3
 8008166:	898b      	ldrh	r3, [r1, #12]
 8008168:	061b      	lsls	r3, r3, #24
 800816a:	b09d      	sub	sp, #116	@ 0x74
 800816c:	4607      	mov	r7, r0
 800816e:	460d      	mov	r5, r1
 8008170:	4614      	mov	r4, r2
 8008172:	d510      	bpl.n	8008196 <_svfiprintf_r+0x36>
 8008174:	690b      	ldr	r3, [r1, #16]
 8008176:	b973      	cbnz	r3, 8008196 <_svfiprintf_r+0x36>
 8008178:	2140      	movs	r1, #64	@ 0x40
 800817a:	f7ff ff09 	bl	8007f90 <_malloc_r>
 800817e:	6028      	str	r0, [r5, #0]
 8008180:	6128      	str	r0, [r5, #16]
 8008182:	b930      	cbnz	r0, 8008192 <_svfiprintf_r+0x32>
 8008184:	230c      	movs	r3, #12
 8008186:	603b      	str	r3, [r7, #0]
 8008188:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800818c:	b01d      	add	sp, #116	@ 0x74
 800818e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008192:	2340      	movs	r3, #64	@ 0x40
 8008194:	616b      	str	r3, [r5, #20]
 8008196:	2300      	movs	r3, #0
 8008198:	9309      	str	r3, [sp, #36]	@ 0x24
 800819a:	2320      	movs	r3, #32
 800819c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80081a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80081a4:	2330      	movs	r3, #48	@ 0x30
 80081a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008344 <_svfiprintf_r+0x1e4>
 80081aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80081ae:	f04f 0901 	mov.w	r9, #1
 80081b2:	4623      	mov	r3, r4
 80081b4:	469a      	mov	sl, r3
 80081b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081ba:	b10a      	cbz	r2, 80081c0 <_svfiprintf_r+0x60>
 80081bc:	2a25      	cmp	r2, #37	@ 0x25
 80081be:	d1f9      	bne.n	80081b4 <_svfiprintf_r+0x54>
 80081c0:	ebba 0b04 	subs.w	fp, sl, r4
 80081c4:	d00b      	beq.n	80081de <_svfiprintf_r+0x7e>
 80081c6:	465b      	mov	r3, fp
 80081c8:	4622      	mov	r2, r4
 80081ca:	4629      	mov	r1, r5
 80081cc:	4638      	mov	r0, r7
 80081ce:	f7ff ff6b 	bl	80080a8 <__ssputs_r>
 80081d2:	3001      	adds	r0, #1
 80081d4:	f000 80a7 	beq.w	8008326 <_svfiprintf_r+0x1c6>
 80081d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081da:	445a      	add	r2, fp
 80081dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80081de:	f89a 3000 	ldrb.w	r3, [sl]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	f000 809f 	beq.w	8008326 <_svfiprintf_r+0x1c6>
 80081e8:	2300      	movs	r3, #0
 80081ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80081ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081f2:	f10a 0a01 	add.w	sl, sl, #1
 80081f6:	9304      	str	r3, [sp, #16]
 80081f8:	9307      	str	r3, [sp, #28]
 80081fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80081fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8008200:	4654      	mov	r4, sl
 8008202:	2205      	movs	r2, #5
 8008204:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008208:	484e      	ldr	r0, [pc, #312]	@ (8008344 <_svfiprintf_r+0x1e4>)
 800820a:	f7f7 ffe1 	bl	80001d0 <memchr>
 800820e:	9a04      	ldr	r2, [sp, #16]
 8008210:	b9d8      	cbnz	r0, 800824a <_svfiprintf_r+0xea>
 8008212:	06d0      	lsls	r0, r2, #27
 8008214:	bf44      	itt	mi
 8008216:	2320      	movmi	r3, #32
 8008218:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800821c:	0711      	lsls	r1, r2, #28
 800821e:	bf44      	itt	mi
 8008220:	232b      	movmi	r3, #43	@ 0x2b
 8008222:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008226:	f89a 3000 	ldrb.w	r3, [sl]
 800822a:	2b2a      	cmp	r3, #42	@ 0x2a
 800822c:	d015      	beq.n	800825a <_svfiprintf_r+0xfa>
 800822e:	9a07      	ldr	r2, [sp, #28]
 8008230:	4654      	mov	r4, sl
 8008232:	2000      	movs	r0, #0
 8008234:	f04f 0c0a 	mov.w	ip, #10
 8008238:	4621      	mov	r1, r4
 800823a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800823e:	3b30      	subs	r3, #48	@ 0x30
 8008240:	2b09      	cmp	r3, #9
 8008242:	d94b      	bls.n	80082dc <_svfiprintf_r+0x17c>
 8008244:	b1b0      	cbz	r0, 8008274 <_svfiprintf_r+0x114>
 8008246:	9207      	str	r2, [sp, #28]
 8008248:	e014      	b.n	8008274 <_svfiprintf_r+0x114>
 800824a:	eba0 0308 	sub.w	r3, r0, r8
 800824e:	fa09 f303 	lsl.w	r3, r9, r3
 8008252:	4313      	orrs	r3, r2
 8008254:	9304      	str	r3, [sp, #16]
 8008256:	46a2      	mov	sl, r4
 8008258:	e7d2      	b.n	8008200 <_svfiprintf_r+0xa0>
 800825a:	9b03      	ldr	r3, [sp, #12]
 800825c:	1d19      	adds	r1, r3, #4
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	9103      	str	r1, [sp, #12]
 8008262:	2b00      	cmp	r3, #0
 8008264:	bfbb      	ittet	lt
 8008266:	425b      	neglt	r3, r3
 8008268:	f042 0202 	orrlt.w	r2, r2, #2
 800826c:	9307      	strge	r3, [sp, #28]
 800826e:	9307      	strlt	r3, [sp, #28]
 8008270:	bfb8      	it	lt
 8008272:	9204      	strlt	r2, [sp, #16]
 8008274:	7823      	ldrb	r3, [r4, #0]
 8008276:	2b2e      	cmp	r3, #46	@ 0x2e
 8008278:	d10a      	bne.n	8008290 <_svfiprintf_r+0x130>
 800827a:	7863      	ldrb	r3, [r4, #1]
 800827c:	2b2a      	cmp	r3, #42	@ 0x2a
 800827e:	d132      	bne.n	80082e6 <_svfiprintf_r+0x186>
 8008280:	9b03      	ldr	r3, [sp, #12]
 8008282:	1d1a      	adds	r2, r3, #4
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	9203      	str	r2, [sp, #12]
 8008288:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800828c:	3402      	adds	r4, #2
 800828e:	9305      	str	r3, [sp, #20]
 8008290:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008354 <_svfiprintf_r+0x1f4>
 8008294:	7821      	ldrb	r1, [r4, #0]
 8008296:	2203      	movs	r2, #3
 8008298:	4650      	mov	r0, sl
 800829a:	f7f7 ff99 	bl	80001d0 <memchr>
 800829e:	b138      	cbz	r0, 80082b0 <_svfiprintf_r+0x150>
 80082a0:	9b04      	ldr	r3, [sp, #16]
 80082a2:	eba0 000a 	sub.w	r0, r0, sl
 80082a6:	2240      	movs	r2, #64	@ 0x40
 80082a8:	4082      	lsls	r2, r0
 80082aa:	4313      	orrs	r3, r2
 80082ac:	3401      	adds	r4, #1
 80082ae:	9304      	str	r3, [sp, #16]
 80082b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082b4:	4824      	ldr	r0, [pc, #144]	@ (8008348 <_svfiprintf_r+0x1e8>)
 80082b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80082ba:	2206      	movs	r2, #6
 80082bc:	f7f7 ff88 	bl	80001d0 <memchr>
 80082c0:	2800      	cmp	r0, #0
 80082c2:	d036      	beq.n	8008332 <_svfiprintf_r+0x1d2>
 80082c4:	4b21      	ldr	r3, [pc, #132]	@ (800834c <_svfiprintf_r+0x1ec>)
 80082c6:	bb1b      	cbnz	r3, 8008310 <_svfiprintf_r+0x1b0>
 80082c8:	9b03      	ldr	r3, [sp, #12]
 80082ca:	3307      	adds	r3, #7
 80082cc:	f023 0307 	bic.w	r3, r3, #7
 80082d0:	3308      	adds	r3, #8
 80082d2:	9303      	str	r3, [sp, #12]
 80082d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082d6:	4433      	add	r3, r6
 80082d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80082da:	e76a      	b.n	80081b2 <_svfiprintf_r+0x52>
 80082dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80082e0:	460c      	mov	r4, r1
 80082e2:	2001      	movs	r0, #1
 80082e4:	e7a8      	b.n	8008238 <_svfiprintf_r+0xd8>
 80082e6:	2300      	movs	r3, #0
 80082e8:	3401      	adds	r4, #1
 80082ea:	9305      	str	r3, [sp, #20]
 80082ec:	4619      	mov	r1, r3
 80082ee:	f04f 0c0a 	mov.w	ip, #10
 80082f2:	4620      	mov	r0, r4
 80082f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082f8:	3a30      	subs	r2, #48	@ 0x30
 80082fa:	2a09      	cmp	r2, #9
 80082fc:	d903      	bls.n	8008306 <_svfiprintf_r+0x1a6>
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d0c6      	beq.n	8008290 <_svfiprintf_r+0x130>
 8008302:	9105      	str	r1, [sp, #20]
 8008304:	e7c4      	b.n	8008290 <_svfiprintf_r+0x130>
 8008306:	fb0c 2101 	mla	r1, ip, r1, r2
 800830a:	4604      	mov	r4, r0
 800830c:	2301      	movs	r3, #1
 800830e:	e7f0      	b.n	80082f2 <_svfiprintf_r+0x192>
 8008310:	ab03      	add	r3, sp, #12
 8008312:	9300      	str	r3, [sp, #0]
 8008314:	462a      	mov	r2, r5
 8008316:	4b0e      	ldr	r3, [pc, #56]	@ (8008350 <_svfiprintf_r+0x1f0>)
 8008318:	a904      	add	r1, sp, #16
 800831a:	4638      	mov	r0, r7
 800831c:	f3af 8000 	nop.w
 8008320:	1c42      	adds	r2, r0, #1
 8008322:	4606      	mov	r6, r0
 8008324:	d1d6      	bne.n	80082d4 <_svfiprintf_r+0x174>
 8008326:	89ab      	ldrh	r3, [r5, #12]
 8008328:	065b      	lsls	r3, r3, #25
 800832a:	f53f af2d 	bmi.w	8008188 <_svfiprintf_r+0x28>
 800832e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008330:	e72c      	b.n	800818c <_svfiprintf_r+0x2c>
 8008332:	ab03      	add	r3, sp, #12
 8008334:	9300      	str	r3, [sp, #0]
 8008336:	462a      	mov	r2, r5
 8008338:	4b05      	ldr	r3, [pc, #20]	@ (8008350 <_svfiprintf_r+0x1f0>)
 800833a:	a904      	add	r1, sp, #16
 800833c:	4638      	mov	r0, r7
 800833e:	f000 f9bb 	bl	80086b8 <_printf_i>
 8008342:	e7ed      	b.n	8008320 <_svfiprintf_r+0x1c0>
 8008344:	080090c5 	.word	0x080090c5
 8008348:	080090cf 	.word	0x080090cf
 800834c:	00000000 	.word	0x00000000
 8008350:	080080a9 	.word	0x080080a9
 8008354:	080090cb 	.word	0x080090cb

08008358 <__sfputc_r>:
 8008358:	6893      	ldr	r3, [r2, #8]
 800835a:	3b01      	subs	r3, #1
 800835c:	2b00      	cmp	r3, #0
 800835e:	b410      	push	{r4}
 8008360:	6093      	str	r3, [r2, #8]
 8008362:	da08      	bge.n	8008376 <__sfputc_r+0x1e>
 8008364:	6994      	ldr	r4, [r2, #24]
 8008366:	42a3      	cmp	r3, r4
 8008368:	db01      	blt.n	800836e <__sfputc_r+0x16>
 800836a:	290a      	cmp	r1, #10
 800836c:	d103      	bne.n	8008376 <__sfputc_r+0x1e>
 800836e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008372:	f7ff bc82 	b.w	8007c7a <__swbuf_r>
 8008376:	6813      	ldr	r3, [r2, #0]
 8008378:	1c58      	adds	r0, r3, #1
 800837a:	6010      	str	r0, [r2, #0]
 800837c:	7019      	strb	r1, [r3, #0]
 800837e:	4608      	mov	r0, r1
 8008380:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008384:	4770      	bx	lr

08008386 <__sfputs_r>:
 8008386:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008388:	4606      	mov	r6, r0
 800838a:	460f      	mov	r7, r1
 800838c:	4614      	mov	r4, r2
 800838e:	18d5      	adds	r5, r2, r3
 8008390:	42ac      	cmp	r4, r5
 8008392:	d101      	bne.n	8008398 <__sfputs_r+0x12>
 8008394:	2000      	movs	r0, #0
 8008396:	e007      	b.n	80083a8 <__sfputs_r+0x22>
 8008398:	f814 1b01 	ldrb.w	r1, [r4], #1
 800839c:	463a      	mov	r2, r7
 800839e:	4630      	mov	r0, r6
 80083a0:	f7ff ffda 	bl	8008358 <__sfputc_r>
 80083a4:	1c43      	adds	r3, r0, #1
 80083a6:	d1f3      	bne.n	8008390 <__sfputs_r+0xa>
 80083a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080083ac <_vfiprintf_r>:
 80083ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083b0:	460d      	mov	r5, r1
 80083b2:	b09d      	sub	sp, #116	@ 0x74
 80083b4:	4614      	mov	r4, r2
 80083b6:	4698      	mov	r8, r3
 80083b8:	4606      	mov	r6, r0
 80083ba:	b118      	cbz	r0, 80083c4 <_vfiprintf_r+0x18>
 80083bc:	6a03      	ldr	r3, [r0, #32]
 80083be:	b90b      	cbnz	r3, 80083c4 <_vfiprintf_r+0x18>
 80083c0:	f7ff fb3e 	bl	8007a40 <__sinit>
 80083c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083c6:	07d9      	lsls	r1, r3, #31
 80083c8:	d405      	bmi.n	80083d6 <_vfiprintf_r+0x2a>
 80083ca:	89ab      	ldrh	r3, [r5, #12]
 80083cc:	059a      	lsls	r2, r3, #22
 80083ce:	d402      	bmi.n	80083d6 <_vfiprintf_r+0x2a>
 80083d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083d2:	f7ff fd60 	bl	8007e96 <__retarget_lock_acquire_recursive>
 80083d6:	89ab      	ldrh	r3, [r5, #12]
 80083d8:	071b      	lsls	r3, r3, #28
 80083da:	d501      	bpl.n	80083e0 <_vfiprintf_r+0x34>
 80083dc:	692b      	ldr	r3, [r5, #16]
 80083de:	b99b      	cbnz	r3, 8008408 <_vfiprintf_r+0x5c>
 80083e0:	4629      	mov	r1, r5
 80083e2:	4630      	mov	r0, r6
 80083e4:	f7ff fc88 	bl	8007cf8 <__swsetup_r>
 80083e8:	b170      	cbz	r0, 8008408 <_vfiprintf_r+0x5c>
 80083ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083ec:	07dc      	lsls	r4, r3, #31
 80083ee:	d504      	bpl.n	80083fa <_vfiprintf_r+0x4e>
 80083f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80083f4:	b01d      	add	sp, #116	@ 0x74
 80083f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083fa:	89ab      	ldrh	r3, [r5, #12]
 80083fc:	0598      	lsls	r0, r3, #22
 80083fe:	d4f7      	bmi.n	80083f0 <_vfiprintf_r+0x44>
 8008400:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008402:	f7ff fd49 	bl	8007e98 <__retarget_lock_release_recursive>
 8008406:	e7f3      	b.n	80083f0 <_vfiprintf_r+0x44>
 8008408:	2300      	movs	r3, #0
 800840a:	9309      	str	r3, [sp, #36]	@ 0x24
 800840c:	2320      	movs	r3, #32
 800840e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008412:	f8cd 800c 	str.w	r8, [sp, #12]
 8008416:	2330      	movs	r3, #48	@ 0x30
 8008418:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80085c8 <_vfiprintf_r+0x21c>
 800841c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008420:	f04f 0901 	mov.w	r9, #1
 8008424:	4623      	mov	r3, r4
 8008426:	469a      	mov	sl, r3
 8008428:	f813 2b01 	ldrb.w	r2, [r3], #1
 800842c:	b10a      	cbz	r2, 8008432 <_vfiprintf_r+0x86>
 800842e:	2a25      	cmp	r2, #37	@ 0x25
 8008430:	d1f9      	bne.n	8008426 <_vfiprintf_r+0x7a>
 8008432:	ebba 0b04 	subs.w	fp, sl, r4
 8008436:	d00b      	beq.n	8008450 <_vfiprintf_r+0xa4>
 8008438:	465b      	mov	r3, fp
 800843a:	4622      	mov	r2, r4
 800843c:	4629      	mov	r1, r5
 800843e:	4630      	mov	r0, r6
 8008440:	f7ff ffa1 	bl	8008386 <__sfputs_r>
 8008444:	3001      	adds	r0, #1
 8008446:	f000 80a7 	beq.w	8008598 <_vfiprintf_r+0x1ec>
 800844a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800844c:	445a      	add	r2, fp
 800844e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008450:	f89a 3000 	ldrb.w	r3, [sl]
 8008454:	2b00      	cmp	r3, #0
 8008456:	f000 809f 	beq.w	8008598 <_vfiprintf_r+0x1ec>
 800845a:	2300      	movs	r3, #0
 800845c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008460:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008464:	f10a 0a01 	add.w	sl, sl, #1
 8008468:	9304      	str	r3, [sp, #16]
 800846a:	9307      	str	r3, [sp, #28]
 800846c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008470:	931a      	str	r3, [sp, #104]	@ 0x68
 8008472:	4654      	mov	r4, sl
 8008474:	2205      	movs	r2, #5
 8008476:	f814 1b01 	ldrb.w	r1, [r4], #1
 800847a:	4853      	ldr	r0, [pc, #332]	@ (80085c8 <_vfiprintf_r+0x21c>)
 800847c:	f7f7 fea8 	bl	80001d0 <memchr>
 8008480:	9a04      	ldr	r2, [sp, #16]
 8008482:	b9d8      	cbnz	r0, 80084bc <_vfiprintf_r+0x110>
 8008484:	06d1      	lsls	r1, r2, #27
 8008486:	bf44      	itt	mi
 8008488:	2320      	movmi	r3, #32
 800848a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800848e:	0713      	lsls	r3, r2, #28
 8008490:	bf44      	itt	mi
 8008492:	232b      	movmi	r3, #43	@ 0x2b
 8008494:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008498:	f89a 3000 	ldrb.w	r3, [sl]
 800849c:	2b2a      	cmp	r3, #42	@ 0x2a
 800849e:	d015      	beq.n	80084cc <_vfiprintf_r+0x120>
 80084a0:	9a07      	ldr	r2, [sp, #28]
 80084a2:	4654      	mov	r4, sl
 80084a4:	2000      	movs	r0, #0
 80084a6:	f04f 0c0a 	mov.w	ip, #10
 80084aa:	4621      	mov	r1, r4
 80084ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084b0:	3b30      	subs	r3, #48	@ 0x30
 80084b2:	2b09      	cmp	r3, #9
 80084b4:	d94b      	bls.n	800854e <_vfiprintf_r+0x1a2>
 80084b6:	b1b0      	cbz	r0, 80084e6 <_vfiprintf_r+0x13a>
 80084b8:	9207      	str	r2, [sp, #28]
 80084ba:	e014      	b.n	80084e6 <_vfiprintf_r+0x13a>
 80084bc:	eba0 0308 	sub.w	r3, r0, r8
 80084c0:	fa09 f303 	lsl.w	r3, r9, r3
 80084c4:	4313      	orrs	r3, r2
 80084c6:	9304      	str	r3, [sp, #16]
 80084c8:	46a2      	mov	sl, r4
 80084ca:	e7d2      	b.n	8008472 <_vfiprintf_r+0xc6>
 80084cc:	9b03      	ldr	r3, [sp, #12]
 80084ce:	1d19      	adds	r1, r3, #4
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	9103      	str	r1, [sp, #12]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	bfbb      	ittet	lt
 80084d8:	425b      	neglt	r3, r3
 80084da:	f042 0202 	orrlt.w	r2, r2, #2
 80084de:	9307      	strge	r3, [sp, #28]
 80084e0:	9307      	strlt	r3, [sp, #28]
 80084e2:	bfb8      	it	lt
 80084e4:	9204      	strlt	r2, [sp, #16]
 80084e6:	7823      	ldrb	r3, [r4, #0]
 80084e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80084ea:	d10a      	bne.n	8008502 <_vfiprintf_r+0x156>
 80084ec:	7863      	ldrb	r3, [r4, #1]
 80084ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80084f0:	d132      	bne.n	8008558 <_vfiprintf_r+0x1ac>
 80084f2:	9b03      	ldr	r3, [sp, #12]
 80084f4:	1d1a      	adds	r2, r3, #4
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	9203      	str	r2, [sp, #12]
 80084fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084fe:	3402      	adds	r4, #2
 8008500:	9305      	str	r3, [sp, #20]
 8008502:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80085d8 <_vfiprintf_r+0x22c>
 8008506:	7821      	ldrb	r1, [r4, #0]
 8008508:	2203      	movs	r2, #3
 800850a:	4650      	mov	r0, sl
 800850c:	f7f7 fe60 	bl	80001d0 <memchr>
 8008510:	b138      	cbz	r0, 8008522 <_vfiprintf_r+0x176>
 8008512:	9b04      	ldr	r3, [sp, #16]
 8008514:	eba0 000a 	sub.w	r0, r0, sl
 8008518:	2240      	movs	r2, #64	@ 0x40
 800851a:	4082      	lsls	r2, r0
 800851c:	4313      	orrs	r3, r2
 800851e:	3401      	adds	r4, #1
 8008520:	9304      	str	r3, [sp, #16]
 8008522:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008526:	4829      	ldr	r0, [pc, #164]	@ (80085cc <_vfiprintf_r+0x220>)
 8008528:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800852c:	2206      	movs	r2, #6
 800852e:	f7f7 fe4f 	bl	80001d0 <memchr>
 8008532:	2800      	cmp	r0, #0
 8008534:	d03f      	beq.n	80085b6 <_vfiprintf_r+0x20a>
 8008536:	4b26      	ldr	r3, [pc, #152]	@ (80085d0 <_vfiprintf_r+0x224>)
 8008538:	bb1b      	cbnz	r3, 8008582 <_vfiprintf_r+0x1d6>
 800853a:	9b03      	ldr	r3, [sp, #12]
 800853c:	3307      	adds	r3, #7
 800853e:	f023 0307 	bic.w	r3, r3, #7
 8008542:	3308      	adds	r3, #8
 8008544:	9303      	str	r3, [sp, #12]
 8008546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008548:	443b      	add	r3, r7
 800854a:	9309      	str	r3, [sp, #36]	@ 0x24
 800854c:	e76a      	b.n	8008424 <_vfiprintf_r+0x78>
 800854e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008552:	460c      	mov	r4, r1
 8008554:	2001      	movs	r0, #1
 8008556:	e7a8      	b.n	80084aa <_vfiprintf_r+0xfe>
 8008558:	2300      	movs	r3, #0
 800855a:	3401      	adds	r4, #1
 800855c:	9305      	str	r3, [sp, #20]
 800855e:	4619      	mov	r1, r3
 8008560:	f04f 0c0a 	mov.w	ip, #10
 8008564:	4620      	mov	r0, r4
 8008566:	f810 2b01 	ldrb.w	r2, [r0], #1
 800856a:	3a30      	subs	r2, #48	@ 0x30
 800856c:	2a09      	cmp	r2, #9
 800856e:	d903      	bls.n	8008578 <_vfiprintf_r+0x1cc>
 8008570:	2b00      	cmp	r3, #0
 8008572:	d0c6      	beq.n	8008502 <_vfiprintf_r+0x156>
 8008574:	9105      	str	r1, [sp, #20]
 8008576:	e7c4      	b.n	8008502 <_vfiprintf_r+0x156>
 8008578:	fb0c 2101 	mla	r1, ip, r1, r2
 800857c:	4604      	mov	r4, r0
 800857e:	2301      	movs	r3, #1
 8008580:	e7f0      	b.n	8008564 <_vfiprintf_r+0x1b8>
 8008582:	ab03      	add	r3, sp, #12
 8008584:	9300      	str	r3, [sp, #0]
 8008586:	462a      	mov	r2, r5
 8008588:	4b12      	ldr	r3, [pc, #72]	@ (80085d4 <_vfiprintf_r+0x228>)
 800858a:	a904      	add	r1, sp, #16
 800858c:	4630      	mov	r0, r6
 800858e:	f3af 8000 	nop.w
 8008592:	4607      	mov	r7, r0
 8008594:	1c78      	adds	r0, r7, #1
 8008596:	d1d6      	bne.n	8008546 <_vfiprintf_r+0x19a>
 8008598:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800859a:	07d9      	lsls	r1, r3, #31
 800859c:	d405      	bmi.n	80085aa <_vfiprintf_r+0x1fe>
 800859e:	89ab      	ldrh	r3, [r5, #12]
 80085a0:	059a      	lsls	r2, r3, #22
 80085a2:	d402      	bmi.n	80085aa <_vfiprintf_r+0x1fe>
 80085a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80085a6:	f7ff fc77 	bl	8007e98 <__retarget_lock_release_recursive>
 80085aa:	89ab      	ldrh	r3, [r5, #12]
 80085ac:	065b      	lsls	r3, r3, #25
 80085ae:	f53f af1f 	bmi.w	80083f0 <_vfiprintf_r+0x44>
 80085b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085b4:	e71e      	b.n	80083f4 <_vfiprintf_r+0x48>
 80085b6:	ab03      	add	r3, sp, #12
 80085b8:	9300      	str	r3, [sp, #0]
 80085ba:	462a      	mov	r2, r5
 80085bc:	4b05      	ldr	r3, [pc, #20]	@ (80085d4 <_vfiprintf_r+0x228>)
 80085be:	a904      	add	r1, sp, #16
 80085c0:	4630      	mov	r0, r6
 80085c2:	f000 f879 	bl	80086b8 <_printf_i>
 80085c6:	e7e4      	b.n	8008592 <_vfiprintf_r+0x1e6>
 80085c8:	080090c5 	.word	0x080090c5
 80085cc:	080090cf 	.word	0x080090cf
 80085d0:	00000000 	.word	0x00000000
 80085d4:	08008387 	.word	0x08008387
 80085d8:	080090cb 	.word	0x080090cb

080085dc <_printf_common>:
 80085dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085e0:	4616      	mov	r6, r2
 80085e2:	4698      	mov	r8, r3
 80085e4:	688a      	ldr	r2, [r1, #8]
 80085e6:	690b      	ldr	r3, [r1, #16]
 80085e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80085ec:	4293      	cmp	r3, r2
 80085ee:	bfb8      	it	lt
 80085f0:	4613      	movlt	r3, r2
 80085f2:	6033      	str	r3, [r6, #0]
 80085f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80085f8:	4607      	mov	r7, r0
 80085fa:	460c      	mov	r4, r1
 80085fc:	b10a      	cbz	r2, 8008602 <_printf_common+0x26>
 80085fe:	3301      	adds	r3, #1
 8008600:	6033      	str	r3, [r6, #0]
 8008602:	6823      	ldr	r3, [r4, #0]
 8008604:	0699      	lsls	r1, r3, #26
 8008606:	bf42      	ittt	mi
 8008608:	6833      	ldrmi	r3, [r6, #0]
 800860a:	3302      	addmi	r3, #2
 800860c:	6033      	strmi	r3, [r6, #0]
 800860e:	6825      	ldr	r5, [r4, #0]
 8008610:	f015 0506 	ands.w	r5, r5, #6
 8008614:	d106      	bne.n	8008624 <_printf_common+0x48>
 8008616:	f104 0a19 	add.w	sl, r4, #25
 800861a:	68e3      	ldr	r3, [r4, #12]
 800861c:	6832      	ldr	r2, [r6, #0]
 800861e:	1a9b      	subs	r3, r3, r2
 8008620:	42ab      	cmp	r3, r5
 8008622:	dc26      	bgt.n	8008672 <_printf_common+0x96>
 8008624:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008628:	6822      	ldr	r2, [r4, #0]
 800862a:	3b00      	subs	r3, #0
 800862c:	bf18      	it	ne
 800862e:	2301      	movne	r3, #1
 8008630:	0692      	lsls	r2, r2, #26
 8008632:	d42b      	bmi.n	800868c <_printf_common+0xb0>
 8008634:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008638:	4641      	mov	r1, r8
 800863a:	4638      	mov	r0, r7
 800863c:	47c8      	blx	r9
 800863e:	3001      	adds	r0, #1
 8008640:	d01e      	beq.n	8008680 <_printf_common+0xa4>
 8008642:	6823      	ldr	r3, [r4, #0]
 8008644:	6922      	ldr	r2, [r4, #16]
 8008646:	f003 0306 	and.w	r3, r3, #6
 800864a:	2b04      	cmp	r3, #4
 800864c:	bf02      	ittt	eq
 800864e:	68e5      	ldreq	r5, [r4, #12]
 8008650:	6833      	ldreq	r3, [r6, #0]
 8008652:	1aed      	subeq	r5, r5, r3
 8008654:	68a3      	ldr	r3, [r4, #8]
 8008656:	bf0c      	ite	eq
 8008658:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800865c:	2500      	movne	r5, #0
 800865e:	4293      	cmp	r3, r2
 8008660:	bfc4      	itt	gt
 8008662:	1a9b      	subgt	r3, r3, r2
 8008664:	18ed      	addgt	r5, r5, r3
 8008666:	2600      	movs	r6, #0
 8008668:	341a      	adds	r4, #26
 800866a:	42b5      	cmp	r5, r6
 800866c:	d11a      	bne.n	80086a4 <_printf_common+0xc8>
 800866e:	2000      	movs	r0, #0
 8008670:	e008      	b.n	8008684 <_printf_common+0xa8>
 8008672:	2301      	movs	r3, #1
 8008674:	4652      	mov	r2, sl
 8008676:	4641      	mov	r1, r8
 8008678:	4638      	mov	r0, r7
 800867a:	47c8      	blx	r9
 800867c:	3001      	adds	r0, #1
 800867e:	d103      	bne.n	8008688 <_printf_common+0xac>
 8008680:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008688:	3501      	adds	r5, #1
 800868a:	e7c6      	b.n	800861a <_printf_common+0x3e>
 800868c:	18e1      	adds	r1, r4, r3
 800868e:	1c5a      	adds	r2, r3, #1
 8008690:	2030      	movs	r0, #48	@ 0x30
 8008692:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008696:	4422      	add	r2, r4
 8008698:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800869c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80086a0:	3302      	adds	r3, #2
 80086a2:	e7c7      	b.n	8008634 <_printf_common+0x58>
 80086a4:	2301      	movs	r3, #1
 80086a6:	4622      	mov	r2, r4
 80086a8:	4641      	mov	r1, r8
 80086aa:	4638      	mov	r0, r7
 80086ac:	47c8      	blx	r9
 80086ae:	3001      	adds	r0, #1
 80086b0:	d0e6      	beq.n	8008680 <_printf_common+0xa4>
 80086b2:	3601      	adds	r6, #1
 80086b4:	e7d9      	b.n	800866a <_printf_common+0x8e>
	...

080086b8 <_printf_i>:
 80086b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086bc:	7e0f      	ldrb	r7, [r1, #24]
 80086be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80086c0:	2f78      	cmp	r7, #120	@ 0x78
 80086c2:	4691      	mov	r9, r2
 80086c4:	4680      	mov	r8, r0
 80086c6:	460c      	mov	r4, r1
 80086c8:	469a      	mov	sl, r3
 80086ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80086ce:	d807      	bhi.n	80086e0 <_printf_i+0x28>
 80086d0:	2f62      	cmp	r7, #98	@ 0x62
 80086d2:	d80a      	bhi.n	80086ea <_printf_i+0x32>
 80086d4:	2f00      	cmp	r7, #0
 80086d6:	f000 80d2 	beq.w	800887e <_printf_i+0x1c6>
 80086da:	2f58      	cmp	r7, #88	@ 0x58
 80086dc:	f000 80b9 	beq.w	8008852 <_printf_i+0x19a>
 80086e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80086e8:	e03a      	b.n	8008760 <_printf_i+0xa8>
 80086ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80086ee:	2b15      	cmp	r3, #21
 80086f0:	d8f6      	bhi.n	80086e0 <_printf_i+0x28>
 80086f2:	a101      	add	r1, pc, #4	@ (adr r1, 80086f8 <_printf_i+0x40>)
 80086f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80086f8:	08008751 	.word	0x08008751
 80086fc:	08008765 	.word	0x08008765
 8008700:	080086e1 	.word	0x080086e1
 8008704:	080086e1 	.word	0x080086e1
 8008708:	080086e1 	.word	0x080086e1
 800870c:	080086e1 	.word	0x080086e1
 8008710:	08008765 	.word	0x08008765
 8008714:	080086e1 	.word	0x080086e1
 8008718:	080086e1 	.word	0x080086e1
 800871c:	080086e1 	.word	0x080086e1
 8008720:	080086e1 	.word	0x080086e1
 8008724:	08008865 	.word	0x08008865
 8008728:	0800878f 	.word	0x0800878f
 800872c:	0800881f 	.word	0x0800881f
 8008730:	080086e1 	.word	0x080086e1
 8008734:	080086e1 	.word	0x080086e1
 8008738:	08008887 	.word	0x08008887
 800873c:	080086e1 	.word	0x080086e1
 8008740:	0800878f 	.word	0x0800878f
 8008744:	080086e1 	.word	0x080086e1
 8008748:	080086e1 	.word	0x080086e1
 800874c:	08008827 	.word	0x08008827
 8008750:	6833      	ldr	r3, [r6, #0]
 8008752:	1d1a      	adds	r2, r3, #4
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	6032      	str	r2, [r6, #0]
 8008758:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800875c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008760:	2301      	movs	r3, #1
 8008762:	e09d      	b.n	80088a0 <_printf_i+0x1e8>
 8008764:	6833      	ldr	r3, [r6, #0]
 8008766:	6820      	ldr	r0, [r4, #0]
 8008768:	1d19      	adds	r1, r3, #4
 800876a:	6031      	str	r1, [r6, #0]
 800876c:	0606      	lsls	r6, r0, #24
 800876e:	d501      	bpl.n	8008774 <_printf_i+0xbc>
 8008770:	681d      	ldr	r5, [r3, #0]
 8008772:	e003      	b.n	800877c <_printf_i+0xc4>
 8008774:	0645      	lsls	r5, r0, #25
 8008776:	d5fb      	bpl.n	8008770 <_printf_i+0xb8>
 8008778:	f9b3 5000 	ldrsh.w	r5, [r3]
 800877c:	2d00      	cmp	r5, #0
 800877e:	da03      	bge.n	8008788 <_printf_i+0xd0>
 8008780:	232d      	movs	r3, #45	@ 0x2d
 8008782:	426d      	negs	r5, r5
 8008784:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008788:	4859      	ldr	r0, [pc, #356]	@ (80088f0 <_printf_i+0x238>)
 800878a:	230a      	movs	r3, #10
 800878c:	e011      	b.n	80087b2 <_printf_i+0xfa>
 800878e:	6821      	ldr	r1, [r4, #0]
 8008790:	6833      	ldr	r3, [r6, #0]
 8008792:	0608      	lsls	r0, r1, #24
 8008794:	f853 5b04 	ldr.w	r5, [r3], #4
 8008798:	d402      	bmi.n	80087a0 <_printf_i+0xe8>
 800879a:	0649      	lsls	r1, r1, #25
 800879c:	bf48      	it	mi
 800879e:	b2ad      	uxthmi	r5, r5
 80087a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80087a2:	4853      	ldr	r0, [pc, #332]	@ (80088f0 <_printf_i+0x238>)
 80087a4:	6033      	str	r3, [r6, #0]
 80087a6:	bf14      	ite	ne
 80087a8:	230a      	movne	r3, #10
 80087aa:	2308      	moveq	r3, #8
 80087ac:	2100      	movs	r1, #0
 80087ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80087b2:	6866      	ldr	r6, [r4, #4]
 80087b4:	60a6      	str	r6, [r4, #8]
 80087b6:	2e00      	cmp	r6, #0
 80087b8:	bfa2      	ittt	ge
 80087ba:	6821      	ldrge	r1, [r4, #0]
 80087bc:	f021 0104 	bicge.w	r1, r1, #4
 80087c0:	6021      	strge	r1, [r4, #0]
 80087c2:	b90d      	cbnz	r5, 80087c8 <_printf_i+0x110>
 80087c4:	2e00      	cmp	r6, #0
 80087c6:	d04b      	beq.n	8008860 <_printf_i+0x1a8>
 80087c8:	4616      	mov	r6, r2
 80087ca:	fbb5 f1f3 	udiv	r1, r5, r3
 80087ce:	fb03 5711 	mls	r7, r3, r1, r5
 80087d2:	5dc7      	ldrb	r7, [r0, r7]
 80087d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80087d8:	462f      	mov	r7, r5
 80087da:	42bb      	cmp	r3, r7
 80087dc:	460d      	mov	r5, r1
 80087de:	d9f4      	bls.n	80087ca <_printf_i+0x112>
 80087e0:	2b08      	cmp	r3, #8
 80087e2:	d10b      	bne.n	80087fc <_printf_i+0x144>
 80087e4:	6823      	ldr	r3, [r4, #0]
 80087e6:	07df      	lsls	r7, r3, #31
 80087e8:	d508      	bpl.n	80087fc <_printf_i+0x144>
 80087ea:	6923      	ldr	r3, [r4, #16]
 80087ec:	6861      	ldr	r1, [r4, #4]
 80087ee:	4299      	cmp	r1, r3
 80087f0:	bfde      	ittt	le
 80087f2:	2330      	movle	r3, #48	@ 0x30
 80087f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80087f8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80087fc:	1b92      	subs	r2, r2, r6
 80087fe:	6122      	str	r2, [r4, #16]
 8008800:	f8cd a000 	str.w	sl, [sp]
 8008804:	464b      	mov	r3, r9
 8008806:	aa03      	add	r2, sp, #12
 8008808:	4621      	mov	r1, r4
 800880a:	4640      	mov	r0, r8
 800880c:	f7ff fee6 	bl	80085dc <_printf_common>
 8008810:	3001      	adds	r0, #1
 8008812:	d14a      	bne.n	80088aa <_printf_i+0x1f2>
 8008814:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008818:	b004      	add	sp, #16
 800881a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800881e:	6823      	ldr	r3, [r4, #0]
 8008820:	f043 0320 	orr.w	r3, r3, #32
 8008824:	6023      	str	r3, [r4, #0]
 8008826:	4833      	ldr	r0, [pc, #204]	@ (80088f4 <_printf_i+0x23c>)
 8008828:	2778      	movs	r7, #120	@ 0x78
 800882a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800882e:	6823      	ldr	r3, [r4, #0]
 8008830:	6831      	ldr	r1, [r6, #0]
 8008832:	061f      	lsls	r7, r3, #24
 8008834:	f851 5b04 	ldr.w	r5, [r1], #4
 8008838:	d402      	bmi.n	8008840 <_printf_i+0x188>
 800883a:	065f      	lsls	r7, r3, #25
 800883c:	bf48      	it	mi
 800883e:	b2ad      	uxthmi	r5, r5
 8008840:	6031      	str	r1, [r6, #0]
 8008842:	07d9      	lsls	r1, r3, #31
 8008844:	bf44      	itt	mi
 8008846:	f043 0320 	orrmi.w	r3, r3, #32
 800884a:	6023      	strmi	r3, [r4, #0]
 800884c:	b11d      	cbz	r5, 8008856 <_printf_i+0x19e>
 800884e:	2310      	movs	r3, #16
 8008850:	e7ac      	b.n	80087ac <_printf_i+0xf4>
 8008852:	4827      	ldr	r0, [pc, #156]	@ (80088f0 <_printf_i+0x238>)
 8008854:	e7e9      	b.n	800882a <_printf_i+0x172>
 8008856:	6823      	ldr	r3, [r4, #0]
 8008858:	f023 0320 	bic.w	r3, r3, #32
 800885c:	6023      	str	r3, [r4, #0]
 800885e:	e7f6      	b.n	800884e <_printf_i+0x196>
 8008860:	4616      	mov	r6, r2
 8008862:	e7bd      	b.n	80087e0 <_printf_i+0x128>
 8008864:	6833      	ldr	r3, [r6, #0]
 8008866:	6825      	ldr	r5, [r4, #0]
 8008868:	6961      	ldr	r1, [r4, #20]
 800886a:	1d18      	adds	r0, r3, #4
 800886c:	6030      	str	r0, [r6, #0]
 800886e:	062e      	lsls	r6, r5, #24
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	d501      	bpl.n	8008878 <_printf_i+0x1c0>
 8008874:	6019      	str	r1, [r3, #0]
 8008876:	e002      	b.n	800887e <_printf_i+0x1c6>
 8008878:	0668      	lsls	r0, r5, #25
 800887a:	d5fb      	bpl.n	8008874 <_printf_i+0x1bc>
 800887c:	8019      	strh	r1, [r3, #0]
 800887e:	2300      	movs	r3, #0
 8008880:	6123      	str	r3, [r4, #16]
 8008882:	4616      	mov	r6, r2
 8008884:	e7bc      	b.n	8008800 <_printf_i+0x148>
 8008886:	6833      	ldr	r3, [r6, #0]
 8008888:	1d1a      	adds	r2, r3, #4
 800888a:	6032      	str	r2, [r6, #0]
 800888c:	681e      	ldr	r6, [r3, #0]
 800888e:	6862      	ldr	r2, [r4, #4]
 8008890:	2100      	movs	r1, #0
 8008892:	4630      	mov	r0, r6
 8008894:	f7f7 fc9c 	bl	80001d0 <memchr>
 8008898:	b108      	cbz	r0, 800889e <_printf_i+0x1e6>
 800889a:	1b80      	subs	r0, r0, r6
 800889c:	6060      	str	r0, [r4, #4]
 800889e:	6863      	ldr	r3, [r4, #4]
 80088a0:	6123      	str	r3, [r4, #16]
 80088a2:	2300      	movs	r3, #0
 80088a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088a8:	e7aa      	b.n	8008800 <_printf_i+0x148>
 80088aa:	6923      	ldr	r3, [r4, #16]
 80088ac:	4632      	mov	r2, r6
 80088ae:	4649      	mov	r1, r9
 80088b0:	4640      	mov	r0, r8
 80088b2:	47d0      	blx	sl
 80088b4:	3001      	adds	r0, #1
 80088b6:	d0ad      	beq.n	8008814 <_printf_i+0x15c>
 80088b8:	6823      	ldr	r3, [r4, #0]
 80088ba:	079b      	lsls	r3, r3, #30
 80088bc:	d413      	bmi.n	80088e6 <_printf_i+0x22e>
 80088be:	68e0      	ldr	r0, [r4, #12]
 80088c0:	9b03      	ldr	r3, [sp, #12]
 80088c2:	4298      	cmp	r0, r3
 80088c4:	bfb8      	it	lt
 80088c6:	4618      	movlt	r0, r3
 80088c8:	e7a6      	b.n	8008818 <_printf_i+0x160>
 80088ca:	2301      	movs	r3, #1
 80088cc:	4632      	mov	r2, r6
 80088ce:	4649      	mov	r1, r9
 80088d0:	4640      	mov	r0, r8
 80088d2:	47d0      	blx	sl
 80088d4:	3001      	adds	r0, #1
 80088d6:	d09d      	beq.n	8008814 <_printf_i+0x15c>
 80088d8:	3501      	adds	r5, #1
 80088da:	68e3      	ldr	r3, [r4, #12]
 80088dc:	9903      	ldr	r1, [sp, #12]
 80088de:	1a5b      	subs	r3, r3, r1
 80088e0:	42ab      	cmp	r3, r5
 80088e2:	dcf2      	bgt.n	80088ca <_printf_i+0x212>
 80088e4:	e7eb      	b.n	80088be <_printf_i+0x206>
 80088e6:	2500      	movs	r5, #0
 80088e8:	f104 0619 	add.w	r6, r4, #25
 80088ec:	e7f5      	b.n	80088da <_printf_i+0x222>
 80088ee:	bf00      	nop
 80088f0:	080090d6 	.word	0x080090d6
 80088f4:	080090e7 	.word	0x080090e7

080088f8 <__sflush_r>:
 80088f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008900:	0716      	lsls	r6, r2, #28
 8008902:	4605      	mov	r5, r0
 8008904:	460c      	mov	r4, r1
 8008906:	d454      	bmi.n	80089b2 <__sflush_r+0xba>
 8008908:	684b      	ldr	r3, [r1, #4]
 800890a:	2b00      	cmp	r3, #0
 800890c:	dc02      	bgt.n	8008914 <__sflush_r+0x1c>
 800890e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008910:	2b00      	cmp	r3, #0
 8008912:	dd48      	ble.n	80089a6 <__sflush_r+0xae>
 8008914:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008916:	2e00      	cmp	r6, #0
 8008918:	d045      	beq.n	80089a6 <__sflush_r+0xae>
 800891a:	2300      	movs	r3, #0
 800891c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008920:	682f      	ldr	r7, [r5, #0]
 8008922:	6a21      	ldr	r1, [r4, #32]
 8008924:	602b      	str	r3, [r5, #0]
 8008926:	d030      	beq.n	800898a <__sflush_r+0x92>
 8008928:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800892a:	89a3      	ldrh	r3, [r4, #12]
 800892c:	0759      	lsls	r1, r3, #29
 800892e:	d505      	bpl.n	800893c <__sflush_r+0x44>
 8008930:	6863      	ldr	r3, [r4, #4]
 8008932:	1ad2      	subs	r2, r2, r3
 8008934:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008936:	b10b      	cbz	r3, 800893c <__sflush_r+0x44>
 8008938:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800893a:	1ad2      	subs	r2, r2, r3
 800893c:	2300      	movs	r3, #0
 800893e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008940:	6a21      	ldr	r1, [r4, #32]
 8008942:	4628      	mov	r0, r5
 8008944:	47b0      	blx	r6
 8008946:	1c43      	adds	r3, r0, #1
 8008948:	89a3      	ldrh	r3, [r4, #12]
 800894a:	d106      	bne.n	800895a <__sflush_r+0x62>
 800894c:	6829      	ldr	r1, [r5, #0]
 800894e:	291d      	cmp	r1, #29
 8008950:	d82b      	bhi.n	80089aa <__sflush_r+0xb2>
 8008952:	4a2a      	ldr	r2, [pc, #168]	@ (80089fc <__sflush_r+0x104>)
 8008954:	410a      	asrs	r2, r1
 8008956:	07d6      	lsls	r6, r2, #31
 8008958:	d427      	bmi.n	80089aa <__sflush_r+0xb2>
 800895a:	2200      	movs	r2, #0
 800895c:	6062      	str	r2, [r4, #4]
 800895e:	04d9      	lsls	r1, r3, #19
 8008960:	6922      	ldr	r2, [r4, #16]
 8008962:	6022      	str	r2, [r4, #0]
 8008964:	d504      	bpl.n	8008970 <__sflush_r+0x78>
 8008966:	1c42      	adds	r2, r0, #1
 8008968:	d101      	bne.n	800896e <__sflush_r+0x76>
 800896a:	682b      	ldr	r3, [r5, #0]
 800896c:	b903      	cbnz	r3, 8008970 <__sflush_r+0x78>
 800896e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008970:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008972:	602f      	str	r7, [r5, #0]
 8008974:	b1b9      	cbz	r1, 80089a6 <__sflush_r+0xae>
 8008976:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800897a:	4299      	cmp	r1, r3
 800897c:	d002      	beq.n	8008984 <__sflush_r+0x8c>
 800897e:	4628      	mov	r0, r5
 8008980:	f7ff fa9a 	bl	8007eb8 <_free_r>
 8008984:	2300      	movs	r3, #0
 8008986:	6363      	str	r3, [r4, #52]	@ 0x34
 8008988:	e00d      	b.n	80089a6 <__sflush_r+0xae>
 800898a:	2301      	movs	r3, #1
 800898c:	4628      	mov	r0, r5
 800898e:	47b0      	blx	r6
 8008990:	4602      	mov	r2, r0
 8008992:	1c50      	adds	r0, r2, #1
 8008994:	d1c9      	bne.n	800892a <__sflush_r+0x32>
 8008996:	682b      	ldr	r3, [r5, #0]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d0c6      	beq.n	800892a <__sflush_r+0x32>
 800899c:	2b1d      	cmp	r3, #29
 800899e:	d001      	beq.n	80089a4 <__sflush_r+0xac>
 80089a0:	2b16      	cmp	r3, #22
 80089a2:	d11e      	bne.n	80089e2 <__sflush_r+0xea>
 80089a4:	602f      	str	r7, [r5, #0]
 80089a6:	2000      	movs	r0, #0
 80089a8:	e022      	b.n	80089f0 <__sflush_r+0xf8>
 80089aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089ae:	b21b      	sxth	r3, r3
 80089b0:	e01b      	b.n	80089ea <__sflush_r+0xf2>
 80089b2:	690f      	ldr	r7, [r1, #16]
 80089b4:	2f00      	cmp	r7, #0
 80089b6:	d0f6      	beq.n	80089a6 <__sflush_r+0xae>
 80089b8:	0793      	lsls	r3, r2, #30
 80089ba:	680e      	ldr	r6, [r1, #0]
 80089bc:	bf08      	it	eq
 80089be:	694b      	ldreq	r3, [r1, #20]
 80089c0:	600f      	str	r7, [r1, #0]
 80089c2:	bf18      	it	ne
 80089c4:	2300      	movne	r3, #0
 80089c6:	eba6 0807 	sub.w	r8, r6, r7
 80089ca:	608b      	str	r3, [r1, #8]
 80089cc:	f1b8 0f00 	cmp.w	r8, #0
 80089d0:	dde9      	ble.n	80089a6 <__sflush_r+0xae>
 80089d2:	6a21      	ldr	r1, [r4, #32]
 80089d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80089d6:	4643      	mov	r3, r8
 80089d8:	463a      	mov	r2, r7
 80089da:	4628      	mov	r0, r5
 80089dc:	47b0      	blx	r6
 80089de:	2800      	cmp	r0, #0
 80089e0:	dc08      	bgt.n	80089f4 <__sflush_r+0xfc>
 80089e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089ea:	81a3      	strh	r3, [r4, #12]
 80089ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80089f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089f4:	4407      	add	r7, r0
 80089f6:	eba8 0800 	sub.w	r8, r8, r0
 80089fa:	e7e7      	b.n	80089cc <__sflush_r+0xd4>
 80089fc:	dfbffffe 	.word	0xdfbffffe

08008a00 <_fflush_r>:
 8008a00:	b538      	push	{r3, r4, r5, lr}
 8008a02:	690b      	ldr	r3, [r1, #16]
 8008a04:	4605      	mov	r5, r0
 8008a06:	460c      	mov	r4, r1
 8008a08:	b913      	cbnz	r3, 8008a10 <_fflush_r+0x10>
 8008a0a:	2500      	movs	r5, #0
 8008a0c:	4628      	mov	r0, r5
 8008a0e:	bd38      	pop	{r3, r4, r5, pc}
 8008a10:	b118      	cbz	r0, 8008a1a <_fflush_r+0x1a>
 8008a12:	6a03      	ldr	r3, [r0, #32]
 8008a14:	b90b      	cbnz	r3, 8008a1a <_fflush_r+0x1a>
 8008a16:	f7ff f813 	bl	8007a40 <__sinit>
 8008a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d0f3      	beq.n	8008a0a <_fflush_r+0xa>
 8008a22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008a24:	07d0      	lsls	r0, r2, #31
 8008a26:	d404      	bmi.n	8008a32 <_fflush_r+0x32>
 8008a28:	0599      	lsls	r1, r3, #22
 8008a2a:	d402      	bmi.n	8008a32 <_fflush_r+0x32>
 8008a2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a2e:	f7ff fa32 	bl	8007e96 <__retarget_lock_acquire_recursive>
 8008a32:	4628      	mov	r0, r5
 8008a34:	4621      	mov	r1, r4
 8008a36:	f7ff ff5f 	bl	80088f8 <__sflush_r>
 8008a3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a3c:	07da      	lsls	r2, r3, #31
 8008a3e:	4605      	mov	r5, r0
 8008a40:	d4e4      	bmi.n	8008a0c <_fflush_r+0xc>
 8008a42:	89a3      	ldrh	r3, [r4, #12]
 8008a44:	059b      	lsls	r3, r3, #22
 8008a46:	d4e1      	bmi.n	8008a0c <_fflush_r+0xc>
 8008a48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a4a:	f7ff fa25 	bl	8007e98 <__retarget_lock_release_recursive>
 8008a4e:	e7dd      	b.n	8008a0c <_fflush_r+0xc>

08008a50 <__swhatbuf_r>:
 8008a50:	b570      	push	{r4, r5, r6, lr}
 8008a52:	460c      	mov	r4, r1
 8008a54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a58:	2900      	cmp	r1, #0
 8008a5a:	b096      	sub	sp, #88	@ 0x58
 8008a5c:	4615      	mov	r5, r2
 8008a5e:	461e      	mov	r6, r3
 8008a60:	da0d      	bge.n	8008a7e <__swhatbuf_r+0x2e>
 8008a62:	89a3      	ldrh	r3, [r4, #12]
 8008a64:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008a68:	f04f 0100 	mov.w	r1, #0
 8008a6c:	bf14      	ite	ne
 8008a6e:	2340      	movne	r3, #64	@ 0x40
 8008a70:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008a74:	2000      	movs	r0, #0
 8008a76:	6031      	str	r1, [r6, #0]
 8008a78:	602b      	str	r3, [r5, #0]
 8008a7a:	b016      	add	sp, #88	@ 0x58
 8008a7c:	bd70      	pop	{r4, r5, r6, pc}
 8008a7e:	466a      	mov	r2, sp
 8008a80:	f000 f862 	bl	8008b48 <_fstat_r>
 8008a84:	2800      	cmp	r0, #0
 8008a86:	dbec      	blt.n	8008a62 <__swhatbuf_r+0x12>
 8008a88:	9901      	ldr	r1, [sp, #4]
 8008a8a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008a8e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008a92:	4259      	negs	r1, r3
 8008a94:	4159      	adcs	r1, r3
 8008a96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a9a:	e7eb      	b.n	8008a74 <__swhatbuf_r+0x24>

08008a9c <__smakebuf_r>:
 8008a9c:	898b      	ldrh	r3, [r1, #12]
 8008a9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008aa0:	079d      	lsls	r5, r3, #30
 8008aa2:	4606      	mov	r6, r0
 8008aa4:	460c      	mov	r4, r1
 8008aa6:	d507      	bpl.n	8008ab8 <__smakebuf_r+0x1c>
 8008aa8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008aac:	6023      	str	r3, [r4, #0]
 8008aae:	6123      	str	r3, [r4, #16]
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	6163      	str	r3, [r4, #20]
 8008ab4:	b003      	add	sp, #12
 8008ab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ab8:	ab01      	add	r3, sp, #4
 8008aba:	466a      	mov	r2, sp
 8008abc:	f7ff ffc8 	bl	8008a50 <__swhatbuf_r>
 8008ac0:	9f00      	ldr	r7, [sp, #0]
 8008ac2:	4605      	mov	r5, r0
 8008ac4:	4639      	mov	r1, r7
 8008ac6:	4630      	mov	r0, r6
 8008ac8:	f7ff fa62 	bl	8007f90 <_malloc_r>
 8008acc:	b948      	cbnz	r0, 8008ae2 <__smakebuf_r+0x46>
 8008ace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ad2:	059a      	lsls	r2, r3, #22
 8008ad4:	d4ee      	bmi.n	8008ab4 <__smakebuf_r+0x18>
 8008ad6:	f023 0303 	bic.w	r3, r3, #3
 8008ada:	f043 0302 	orr.w	r3, r3, #2
 8008ade:	81a3      	strh	r3, [r4, #12]
 8008ae0:	e7e2      	b.n	8008aa8 <__smakebuf_r+0xc>
 8008ae2:	89a3      	ldrh	r3, [r4, #12]
 8008ae4:	6020      	str	r0, [r4, #0]
 8008ae6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008aea:	81a3      	strh	r3, [r4, #12]
 8008aec:	9b01      	ldr	r3, [sp, #4]
 8008aee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008af2:	b15b      	cbz	r3, 8008b0c <__smakebuf_r+0x70>
 8008af4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008af8:	4630      	mov	r0, r6
 8008afa:	f000 f837 	bl	8008b6c <_isatty_r>
 8008afe:	b128      	cbz	r0, 8008b0c <__smakebuf_r+0x70>
 8008b00:	89a3      	ldrh	r3, [r4, #12]
 8008b02:	f023 0303 	bic.w	r3, r3, #3
 8008b06:	f043 0301 	orr.w	r3, r3, #1
 8008b0a:	81a3      	strh	r3, [r4, #12]
 8008b0c:	89a3      	ldrh	r3, [r4, #12]
 8008b0e:	431d      	orrs	r5, r3
 8008b10:	81a5      	strh	r5, [r4, #12]
 8008b12:	e7cf      	b.n	8008ab4 <__smakebuf_r+0x18>

08008b14 <memmove>:
 8008b14:	4288      	cmp	r0, r1
 8008b16:	b510      	push	{r4, lr}
 8008b18:	eb01 0402 	add.w	r4, r1, r2
 8008b1c:	d902      	bls.n	8008b24 <memmove+0x10>
 8008b1e:	4284      	cmp	r4, r0
 8008b20:	4623      	mov	r3, r4
 8008b22:	d807      	bhi.n	8008b34 <memmove+0x20>
 8008b24:	1e43      	subs	r3, r0, #1
 8008b26:	42a1      	cmp	r1, r4
 8008b28:	d008      	beq.n	8008b3c <memmove+0x28>
 8008b2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b32:	e7f8      	b.n	8008b26 <memmove+0x12>
 8008b34:	4402      	add	r2, r0
 8008b36:	4601      	mov	r1, r0
 8008b38:	428a      	cmp	r2, r1
 8008b3a:	d100      	bne.n	8008b3e <memmove+0x2a>
 8008b3c:	bd10      	pop	{r4, pc}
 8008b3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b46:	e7f7      	b.n	8008b38 <memmove+0x24>

08008b48 <_fstat_r>:
 8008b48:	b538      	push	{r3, r4, r5, lr}
 8008b4a:	4d07      	ldr	r5, [pc, #28]	@ (8008b68 <_fstat_r+0x20>)
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	4604      	mov	r4, r0
 8008b50:	4608      	mov	r0, r1
 8008b52:	4611      	mov	r1, r2
 8008b54:	602b      	str	r3, [r5, #0]
 8008b56:	f7f8 f9c2 	bl	8000ede <_fstat>
 8008b5a:	1c43      	adds	r3, r0, #1
 8008b5c:	d102      	bne.n	8008b64 <_fstat_r+0x1c>
 8008b5e:	682b      	ldr	r3, [r5, #0]
 8008b60:	b103      	cbz	r3, 8008b64 <_fstat_r+0x1c>
 8008b62:	6023      	str	r3, [r4, #0]
 8008b64:	bd38      	pop	{r3, r4, r5, pc}
 8008b66:	bf00      	nop
 8008b68:	20005844 	.word	0x20005844

08008b6c <_isatty_r>:
 8008b6c:	b538      	push	{r3, r4, r5, lr}
 8008b6e:	4d06      	ldr	r5, [pc, #24]	@ (8008b88 <_isatty_r+0x1c>)
 8008b70:	2300      	movs	r3, #0
 8008b72:	4604      	mov	r4, r0
 8008b74:	4608      	mov	r0, r1
 8008b76:	602b      	str	r3, [r5, #0]
 8008b78:	f7f8 f9c1 	bl	8000efe <_isatty>
 8008b7c:	1c43      	adds	r3, r0, #1
 8008b7e:	d102      	bne.n	8008b86 <_isatty_r+0x1a>
 8008b80:	682b      	ldr	r3, [r5, #0]
 8008b82:	b103      	cbz	r3, 8008b86 <_isatty_r+0x1a>
 8008b84:	6023      	str	r3, [r4, #0]
 8008b86:	bd38      	pop	{r3, r4, r5, pc}
 8008b88:	20005844 	.word	0x20005844

08008b8c <_sbrk_r>:
 8008b8c:	b538      	push	{r3, r4, r5, lr}
 8008b8e:	4d06      	ldr	r5, [pc, #24]	@ (8008ba8 <_sbrk_r+0x1c>)
 8008b90:	2300      	movs	r3, #0
 8008b92:	4604      	mov	r4, r0
 8008b94:	4608      	mov	r0, r1
 8008b96:	602b      	str	r3, [r5, #0]
 8008b98:	f7f8 f9ca 	bl	8000f30 <_sbrk>
 8008b9c:	1c43      	adds	r3, r0, #1
 8008b9e:	d102      	bne.n	8008ba6 <_sbrk_r+0x1a>
 8008ba0:	682b      	ldr	r3, [r5, #0]
 8008ba2:	b103      	cbz	r3, 8008ba6 <_sbrk_r+0x1a>
 8008ba4:	6023      	str	r3, [r4, #0]
 8008ba6:	bd38      	pop	{r3, r4, r5, pc}
 8008ba8:	20005844 	.word	0x20005844

08008bac <_realloc_r>:
 8008bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb0:	4680      	mov	r8, r0
 8008bb2:	4615      	mov	r5, r2
 8008bb4:	460c      	mov	r4, r1
 8008bb6:	b921      	cbnz	r1, 8008bc2 <_realloc_r+0x16>
 8008bb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bbc:	4611      	mov	r1, r2
 8008bbe:	f7ff b9e7 	b.w	8007f90 <_malloc_r>
 8008bc2:	b92a      	cbnz	r2, 8008bd0 <_realloc_r+0x24>
 8008bc4:	f7ff f978 	bl	8007eb8 <_free_r>
 8008bc8:	2400      	movs	r4, #0
 8008bca:	4620      	mov	r0, r4
 8008bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bd0:	f000 f81a 	bl	8008c08 <_malloc_usable_size_r>
 8008bd4:	4285      	cmp	r5, r0
 8008bd6:	4606      	mov	r6, r0
 8008bd8:	d802      	bhi.n	8008be0 <_realloc_r+0x34>
 8008bda:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008bde:	d8f4      	bhi.n	8008bca <_realloc_r+0x1e>
 8008be0:	4629      	mov	r1, r5
 8008be2:	4640      	mov	r0, r8
 8008be4:	f7ff f9d4 	bl	8007f90 <_malloc_r>
 8008be8:	4607      	mov	r7, r0
 8008bea:	2800      	cmp	r0, #0
 8008bec:	d0ec      	beq.n	8008bc8 <_realloc_r+0x1c>
 8008bee:	42b5      	cmp	r5, r6
 8008bf0:	462a      	mov	r2, r5
 8008bf2:	4621      	mov	r1, r4
 8008bf4:	bf28      	it	cs
 8008bf6:	4632      	movcs	r2, r6
 8008bf8:	f7ff f94f 	bl	8007e9a <memcpy>
 8008bfc:	4621      	mov	r1, r4
 8008bfe:	4640      	mov	r0, r8
 8008c00:	f7ff f95a 	bl	8007eb8 <_free_r>
 8008c04:	463c      	mov	r4, r7
 8008c06:	e7e0      	b.n	8008bca <_realloc_r+0x1e>

08008c08 <_malloc_usable_size_r>:
 8008c08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c0c:	1f18      	subs	r0, r3, #4
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	bfbc      	itt	lt
 8008c12:	580b      	ldrlt	r3, [r1, r0]
 8008c14:	18c0      	addlt	r0, r0, r3
 8008c16:	4770      	bx	lr

08008c18 <_init>:
 8008c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c1a:	bf00      	nop
 8008c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c1e:	bc08      	pop	{r3}
 8008c20:	469e      	mov	lr, r3
 8008c22:	4770      	bx	lr

08008c24 <_fini>:
 8008c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c26:	bf00      	nop
 8008c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c2a:	bc08      	pop	{r3}
 8008c2c:	469e      	mov	lr, r3
 8008c2e:	4770      	bx	lr
