#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Dec  8 16:28:32 2021
# Process ID: 1459540
# Current directory: /home/user/final-project/final-project-vivado/final_project/final_project.runs/impl_1
# Command line: vivado -log ip_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ip_design_wrapper.tcl -notrace
# Log file: /home/user/final-project/final-project-vivado/final_project/final_project.runs/impl_1/ip_design_wrapper.vdi
# Journal file: /home/user/final-project/final-project-vivado/final_project/final_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ip_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/final-project/final-project-vivado/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/software/digilent'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodOLEDrgb:1.0'. The one found in IP location '/home/software/digilent/ip/Pmods/pmodOLEDrgb_v1_0' will take precedence over the same IP in location /home/user/final-project/final-project-vivado/ip/pmodOLEDrgb_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodOLED:1.0'. The one found in IP location '/home/software/digilent/ip/Pmods/PmodOLED_v1_0' will take precedence over the same IP in location /home/user/final-project/final-project-vivado/ip/PmodOLED_v1_0
Command: link_design -top ip_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.dcp' for cell 'ip_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.dcp' for cell 'ip_design_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_led_controller_0_0/ip_design_led_controller_0_0.dcp' for cell 'ip_design_i/led_controller_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_lms_pcore_0_0/ip_design_lms_pcore_0_0.dcp' for cell 'ip_design_i/lms_pcore_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_nco_0_0/ip_design_nco_0_0.dcp' for cell 'ip_design_i/nco_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.dcp' for cell 'ip_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0.dcp' for cell 'ip_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_zybo_audio_ctrl_0_0/ip_design_zybo_audio_ctrl_0_0.dcp' for cell 'ip_design_i/zybo_audio_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_xbar_0/ip_design_xbar_0.dcp' for cell 'ip_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_auto_pc_0/ip_design_auto_pc_0.dcp' for cell 'ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2521.074 ; gain = 0.000 ; free physical = 6133 ; free virtual = 23277
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0_board.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0_board.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_0_0/ip_design_axi_gpio_0_0.xdc] for cell 'ip_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0_board.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0_board.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_axi_gpio_1_0/ip_design_axi_gpio_1_0.xdc] for cell 'ip_design_i/axi_gpio_1/U0'
Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.xdc] for cell 'ip_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0/ip_design_processing_system7_0_0.xdc] for cell 'ip_design_i/processing_system7_0/inst'
Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0_board.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0_board.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.gen/sources_1/bd/ip_design/ip/ip_design_rst_ps7_0_100M_0/ip_design_rst_ps7_0_100M_0.xdc] for cell 'ip_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc]
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[0]'. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[0]'. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[1]'. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[1]'. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[2]'. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[2]'. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[3]'. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDs_out[3]'. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/user/final-project/final-project-vivado/final_project/final_project.srcs/constrs_1/imports/constraints/adventures_with_ip.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.051 ; gain = 0.000 ; free physical = 6025 ; free virtual = 23169
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

21 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2737.051 ; gain = 216.105 ; free physical = 6025 ; free virtual = 23169
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2737.051 ; gain = 0.000 ; free physical = 6014 ; free virtual = 23158

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1eb42c5d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.051 ; gain = 0.000 ; free physical = 5615 ; free virtual = 22766

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d14bf2b0

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2868.723 ; gain = 0.000 ; free physical = 5456 ; free virtual = 22608
INFO: [Opt 31-389] Phase Retarget created 88 cells and removed 123 cells
INFO: [Opt 31-1021] In phase Retarget, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13c6d6ed3

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2868.723 ; gain = 0.000 ; free physical = 5456 ; free virtual = 22608
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 22 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1237c2773

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2868.723 ; gain = 0.000 ; free physical = 5456 ; free virtual = 22608
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 38 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1237c2773

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2868.723 ; gain = 0.000 ; free physical = 5455 ; free virtual = 22608
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1237c2773

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2868.723 ; gain = 0.000 ; free physical = 5455 ; free virtual = 22608
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1237c2773

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2868.723 ; gain = 0.000 ; free physical = 5455 ; free virtual = 22608
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              88  |             123  |                                             10  |
|  Constant propagation         |               8  |              22  |                                              0  |
|  Sweep                        |               0  |              38  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.723 ; gain = 0.000 ; free physical = 5455 ; free virtual = 22608
Ending Logic Optimization Task | Checksum: 1fade3e8c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2868.723 ; gain = 0.000 ; free physical = 5455 ; free virtual = 22608

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: f9aceb62

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5439 ; free virtual = 22595
Ending Power Optimization Task | Checksum: f9aceb62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 3168.629 ; gain = 299.906 ; free physical = 5446 ; free virtual = 22601

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 24f3c4f05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5450 ; free virtual = 22606
Ending Final Cleanup Task | Checksum: 24f3c4f05

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5450 ; free virtual = 22606

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5450 ; free virtual = 22606
Ending Netlist Obfuscation Task | Checksum: 24f3c4f05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5450 ; free virtual = 22606
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3168.629 ; gain = 431.578 ; free physical = 5450 ; free virtual = 22606
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5444 ; free virtual = 22600
INFO: [Common 17-1381] The checkpoint '/home/user/final-project/final-project-vivado/final_project/final_project.runs/impl_1/ip_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ip_design_wrapper_drc_opted.rpt -pb ip_design_wrapper_drc_opted.pb -rpx ip_design_wrapper_drc_opted.rpx
Command: report_drc -file ip_design_wrapper_drc_opted.rpt -pb ip_design_wrapper_drc_opted.pb -rpx ip_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/final-project/final-project-vivado/final_project/final_project.runs/impl_1/ip_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5362 ; free virtual = 22518
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1734d23d3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5362 ; free virtual = 22518
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5362 ; free virtual = 22519

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 112b2d5e7

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5392 ; free virtual = 22549

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f7c9e45b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5410 ; free virtual = 22566

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f7c9e45b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5410 ; free virtual = 22566
Phase 1 Placer Initialization | Checksum: 1f7c9e45b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5410 ; free virtual = 22566

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1820ab560

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5405 ; free virtual = 22561

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d85578ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5405 ; free virtual = 22562

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d85578ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 5405 ; free virtual = 22562

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 148 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 63 nets or LUTs. Breaked 1 LUT, combined 62 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 200 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][1]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][15]_rep__0_n_0. Net driver ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][15]_rep__0 was replaced.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[14][5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][7]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][12]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][10]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][9]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][8]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][11]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][15]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][13]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][14]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_x_k_reg[15]_0[9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[11][6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[2][14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][7]. Replicated 2 times.
INFO: [Common 17-14] Message 'Physopt 32-81' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-232] Optimized 140 nets. Created 271 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 140 nets or cells. Created 271 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4362 ; free virtual = 21751
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4362 ; free virtual = 21751

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             62  |                    63  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |          271  |              0  |                   140  |           0  |           1  |  00:00:13  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          272  |             62  |                   203  |           0  |          10  |  00:00:13  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1219bf117

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4365 ; free virtual = 21754
Phase 2.4 Global Placement Core | Checksum: 1a3220685

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4381 ; free virtual = 21770
Phase 2 Global Placement | Checksum: 1a3220685

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4381 ; free virtual = 21770

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14a9516e1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4382 ; free virtual = 21771

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12bc91598

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4382 ; free virtual = 21771

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 149982598

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4382 ; free virtual = 21771

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1db93a9b9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4382 ; free virtual = 21771

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1af8360d4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4388 ; free virtual = 21777

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 123d8eecb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4391 ; free virtual = 21780

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 177e036ac

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4396 ; free virtual = 21785

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1856d95ca

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4396 ; free virtual = 21785

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1690b39d7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4412 ; free virtual = 21802
Phase 3 Detail Placement | Checksum: 1690b39d7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4412 ; free virtual = 21802

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fcfd9c7c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.428 | TNS=-6411.387 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c918185e

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4411 ; free virtual = 21801
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 156bd31e5

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4411 ; free virtual = 21801
Phase 4.1.1.1 BUFG Insertion | Checksum: fcfd9c7c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4411 ; free virtual = 21801

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-23.320. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 120a495fd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4422 ; free virtual = 21818

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4422 ; free virtual = 21818
Phase 4.1 Post Commit Optimization | Checksum: 120a495fd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4421 ; free virtual = 21818

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 120a495fd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4421 ; free virtual = 21818

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 120a495fd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4421 ; free virtual = 21818
Phase 4.3 Placer Reporting | Checksum: 120a495fd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4421 ; free virtual = 21819

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4421 ; free virtual = 21819

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4421 ; free virtual = 21819
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 189a6b939

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4420 ; free virtual = 21818
Ending Placer Task | Checksum: 12afead48

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4413 ; free virtual = 21811
INFO: [Common 17-83] Releasing license: Implementation
190 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4413 ; free virtual = 21812
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4393 ; free virtual = 21791
INFO: [Common 17-1381] The checkpoint '/home/user/final-project/final-project-vivado/final_project/final_project.runs/impl_1/ip_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ip_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4325 ; free virtual = 21728
INFO: [runtcl-4] Executing : report_utilization -file ip_design_wrapper_utilization_placed.rpt -pb ip_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ip_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4324 ; free virtual = 21727
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.13s |  WALL: 0.68s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4294 ; free virtual = 21697

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.894 | TNS=-6334.099 |
Phase 1 Physical Synthesis Initialization | Checksum: 170176ea6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4307 ; free virtual = 21710
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.894 | TNS=-6334.099 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 170176ea6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4306 ; free virtual = 21709

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.894 | TNS=-6334.099 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[14].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][14]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.871 | TNS=-6333.836 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[10].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][10]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.868 | TNS=-6333.617 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[15].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.851 | TNS=-6333.477 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[9].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][9]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.812 | TNS=-6333.310 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[12].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.809 | TNS=-6333.099 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[13].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][13]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.769 | TNS=-6332.983 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[5].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][5]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.728 | TNS=-6332.629 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[15].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.727 | TNS=-6332.621 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[11].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][11]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.720 | TNS=-6332.562 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[15].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.713 | TNS=-6332.165 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.687 | TNS=-6331.827 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[7].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][7]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.663 | TNS=-6331.671 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3]_2[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[3][0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.630 | TNS=-6330.498 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.622 | TNS=-6329.821 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][4]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.618 | TNS=-6329.641 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][8]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.595 | TNS=-6329.493 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[3][8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.581 | TNS=-6329.417 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.576 | TNS=-6328.983 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[3][0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.550 | TNS=-6328.062 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0. Net driver ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1 was replaced.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.542 | TNS=-6326.894 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[3][4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.540 | TNS=-6326.878 |
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[3][4]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.537 | TNS=-6326.854 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[3][0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[3][12]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__3_i_1_n_0. Net driver ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__3_i_1 was replaced.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__3_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.498 | TNS=-6313.142 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[11]_repN.  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11][11]_replica
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[11]_10[11]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.477 | TNS=-6312.785 |
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_n_90. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[11]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_9_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_9
INFO: [Physopt 32-710] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0. Critical path length was reduced through logic transformation on cell ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_comp.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.467 | TNS=-6309.108 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[15]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2
INFO: [Physopt 32-710] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_6_n_0. Critical path length was reduced through logic transformation on cell ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_6_comp.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.348 | TNS=-6276.039 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_3_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_3
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_11_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_11
INFO: [Physopt 32-710] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_3_n_0. Critical path length was reduced through logic transformation on cell ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_3_comp.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.289 | TNS=-6258.957 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[4].  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.285 | TNS=-6258.646 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0.  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.284 | TNS=-6257.862 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_10_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_10
INFO: [Physopt 32-710] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2_n_0. Critical path length was reduced through logic transformation on cell ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_2_comp_2.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.244 | TNS=-6246.723 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9
INFO: [Physopt 32-134] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_i_3_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_i_3
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE15[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1_n_0. Net driver ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1 was replaced.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.240 | TNS=-6245.657 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_9_n_0.  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_9
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.231 | TNS=-6243.446 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry__0_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0. Net driver ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1 was replaced.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.226 | TNS=-6239.035 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][11]_repN.  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][11]_replica
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][11]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.223 | TNS=-6238.708 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__184_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__184_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__184_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__184_carry_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__184_carry_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__184_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__4_i_1_n_0. Net driver ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__4_i_1 was replaced.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__4_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.220 | TNS=-6238.193 |
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[15].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_n_90. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[15]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.207 | TNS=-6236.526 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[11]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_3_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_3
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_11_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_11
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.192 | TNS=-6228.503 |
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0.  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.190 | TNS=-6228.285 |
INFO: [Physopt 32-663] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0.  Re-placed instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_comp
INFO: [Physopt 32-735] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.186 | TNS=-6227.849 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.186 | TNS=-6227.849 |
Phase 3 Critical Path Optimization | Checksum: 170176ea6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:11 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4277 ; free virtual = 21692

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.186 | TNS=-6227.849 |
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[15].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_n_90. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[11]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10
INFO: [Physopt 32-134] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1
INFO: [Physopt 32-572] Net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[15].  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][15]
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14]_13[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[14][0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[14][12]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25_n_90. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/write_reg_d_k_reg[11]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/filter_sum[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1_n_0.  Did not re-place instance ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1
INFO: [Physopt 32-702] Processed net ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.186 | TNS=-6227.849 |
Phase 4 Critical Path Optimization | Checksum: 170176ea6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4289 ; free virtual = 21703
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4290 ; free virtual = 21704
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-23.186 | TNS=-6227.849 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.708  |        106.250  |            0  |              0  |                    39  |           0  |           2  |  00:00:14  |
|  Total          |          0.708  |        106.250  |            0  |              0  |                    39  |           0  |           3  |  00:00:14  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4290 ; free virtual = 21704
Ending Physical Synthesis Task | Checksum: 1e81caa9b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4290 ; free virtual = 21704
INFO: [Common 17-83] Releasing license: Implementation
521 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:15 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4292 ; free virtual = 21707
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4273 ; free virtual = 21687
INFO: [Common 17-1381] The checkpoint '/home/user/final-project/final-project-vivado/final_project/final_project.runs/impl_1/ip_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2df313fd ConstDB: 0 ShapeSum: eb10fd2b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12fbc715f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4114 ; free virtual = 21491
Post Restoration Checksum: NetGraph: 8808bae5 NumContArr: a7b3b67a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12fbc715f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4112 ; free virtual = 21489

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12fbc715f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4078 ; free virtual = 21455

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12fbc715f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4081 ; free virtual = 21458
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 147e547ae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4019 ; free virtual = 21396
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.972| TNS=-6153.384| WHS=-0.184 | THS=-29.770|

Phase 2 Router Initialization | Checksum: 1ac197108

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4019 ; free virtual = 21396

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4368
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4368
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ac197108

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4017 ; free virtual = 21394
Phase 3 Initial Routing | Checksum: 1d732251f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4010 ; free virtual = 21387
INFO: [Route 35-580] Design has 54 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][7]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 369
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.667| TNS=-6601.596| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f455568d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4122 ; free virtual = 21499

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.666| TNS=-6603.509| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17b15cd7c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4054 ; free virtual = 21434
Phase 4 Rip-up And Reroute | Checksum: 17b15cd7c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4054 ; free virtual = 21434

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 103cca194

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4054 ; free virtual = 21434
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.551| TNS=-6587.758| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17af171aa

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4038 ; free virtual = 21418

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17af171aa

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4038 ; free virtual = 21418
Phase 5 Delay and Skew Optimization | Checksum: 17af171aa

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4038 ; free virtual = 21418

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13af7097f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4046 ; free virtual = 21426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.519| TNS=-6566.869| WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13ef8b543

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4042 ; free virtual = 21422
Phase 6 Post Hold Fix | Checksum: 13ef8b543

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4041 ; free virtual = 21421

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.67934 %
  Global Horizontal Routing Utilization  = 5.08295 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2126931e2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4056 ; free virtual = 21436

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2126931e2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4050 ; free virtual = 21430

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bc138307

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4040 ; free virtual = 21420

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-24.519| TNS=-6566.869| WHS=0.011  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1bc138307

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4044 ; free virtual = 21424
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4097 ; free virtual = 21477

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
540 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4097 ; free virtual = 21477
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3168.629 ; gain = 0.000 ; free physical = 4079 ; free virtual = 21459
INFO: [Common 17-1381] The checkpoint '/home/user/final-project/final-project-vivado/final_project/final_project.runs/impl_1/ip_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ip_design_wrapper_drc_routed.rpt -pb ip_design_wrapper_drc_routed.pb -rpx ip_design_wrapper_drc_routed.rpx
Command: report_drc -file ip_design_wrapper_drc_routed.rpt -pb ip_design_wrapper_drc_routed.pb -rpx ip_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/final-project/final-project-vivado/final_project/final_project.runs/impl_1/ip_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ip_design_wrapper_methodology_drc_routed.rpt -pb ip_design_wrapper_methodology_drc_routed.pb -rpx ip_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ip_design_wrapper_methodology_drc_routed.rpt -pb ip_design_wrapper_methodology_drc_routed.pb -rpx ip_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/final-project/final-project-vivado/final_project/final_project.runs/impl_1/ip_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ip_design_wrapper_power_routed.rpt -pb ip_design_wrapper_power_summary_routed.pb -rpx ip_design_wrapper_power_routed.rpx
Command: report_power -file ip_design_wrapper_power_routed.rpt -pb ip_design_wrapper_power_summary_routed.pb -rpx ip_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
552 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ip_design_wrapper_route_status.rpt -pb ip_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ip_design_wrapper_timing_summary_routed.rpt -pb ip_design_wrapper_timing_summary_routed.pb -rpx ip_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ip_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ip_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ip_design_wrapper_bus_skew_routed.rpt -pb ip_design_wrapper_bus_skew_routed.pb -rpx ip_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ip_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__0 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__0 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__0 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__1 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__1 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__1 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__10 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__10 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__10 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__10/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__12 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__12 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__12 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__12/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__13 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__13 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__13 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__13/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__15 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__15 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__15 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__15/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__16 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__16 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__16 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__16/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__17 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__17 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__17 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__17/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__18 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__18 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__18 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__18/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__19 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__19 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__19 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__19/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__2 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__2 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__2 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__27 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__27/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__27 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__27/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__27 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__27/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__3 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__3 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__3 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__4 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__4 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__4 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__4/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__6 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__6 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__6 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__8 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__8 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__8 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__8/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_1 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_1 input ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__0 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__1 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__10 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__12 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__13 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__15 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__16 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__17 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__17/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__18 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__19 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__2 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__27 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__27/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__3 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__4 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__6 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__8 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_1 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_10 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_11 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_19 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_2 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_20 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_21 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_23 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_26 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_26/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_27 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_27/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_28 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_28/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_29 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_29/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_3 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_30 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_4 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_5 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_6 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_7 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_8 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_9 output ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__0 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__1 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__10 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__12 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__13 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__15 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__16 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__17 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__18 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__19 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__2 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__25/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__26/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__27 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__27/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__28/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__3 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__4 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__6 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__8 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_1 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_10 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_11 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_19 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_2 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_20 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_21 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_23 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_26 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_26/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_27 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_27/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_28 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_28/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_29 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_29/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_3 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_30 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_4 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_5 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_6 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_7 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_8 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_9 multiplier stage ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 288 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ip_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/user/final-project/final-project-vivado/final_project/final_project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Dec  8 16:30:42 2021. For additional details about this file, please refer to the WebTalk help file at /home/software/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 228 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3436.242 ; gain = 223.141 ; free physical = 4051 ; free virtual = 21436
INFO: [Common 17-206] Exiting Vivado at Wed Dec  8 16:30:42 2021...
