# SpMV_ICCAD
The code for our ICCAD work "Optimized Data Reuse via Reordering for Sparse Matrix-Vector Multiplication on FPGAs"

## Experimental Setup
We evaluate the design on Xilinx ZCU106 under 100MHz and the Vivado toolchain's version is 2018.3.
