-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    zext_ln192 : IN STD_LOGIC_VECTOR (30 downto 0);
    s_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cols_non_t : IN STD_LOGIC_VECTOR (31 downto 0);
    mul_ln191 : IN STD_LOGIC_VECTOR (94 downto 0);
    mul_ln117_1 : IN STD_LOGIC_VECTOR (16 downto 0);
    M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    M_e_ce0 : OUT STD_LOGIC;
    M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    M_e_ce1 : OUT STD_LOGIC;
    M_e_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    s_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    s_9_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv95_0 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv95_1 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln192_fu_201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln115_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_reg_582_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln192_reg_589 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln192_reg_589_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln119_fu_237_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln119_reg_593 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln119_2_fu_241_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln119_2_reg_598 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln117_fu_245_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln117_reg_603 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln117_fu_294_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln119_fu_304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_3_fu_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal n_5_fu_482_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal p_fu_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_6_fu_502_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_fu_74 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln115_fu_249_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal s_5_fu_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln192_1_fu_405_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_fu_82 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal select_ln192_fu_229_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln192_cast_fu_152_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten8_fu_86 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal add_ln192_fu_206_p2 : STD_LOGIC_VECTOR (94 downto 0);
    signal s_9_fu_382_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal M_e_ce1_local : STD_LOGIC;
    signal M_e_ce0_local : STD_LOGIC;
    signal zext_ln115_fu_192_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln192_1_fu_215_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln193_fu_221_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_shl_fu_270_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl4_fu_277_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln117_fu_290_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln119_fu_284_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln119_2_fu_299_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_318_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln196_fu_334_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln196_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_6_fu_340_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_354_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal s_7_fu_346_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln197_fu_370_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln197_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_8_fu_376_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln118_fu_412_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln120_fu_418_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln121_fu_424_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln121_fu_424_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln193_1_fu_391_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln122_fu_436_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln122_fu_436_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln122_2_fu_446_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln122_2_fu_446_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln122_fu_440_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal select_ln193_2_fu_398_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln122_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln122_fu_456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln118_fu_412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln120_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln120_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln121_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln121_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal n_4_fu_462_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln121_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln121_2_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_fu_430_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    c_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    c_fu_74 <= ap_const_lv31_0;
                elsif (((icmp_ln192_fu_201_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    c_fu_74 <= add_ln115_fu_249_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten8_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten8_fu_86 <= ap_const_lv95_0;
                elsif (((icmp_ln192_fu_201_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten8_fu_86 <= add_ln192_fu_206_p2;
                end if;
            end if; 
        end if;
    end process;

    j_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_82 <= zext_ln192_cast_fu_152_p1;
                elsif (((icmp_ln192_fu_201_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    j_fu_82 <= select_ln192_fu_229_p3;
                end if;
            end if; 
        end if;
    end process;

    n_3_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    n_3_fu_66 <= ap_const_lv32_0;
                elsif (((icmp_ln192_reg_589_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    n_3_fu_66 <= n_5_fu_482_p3;
                end if;
            end if; 
        end if;
    end process;

    p_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_fu_70 <= ap_const_lv32_0;
                elsif (((icmp_ln192_reg_589_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    p_fu_70 <= p_6_fu_502_p3;
                end if;
            end if; 
        end if;
    end process;

    s_5_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    s_5_fu_78 <= s_4;
                elsif (((icmp_ln192_reg_589_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    s_5_fu_78 <= select_ln192_1_fu_405_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                icmp_ln115_reg_582 <= icmp_ln115_fu_196_p2;
                icmp_ln192_reg_589 <= icmp_ln192_fu_201_p2;
                trunc_ln117_reg_603 <= trunc_ln117_fu_245_p1;
                trunc_ln119_2_reg_598 <= trunc_ln119_2_fu_241_p1;
                trunc_ln119_reg_593 <= trunc_ln119_fu_237_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln115_reg_582_pp0_iter2_reg <= icmp_ln115_reg_582;
                icmp_ln192_reg_589_pp0_iter2_reg <= icmp_ln192_reg_589;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    M_e_address0 <= zext_ln119_fu_304_p1(17 - 1 downto 0);
    M_e_address1 <= zext_ln117_fu_294_p1(17 - 1 downto 0);
    M_e_ce0 <= M_e_ce0_local;

    M_e_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            M_e_ce0_local <= ap_const_logic_1;
        else 
            M_e_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_ce1 <= M_e_ce1_local;

    M_e_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            M_e_ce1_local <= ap_const_logic_1;
        else 
            M_e_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln115_fu_249_p2 <= std_logic_vector(unsigned(select_ln193_fu_221_p3) + unsigned(ap_const_lv31_1));
    add_ln117_fu_290_p2 <= std_logic_vector(unsigned(mul_ln117_1) + unsigned(trunc_ln117_reg_603));
    add_ln119_2_fu_299_p2 <= std_logic_vector(unsigned(add_ln119_fu_284_p2) + unsigned(trunc_ln117_reg_603));
    add_ln119_fu_284_p2 <= std_logic_vector(unsigned(p_shl_fu_270_p3) + unsigned(p_shl4_fu_277_p3));
    add_ln122_fu_456_p2 <= std_logic_vector(unsigned(select_ln193_2_fu_398_p3) + unsigned(ap_const_lv32_1));
    add_ln192_1_fu_215_p2 <= std_logic_vector(unsigned(j_fu_82) + unsigned(ap_const_lv64_1));
    add_ln192_fu_206_p2 <= std_logic_vector(unsigned(indvar_flatten8_fu_86) + unsigned(ap_const_lv95_1));
    add_ln196_fu_334_p2 <= std_logic_vector(unsigned(p_fu_70) + unsigned(ap_const_lv32_FFFFFFFF));
    add_ln197_fu_370_p2 <= std_logic_vector(unsigned(s_7_fu_346_p3) + unsigned(ap_const_lv32_FFFFFFFF));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln192_fu_201_p2)
    begin
        if (((icmp_ln192_fu_201_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter3_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln115_fu_196_p2 <= "1" when (signed(zext_ln115_fu_192_p1) < signed(cols_non_t)) else "0";
    icmp_ln118_fu_412_p0 <= M_e_q1;
    icmp_ln118_fu_412_p2 <= "1" when (icmp_ln118_fu_412_p0 = ap_const_lv32_0) else "0";
    icmp_ln120_fu_418_p0 <= M_e_q0;
    icmp_ln120_fu_418_p2 <= "1" when (icmp_ln120_fu_418_p0 = ap_const_lv32_0) else "0";
    icmp_ln121_fu_424_p0 <= M_e_q1;
    icmp_ln121_fu_424_p1 <= M_e_q0;
    icmp_ln121_fu_424_p2 <= "1" when (icmp_ln121_fu_424_p0 = icmp_ln121_fu_424_p1) else "0";
    icmp_ln122_fu_450_p2 <= "1" when (sext_ln122_2_fu_446_p1 = sub_ln122_fu_440_p2) else "0";
    icmp_ln192_fu_201_p2 <= "1" when (indvar_flatten8_fu_86 = mul_ln191) else "0";
    icmp_ln196_fu_328_p2 <= "1" when (signed(tmp_fu_318_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln197_fu_364_p2 <= "1" when (signed(tmp_3_fu_354_p4) > signed(ap_const_lv31_0)) else "0";
    n_4_fu_462_p3 <= 
        add_ln122_fu_456_p2 when (icmp_ln122_fu_450_p2(0) = '1') else 
        select_ln193_2_fu_398_p3;
    n_5_fu_482_p3 <= 
        select_ln193_2_fu_398_p3 when (or_ln121_fu_476_p2(0) = '1') else 
        n_4_fu_462_p3;
    or_ln120_fu_470_p2 <= (icmp_ln120_fu_418_p2 or icmp_ln118_fu_412_p2);
    or_ln121_2_fu_496_p2 <= (xor_ln121_fu_490_p2 or or_ln120_fu_470_p2);
    or_ln121_fu_476_p2 <= (or_ln120_fu_470_p2 or icmp_ln121_fu_424_p2);
    p_5_fu_430_p2 <= std_logic_vector(unsigned(select_ln193_1_fu_391_p3) + unsigned(ap_const_lv32_1));
    p_6_fu_502_p3 <= 
        select_ln193_1_fu_391_p3 when (or_ln121_2_fu_496_p2(0) = '1') else 
        p_5_fu_430_p2;
    p_shl4_fu_277_p3 <= (trunc_ln119_2_reg_598 & ap_const_lv6_0);
    p_shl_fu_270_p3 <= (trunc_ln119_reg_593 & ap_const_lv8_0);
    s_6_fu_340_p2 <= std_logic_vector(unsigned(add_ln196_fu_334_p2) + unsigned(s_5_fu_78));
    s_7_fu_346_p3 <= 
        s_6_fu_340_p2 when (icmp_ln196_fu_328_p2(0) = '1') else 
        s_5_fu_78;
    s_8_fu_376_p2 <= std_logic_vector(unsigned(add_ln197_fu_370_p2) + unsigned(n_3_fu_66));
    s_9_fu_382_p3 <= 
        s_8_fu_376_p2 when (icmp_ln197_fu_364_p2(0) = '1') else 
        s_7_fu_346_p3;
    s_9_out <= s_9_fu_382_p3;

    s_9_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln192_reg_589_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((icmp_ln192_reg_589_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            s_9_out_ap_vld <= ap_const_logic_1;
        else 
            s_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln192_1_fu_405_p3 <= 
        s_5_fu_78 when (icmp_ln115_reg_582_pp0_iter2_reg(0) = '1') else 
        s_9_fu_382_p3;
    select_ln192_fu_229_p3 <= 
        j_fu_82 when (icmp_ln115_fu_196_p2(0) = '1') else 
        add_ln192_1_fu_215_p2;
    select_ln193_1_fu_391_p3 <= 
        p_fu_70 when (icmp_ln115_reg_582_pp0_iter2_reg(0) = '1') else 
        ap_const_lv32_0;
    select_ln193_2_fu_398_p3 <= 
        n_3_fu_66 when (icmp_ln115_reg_582_pp0_iter2_reg(0) = '1') else 
        ap_const_lv32_0;
    select_ln193_fu_221_p3 <= 
        c_fu_74 when (icmp_ln115_fu_196_p2(0) = '1') else 
        ap_const_lv31_0;
    sext_ln122_2_fu_446_p0 <= M_e_q1;
        sext_ln122_2_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln122_2_fu_446_p0),33));

    sext_ln122_fu_436_p0 <= M_e_q0;
        sext_ln122_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln122_fu_436_p0),33));

    sub_ln122_fu_440_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln122_fu_436_p1));
    tmp_3_fu_354_p4 <= n_3_fu_66(31 downto 1);
    tmp_fu_318_p4 <= p_fu_70(31 downto 1);
    trunc_ln117_fu_245_p1 <= select_ln193_fu_221_p3(17 - 1 downto 0);
    trunc_ln119_2_fu_241_p1 <= select_ln192_fu_229_p3(11 - 1 downto 0);
    trunc_ln119_fu_237_p1 <= select_ln192_fu_229_p3(9 - 1 downto 0);
    xor_ln121_fu_490_p2 <= (icmp_ln121_fu_424_p2 xor ap_const_lv1_1);
    zext_ln115_fu_192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_fu_74),32));
    zext_ln117_fu_294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_fu_290_p2),64));
    zext_ln119_fu_304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln119_2_fu_299_p2),64));
    zext_ln192_cast_fu_152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln192),64));
end behav;
