
*** Running vivado
    with args -log start_screen_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source start_screen_test.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source start_screen_test.tcl -notrace
Command: synth_design -top start_screen_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7179 
WARNING: [Synth 8-2611] redeclaration of ansi port outClk is not allowed [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/clockDiv.v:14]
WARNING: [Synth 8-2611] redeclaration of ansi port segment is not allowed [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/decoder.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1386.195 ; gain = 0.000 ; free physical = 3572 ; free virtual = 6443
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'start_screen_test' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/clockDiv.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (1#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/clockDiv.v:9]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_test.v:50]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_test.v:51]
INFO: [Synth 8-6157] synthesizing module 'quad7seg' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:8]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/decoder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (2#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/decoder.v:8]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:48]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:48]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:48]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:48]
INFO: [Synth 8-6155] done synthesizing module 'quad7seg' (3#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:8]
WARNING: [Synth 8-3848] Net image0[0] in module/entity start_screen_test does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_test.v:33]
WARNING: [Synth 8-3848] Net image1[24] in module/entity start_screen_test does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_test.v:34]
WARNING: [Synth 8-3848] Net image0[1] in module/entity start_screen_test does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_test.v:33]
WARNING: [Synth 8-3848] Net image1[0] in module/entity start_screen_test does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_test.v:34]
WARNING: [Synth 8-3848] Net image0[2] in module/entity start_screen_test does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_test.v:33]
WARNING: [Synth 8-3848] Net image1[208] in module/entity start_screen_test does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_test.v:34]
WARNING: [Synth 8-3848] Net image0[3] in module/entity start_screen_test does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_test.v:33]
WARNING: [Synth 8-3848] Net image1[136] in module/entity start_screen_test does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_test.v:34]
INFO: [Synth 8-6155] done synthesizing module 'start_screen_test' (4#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_test.v:23]
WARNING: [Synth 8-3331] design start_screen_test has unconnected port ps2_data
WARNING: [Synth 8-3331] design start_screen_test has unconnected port ps2_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1411.109 ; gain = 24.914 ; free physical = 3592 ; free virtual = 6463
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1411.109 ; gain = 24.914 ; free physical = 3591 ; free virtual = 6463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1411.109 ; gain = 24.914 ; free physical = 3591 ; free virtual = 6463
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/start_screen_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/start_screen_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1715.008 ; gain = 0.000 ; free physical = 3342 ; free virtual = 6214
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1715.008 ; gain = 0.000 ; free physical = 3343 ; free virtual = 6214
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1715.008 ; gain = 0.000 ; free physical = 3343 ; free virtual = 6214
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1715.008 ; gain = 0.000 ; free physical = 3343 ; free virtual = 6214
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1715.008 ; gain = 328.812 ; free physical = 3417 ; free virtual = 6289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1715.008 ; gain = 328.812 ; free physical = 3417 ; free virtual = 6289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1715.008 ; gain = 328.812 ; free physical = 3419 ; free virtual = 6290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1715.008 ; gain = 328.812 ; free physical = 3409 ; free virtual = 6280
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module start_screen_test 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module clockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module quad7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design start_screen_test has port dp driven by constant 0
WARNING: [Synth 8-3331] design start_screen_test has unconnected port ps2_data
WARNING: [Synth 8-3331] design start_screen_test has unconnected port ps2_clk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1715.008 ; gain = 328.812 ; free physical = 3399 ; free virtual = 6272
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1715.008 ; gain = 328.812 ; free physical = 3275 ; free virtual = 6148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1715.008 ; gain = 328.812 ; free physical = 3275 ; free virtual = 6148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1723.016 ; gain = 336.820 ; free physical = 3274 ; free virtual = 6147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1723.016 ; gain = 336.820 ; free physical = 3274 ; free virtual = 6147
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1723.016 ; gain = 336.820 ; free physical = 3274 ; free virtual = 6147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1723.016 ; gain = 336.820 ; free physical = 3274 ; free virtual = 6147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1723.016 ; gain = 336.820 ; free physical = 3274 ; free virtual = 6147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1723.016 ; gain = 336.820 ; free physical = 3274 ; free virtual = 6147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1723.016 ; gain = 336.820 ; free physical = 3274 ; free virtual = 6147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    20|
|3     |LUT2 |     5|
|4     |FDRE |    21|
|5     |IBUF |     1|
|6     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+-------------------+------------+------+
|      |Instance           |Module      |Cells |
+------+-------------------+------------+------+
|1     |top                |            |    60|
|2     |  SEG              |quad7seg    |     8|
|3     |  c2               |clockDiv    |     2|
|4     |  \genblk1[0].c1   |clockDiv_0  |     2|
|5     |  \genblk1[10].c1  |clockDiv_1  |     2|
|6     |  \genblk1[11].c1  |clockDiv_2  |     2|
|7     |  \genblk1[12].c1  |clockDiv_3  |     2|
|8     |  \genblk1[13].c1  |clockDiv_4  |     2|
|9     |  \genblk1[14].c1  |clockDiv_5  |     2|
|10    |  \genblk1[15].c1  |clockDiv_6  |     2|
|11    |  \genblk1[16].c1  |clockDiv_7  |     2|
|12    |  \genblk1[17].c1  |clockDiv_8  |     2|
|13    |  \genblk1[1].c1   |clockDiv_9  |     2|
|14    |  \genblk1[2].c1   |clockDiv_10 |     2|
|15    |  \genblk1[3].c1   |clockDiv_11 |     2|
|16    |  \genblk1[4].c1   |clockDiv_12 |     2|
|17    |  \genblk1[5].c1   |clockDiv_13 |     2|
|18    |  \genblk1[6].c1   |clockDiv_14 |     2|
|19    |  \genblk1[7].c1   |clockDiv_15 |     2|
|20    |  \genblk1[8].c1   |clockDiv_16 |     2|
|21    |  \genblk1[9].c1   |clockDiv_17 |     2|
+------+-------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1723.016 ; gain = 336.820 ; free physical = 3274 ; free virtual = 6147
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1723.016 ; gain = 32.922 ; free physical = 3328 ; free virtual = 6201
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1723.023 ; gain = 336.820 ; free physical = 3328 ; free virtual = 6201
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1723.023 ; gain = 0.000 ; free physical = 3271 ; free virtual = 6144
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1723.023 ; gain = 336.914 ; free physical = 3328 ; free virtual = 6201
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1723.023 ; gain = 0.000 ; free physical = 3328 ; free virtual = 6201
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/synth_1/start_screen_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file start_screen_test_utilization_synth.rpt -pb start_screen_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 01:26:55 2019...
