Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 24 15:13:18 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   172 |
|    Minimum number of control sets                        |   172 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   382 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   172 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    26 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    59 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |    46 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             403 |          139 |
| No           | No                    | Yes                    |              60 |           19 |
| No           | Yes                   | No                     |             545 |          202 |
| Yes          | No                    | No                     |             278 |           69 |
| Yes          | No                    | Yes                    |              25 |           12 |
| Yes          | Yes                   | No                     |            1427 |          412 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                              Enable Signal                                                                                              |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                 |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                       |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                       |                1 |              1 |         1.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                         | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                      |                1 |              1 |         1.00 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
| ~design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                         | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                 |                1 |              1 |         1.00 |
| ~design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                   |                1 |              1 |         1.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                 |                1 |              1 |         1.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                       | design_2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    |                                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/Wrapper/Ps2Interface/shift_frame                                                                                                                                                | design_2_i/axi_ps2_0/U0/Wrapper/Ps2Interface/reset_bit_count                                                                                   |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/Wrapper/Ps2Interface/E[0]                                                                                                                                                       | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IsrBuffReg0                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IsrReg[30]_i_1_n_0                                                                                                                                    | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                1 |              4 |         4.00 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                  | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                         | design_2_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                2 |              4 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |         4.00 |
| ~design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                         | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                               | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                       | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                         |                                                                                                                                                |                3 |              4 |         1.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                   | design_2_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                               |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                   | design_2_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                               |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_2_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                1 |              4 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_100us_count[13]_i_1_n_0                                                                     |                3 |              5 |         1.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_20us_count[5]_i_1_n_0                                                                       |                2 |              5 |         2.50 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                |                3 |              5 |         1.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              5 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                         | design_2_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                          |                1 |              5 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_20us_count[10]_i_1_n_0                                                                      |                2 |              6 |         3.00 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                 |                                                                                                                                                |                1 |              6 |         6.00 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                  |                                                                                                                                                |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                   |                                                                                                                                                |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | design_2_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                              |                2 |              6 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_63clk_count[6]_i_1_n_0                                                                      |                2 |              7 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/p_3_in                                                                                                                                                  |                                                                                                                                                |                1 |              7 |         7.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/Wrapper/Ps2Interface/clk_count_0                                                                                                                                                | design_2_i/axi_ps2_0/U0/Wrapper/Ps2Interface/SyncAsyncClk/SR[0]                                                                                |                2 |              7 |         3.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                1 |              7 |         7.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                2 |              7 |         3.50 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                   |                                                                                                                                                |                2 |              8 |         4.00 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0                                                                                                                  |                                                                                                                                                |                1 |              8 |         8.00 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                |                2 |              8 |         4.00 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                |                7 |              8 |         1.14 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/Wrapper/Ps2Interface/load_rx_data                                                                                                                                               |                                                                                                                                                |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                             | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                            | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                             | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                            | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[31]_i_1_n_0                                                                                                                                    | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[15]_i_1_n_0                                                                                                                                    | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[23]_i_1_n_0                                                                                                                                    | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[7]_i_1_n_0                                                                                                                                     | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[23]_i_1_n_0                                                                                                                                    | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[7]_i_1_n_0                                                                                                                                     | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[15]_i_1_n_0                                                                                                                                    | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[31]_i_1_n_0                                                                                                                                    | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[31]_i_1_n_0                                                                                                                                 | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[7]_i_1_n_0                                                                                                                                    | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[15]_i_1_n_0                                                                                                                                   | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[15]_i_1_n_0                                                                                                                                 | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[23]_i_1_n_0                                                                                                                                   | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[7]_i_1_n_0                                                                                                                                  | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[23]_i_1_n_0                                                                                                                                 | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[31]_i_1_n_0                                                                                                                                   | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                       | design_2_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                3 |              8 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                               | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                               | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                               | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                          | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                         | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                               | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                               | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                               | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                3 |              8 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                         | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                3 |              8 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                               | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                               | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                               | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                         | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                       |                                                                                                                                                |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                           | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |              8 |         2.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                             |                                                                                                                                                |                1 |              8 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | design_2_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                3 |              8 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                         | design_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                2 |              8 |         4.00 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                               |                                                                                                                                                |                1 |              8 |         8.00 |
| ~design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                                |                2 |              8 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_100us_count[12]_i_1_n_0                                                                     |                4 |              9 |         2.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                       | design_2_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                3 |              9 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/Wrapper/Ps2Interface/frame[9]_i_1_n_0                                                                                                                                           |                                                                                                                                                |                2 |             10 |         5.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                4 |             10 |         2.50 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |             10 |         3.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/vcount[9]_i_1_n_0                                                                                                             | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                4 |             10 |         2.50 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                       |                                                                                                                                                |                3 |             10 |         3.33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             11 |         2.75 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                5 |             11 |         2.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     |                                                                                                                                                |                2 |             12 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                3 |             12 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     |                                                                                                                                                |                2 |             12 |         6.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                             |                4 |             12 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                            |                4 |             12 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                            | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                4 |             16 |         4.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             16 |         2.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                9 |             17 |         1.89 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                3 |             17 |         5.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                           | design_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                5 |             19 |         3.80 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                       |                3 |             20 |         6.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                4 |             21 |         5.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             21 |         2.62 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |                9 |             21 |         2.33 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                         | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_5                                                                                          |                5 |             23 |         4.60 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                      | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                5 |             27 |         5.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                6 |             28 |         4.67 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                          |                9 |             31 |         3.44 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |               10 |             31 |         3.10 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                  | design_2_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |               11 |             32 |         2.91 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                 | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                | design_2_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               15 |             32 |         2.13 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                                                    | design_2_i/VGA_Controller_v1_0_0/inst/VGA_Controller_v1_0_S_AXI_inst/sync/s_axi_aresetn_0                                                      |               10 |             32 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_1[0]                                                     | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                9 |             32 |         3.56 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               10 |             32 |         3.20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             32 |         2.91 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_2_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |               32 |             32 |         1.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                               | design_2_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                     |                                                                                                                                                |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                    | design_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |               11 |             32 |         2.91 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/slv_reg_rden                                                                                                                                            | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                            |               15 |             32 |         2.13 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                     | design_2_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                5 |             32 |         6.40 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               11 |             32 |         2.91 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                  |                                                                                                                                                |                7 |             32 |         4.57 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                                |               11 |             33 |         3.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      |                                                                                                                                                |                8 |             34 |         4.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |               14 |             41 |         2.93 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                     |               12 |             43 |         3.58 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   |                                                                                                                                                |               13 |             47 |         3.62 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                         |                                                                                                                                                |                8 |             64 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                         |                                                                                                                                                |               11 |             75 |         6.82 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                         |                                                                                                                                                |               23 |             80 |         3.48 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               34 |             88 |         2.59 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                        |                                                                                                                                                |               16 |            128 |         8.00 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               66 |            157 |         2.38 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                       | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               68 |            221 |         3.25 |
|  design_2_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                         |                                                                                                                                                |              117 |            336 |         2.87 |
+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


