# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/2_Compteur_Impulsions/impulse_count_.vhd" \
"../../../../project_1.srcs/sim_1/imports/2_Compteur_Impulsions/TB_impulse_count.vhd" \

# Do not sort compile order
nosort
