// Seed: 1455225404
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2
    , id_10 = 1,
    output wor id_3,
    input wor id_4,
    input supply1 id_5,
    input wire id_6,
    input tri id_7,
    input supply1 id_8
);
  wire  id_11;
  uwire id_12;
  wire  id_13;
  assign id_12 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output uwire id_8,
    output tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    output tri id_13#(
        .id_38(1),
        .id_39(1)
    ),
    input tri1 id_14,
    output tri id_15,
    input supply0 id_16,
    input wor id_17,
    output wor id_18,
    input supply0 id_19,
    input wor id_20
    , id_40,
    output wor id_21,
    input wire id_22,
    output tri0 id_23,
    input wand id_24,
    input wor id_25,
    input tri0 id_26,
    input tri0 id_27,
    input tri0 id_28,
    input wand id_29,
    input uwire id_30,
    input wire id_31,
    input tri id_32,
    output wor id_33,
    output tri1 id_34,
    input supply0 id_35,
    input tri0 id_36
);
  id_41(
      !1, 1'd0
  ); module_0(
      id_35, id_7, id_17, id_33, id_27, id_32, id_29, id_11, id_25
  );
  wire id_42 = id_39;
  assign id_21 = id_28;
endmodule
