
module Rectify {
	input: Input
	output: Output
	ports: [
		port ModeProperty {
			name: "mode"
			block: Mode
			meta: "	Possible options are 'Full' and 'Half'."
		}
	]
	internalBlocks: [
		signal Input {},
		signal Output {},
		signal Mode {}
	]
	streams: [
		Input >> Output;
	]
	meta: "Not implemented yet"
}
