Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 29 17:17:21 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file IR_Test_timing_summary_routed.rpt -pb IR_Test_timing_summary_routed.pb -rpx IR_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : IR_Test
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (87)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (155)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (87)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[44]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[53]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[65]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM/FSM_onehot_PS_reg[74]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: SlowClock/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (155)
--------------------------------------------------
 There are 155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.478        0.000                      0                   64        0.104        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.478        0.000                      0                   64        0.104        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.088%)  route 3.098ns (78.912%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  SlowClock/my_div.div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.833     6.376    SlowClock/div_cnt[20]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.500 f  SlowClock/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.307     6.807    SlowClock/my_div.div_cnt[31]_i_7_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  SlowClock/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.998     7.929    SlowClock/my_div.div_cnt[31]_i_3_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.053 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959     9.013    SlowClock/tmp_clk
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    SlowClock/my_div.div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.088%)  route 3.098ns (78.912%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  SlowClock/my_div.div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.833     6.376    SlowClock/div_cnt[20]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.500 f  SlowClock/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.307     6.807    SlowClock/my_div.div_cnt[31]_i_7_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  SlowClock/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.998     7.929    SlowClock/my_div.div_cnt[31]_i_3_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.053 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959     9.013    SlowClock/tmp_clk
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    SlowClock/my_div.div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.088%)  route 3.098ns (78.912%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  SlowClock/my_div.div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.833     6.376    SlowClock/div_cnt[20]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.500 f  SlowClock/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.307     6.807    SlowClock/my_div.div_cnt[31]_i_7_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  SlowClock/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.998     7.929    SlowClock/my_div.div_cnt[31]_i_3_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.053 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959     9.013    SlowClock/tmp_clk
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    SlowClock/my_div.div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.088%)  route 3.098ns (78.912%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  SlowClock/my_div.div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.833     6.376    SlowClock/div_cnt[20]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.500 f  SlowClock/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.307     6.807    SlowClock/my_div.div_cnt[31]_i_7_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  SlowClock/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.998     7.929    SlowClock/my_div.div_cnt[31]_i_3_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.053 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.959     9.013    SlowClock/tmp_clk
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[28]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    SlowClock/my_div.div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.828ns (21.968%)  route 2.941ns (78.032%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  SlowClock/my_div.div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.833     6.376    SlowClock/div_cnt[20]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.500 f  SlowClock/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.307     6.807    SlowClock/my_div.div_cnt[31]_i_7_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  SlowClock/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.998     7.929    SlowClock/my_div.div_cnt[31]_i_3_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.053 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.802     8.855    SlowClock/tmp_clk
    SLICE_X35Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.491    SlowClock/my_div.div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.828ns (21.968%)  route 2.941ns (78.032%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  SlowClock/my_div.div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.833     6.376    SlowClock/div_cnt[20]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.500 f  SlowClock/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.307     6.807    SlowClock/my_div.div_cnt[31]_i_7_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  SlowClock/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.998     7.929    SlowClock/my_div.div_cnt[31]_i_3_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.053 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.802     8.855    SlowClock/tmp_clk
    SLICE_X35Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.491    SlowClock/my_div.div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.828ns (21.968%)  route 2.941ns (78.032%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  SlowClock/my_div.div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.833     6.376    SlowClock/div_cnt[20]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.500 f  SlowClock/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.307     6.807    SlowClock/my_div.div_cnt[31]_i_7_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  SlowClock/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.998     7.929    SlowClock/my_div.div_cnt[31]_i_3_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.053 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.802     8.855    SlowClock/tmp_clk
    SLICE_X35Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.491    SlowClock/my_div.div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.828ns (22.999%)  route 2.772ns (77.001%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  SlowClock/my_div.div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.833     6.363    SlowClock/div_cnt[28]
    SLICE_X34Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.487 f  SlowClock/my_div.div_cnt[31]_i_8/O
                         net (fo=1, routed)           0.307     6.795    SlowClock/my_div.div_cnt[31]_i_8_n_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.919 f  SlowClock/my_div.div_cnt[31]_i_4/O
                         net (fo=2, routed)           0.964     7.882    SlowClock/my_div.div_cnt[31]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.006 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.668     8.674    SlowClock/tmp_clk
    SLICE_X35Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[21]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.502    SlowClock/my_div.div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.828ns (22.999%)  route 2.772ns (77.001%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  SlowClock/my_div.div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.833     6.363    SlowClock/div_cnt[28]
    SLICE_X34Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.487 f  SlowClock/my_div.div_cnt[31]_i_8/O
                         net (fo=1, routed)           0.307     6.795    SlowClock/my_div.div_cnt[31]_i_8_n_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.919 f  SlowClock/my_div.div_cnt[31]_i_4/O
                         net (fo=2, routed)           0.964     7.882    SlowClock/my_div.div_cnt[31]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.006 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.668     8.674    SlowClock/tmp_clk
    SLICE_X35Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[22]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.502    SlowClock/my_div.div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.828ns (22.999%)  route 2.772ns (77.001%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  SlowClock/my_div.div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.833     6.363    SlowClock/div_cnt[28]
    SLICE_X34Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.487 f  SlowClock/my_div.div_cnt[31]_i_8/O
                         net (fo=1, routed)           0.307     6.795    SlowClock/my_div.div_cnt[31]_i_8_n_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.919 f  SlowClock/my_div.div_cnt[31]_i_4/O
                         net (fo=2, routed)           0.964     7.882    SlowClock/my_div.div_cnt[31]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.006 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.668     8.674    SlowClock/tmp_clk
    SLICE_X35Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[23]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.502    SlowClock/my_div.div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  5.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    SlowClock/div_cnt[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  SlowClock/my_div.div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    SlowClock/my_div.div_cnt_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  SlowClock/my_div.div_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    SlowClock/data0[25]
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    SlowClock/my_div.div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    SlowClock/div_cnt[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  SlowClock/my_div.div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    SlowClock/my_div.div_cnt_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  SlowClock/my_div.div_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    SlowClock/data0[27]
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    SlowClock/my_div.div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    SlowClock/div_cnt[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  SlowClock/my_div.div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    SlowClock/my_div.div_cnt_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  SlowClock/my_div.div_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    SlowClock/data0[26]
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    SlowClock/my_div.div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    SlowClock/div_cnt[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  SlowClock/my_div.div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    SlowClock/my_div.div_cnt_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  SlowClock/my_div.div_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    SlowClock/data0[28]
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    SlowClock/my_div.div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    SlowClock/div_cnt[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  SlowClock/my_div.div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    SlowClock/my_div.div_cnt_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  SlowClock/my_div.div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    SlowClock/my_div.div_cnt_reg[28]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  SlowClock/my_div.div_cnt_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.961    SlowClock/data0[29]
    SLICE_X35Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    SlowClock/my_div.div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    SlowClock/div_cnt[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  SlowClock/my_div.div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    SlowClock/my_div.div_cnt_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  SlowClock/my_div.div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    SlowClock/my_div.div_cnt_reg[28]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  SlowClock/my_div.div_cnt_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.972    SlowClock/data0[31]
    SLICE_X35Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    SlowClock/my_div.div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    SlowClock/div_cnt[24]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  SlowClock/my_div.div_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    SlowClock/my_div.div_cnt_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  SlowClock/my_div.div_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    SlowClock/my_div.div_cnt_reg[28]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  SlowClock/my_div.div_cnt_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.997    SlowClock/data0[30]
    SLICE_X35Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    SlowClock/my_div.div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  SlowClock/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  SlowClock/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           0.175     1.784    SlowClock/div_cnt[0]
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.043     1.827 r  SlowClock/my_div.div_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    SlowClock/div_cnt_0[0]
    SLICE_X34Y44         FDRE                                         r  SlowClock/my_div.div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  SlowClock/my_div.div_cnt_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.133     1.578    SlowClock/my_div.div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SlowClock/tmp_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/tmp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  SlowClock/tmp_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  SlowClock/tmp_clk_reg/Q
                         net (fo=2, routed)           0.175     1.784    SlowClock/T_1
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  SlowClock/tmp_clk_i_1/O
                         net (fo=1, routed)           0.000     1.829    SlowClock/tmp_clk_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  SlowClock/tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  SlowClock/tmp_clk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.565    SlowClock/tmp_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  SlowClock/my_div.div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SlowClock/my_div.div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.120     1.706    SlowClock/div_cnt[12]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  SlowClock/my_div.div_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    SlowClock/data0[12]
    SLICE_X35Y46         FDRE                                         r  SlowClock/my_div.div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  SlowClock/my_div.div_cnt_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    SlowClock/my_div.div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   SlowClock/my_div.div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   SlowClock/my_div.div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   SlowClock/my_div.div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   SlowClock/my_div.div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   SlowClock/my_div.div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   SlowClock/my_div.div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   SlowClock/my_div.div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   SlowClock/my_div.div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   SlowClock/my_div.div_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   SlowClock/my_div.div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   SlowClock/my_div.div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   SlowClock/my_div.div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   SlowClock/my_div.div_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   SlowClock/my_div.div_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM/FSM_onehot_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.142ns  (logic 1.825ns (19.966%)  route 7.317ns (80.034%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  IR_IBUF_inst/O
                         net (fo=53, routed)          5.608     7.061    FSM/IR_IBUF
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.124     7.185 r  FSM/FSM_onehot_PS[0]_i_11/O
                         net (fo=1, routed)           0.838     8.024    FSM/FSM_onehot_PS[0]_i_11_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     8.148 r  FSM/FSM_onehot_PS[0]_i_3/O
                         net (fo=1, routed)           0.870     9.018    FSM/FSM_onehot_PS[0]_i_3_n_0
    SLICE_X4Y19          LUT3 (Prop_lut3_I1_O)        0.124     9.142 r  FSM/FSM_onehot_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     9.142    FSM/FSM_onehot_PS[0]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  FSM/FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM/FSM_onehot_PS_reg[39]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.035ns  (logic 1.577ns (22.421%)  route 5.458ns (77.579%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  IR_IBUF_inst/O
                         net (fo=53, routed)          4.344     5.797    FSM/IR_IBUF
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     5.921 r  FSM/FSM_onehot_PS[69]_i_1/O
                         net (fo=35, routed)          1.114     7.035    FSM/IR0
    SLICE_X3Y20          FDRE                                         r  FSM/FSM_onehot_PS_reg[39]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM/FSM_onehot_PS_reg[43]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.035ns  (logic 1.577ns (22.421%)  route 5.458ns (77.579%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  IR_IBUF_inst/O
                         net (fo=53, routed)          4.344     5.797    FSM/IR_IBUF
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     5.921 r  FSM/FSM_onehot_PS[69]_i_1/O
                         net (fo=35, routed)          1.114     7.035    FSM/IR0
    SLICE_X3Y20          FDRE                                         r  FSM/FSM_onehot_PS_reg[43]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM/FSM_onehot_PS_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 1.577ns (22.824%)  route 5.333ns (77.176%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  IR_IBUF_inst/O
                         net (fo=53, routed)          4.344     5.797    FSM/IR_IBUF
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     5.921 r  FSM/FSM_onehot_PS[69]_i_1/O
                         net (fo=35, routed)          0.990     6.911    FSM/IR0
    SLICE_X5Y18          FDRE                                         r  FSM/FSM_onehot_PS_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM/FSM_onehot_PS_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 1.577ns (22.824%)  route 5.333ns (77.176%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  IR_IBUF_inst/O
                         net (fo=53, routed)          4.344     5.797    FSM/IR_IBUF
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     5.921 r  FSM/FSM_onehot_PS[69]_i_1/O
                         net (fo=35, routed)          0.990     6.911    FSM/IR0
    SLICE_X5Y18          FDRE                                         r  FSM/FSM_onehot_PS_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM/FSM_onehot_PS_reg[49]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 1.577ns (22.824%)  route 5.333ns (77.176%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  IR_IBUF_inst/O
                         net (fo=53, routed)          4.344     5.797    FSM/IR_IBUF
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     5.921 r  FSM/FSM_onehot_PS[69]_i_1/O
                         net (fo=35, routed)          0.990     6.911    FSM/IR0
    SLICE_X5Y18          FDRE                                         r  FSM/FSM_onehot_PS_reg[49]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM/FSM_onehot_PS_reg[69]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 1.577ns (22.824%)  route 5.333ns (77.176%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  IR_IBUF_inst/O
                         net (fo=53, routed)          4.344     5.797    FSM/IR_IBUF
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     5.921 r  FSM/FSM_onehot_PS[69]_i_1/O
                         net (fo=35, routed)          0.990     6.911    FSM/IR0
    SLICE_X5Y18          FDRE                                         r  FSM/FSM_onehot_PS_reg[69]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM/FSM_onehot_PS_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 1.577ns (23.295%)  route 5.194ns (76.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  IR_IBUF_inst/O
                         net (fo=53, routed)          4.344     5.797    FSM/IR_IBUF
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     5.921 r  FSM/FSM_onehot_PS[69]_i_1/O
                         net (fo=35, routed)          0.850     6.771    FSM/IR0
    SLICE_X4Y20          FDRE                                         r  FSM/FSM_onehot_PS_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM/FSM_onehot_PS_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 1.577ns (23.295%)  route 5.194ns (76.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  IR_IBUF_inst/O
                         net (fo=53, routed)          4.344     5.797    FSM/IR_IBUF
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     5.921 r  FSM/FSM_onehot_PS[69]_i_1/O
                         net (fo=35, routed)          0.850     6.771    FSM/IR0
    SLICE_X4Y20          FDRE                                         r  FSM/FSM_onehot_PS_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM/FSM_onehot_PS_reg[36]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 1.577ns (23.295%)  route 5.194ns (76.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  IR_IBUF_inst/O
                         net (fo=53, routed)          4.344     5.797    FSM/IR_IBUF
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     5.921 r  FSM/FSM_onehot_PS[69]_i_1/O
                         net (fo=35, routed)          0.850     6.771    FSM/IR0
    SLICE_X4Y20          FDRE                                         r  FSM/FSM_onehot_PS_reg[36]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[42]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/FSM_onehot_PS_reg[43]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.148ns (66.369%)  route 0.075ns (33.631%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[42]/C
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  FSM/FSM_onehot_PS_reg[42]/Q
                         net (fo=2, routed)           0.075     0.223    FSM/FSM_onehot_PS_reg_n_0_[42]
    SLICE_X3Y20          FDRE                                         r  FSM/FSM_onehot_PS_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/FSM_onehot_PS_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[31]/C
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM/FSM_onehot_PS_reg[31]/Q
                         net (fo=2, routed)           0.112     0.253    FSM/FSM_onehot_PS_reg_n_0_[31]
    SLICE_X6Y20          FDRE                                         r  FSM/FSM_onehot_PS_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/FSM_onehot_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.931%)  route 0.116ns (45.069%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[0]/C
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM/FSM_onehot_PS_reg[0]/Q
                         net (fo=2, routed)           0.116     0.257    FSM/FSM_onehot_PS_reg_n_0_[0]
    SLICE_X6Y18          FDRE                                         r  FSM/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[60]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/FSM_onehot_PS_reg[61]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[60]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM/FSM_onehot_PS_reg[60]/Q
                         net (fo=2, routed)           0.121     0.262    FSM/FSM_onehot_PS_reg_n_0_[60]
    SLICE_X2Y18          FDRE                                         r  FSM/FSM_onehot_PS_reg[61]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/FSM_onehot_PS_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[5]/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM/FSM_onehot_PS_reg[5]/Q
                         net (fo=2, routed)           0.121     0.262    FSM/FSM_onehot_PS_reg_n_0_[5]
    SLICE_X5Y19          FDRE                                         r  FSM/FSM_onehot_PS_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[71]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/FSM_onehot_PS_reg[72]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[71]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM/FSM_onehot_PS_reg[71]/Q
                         net (fo=2, routed)           0.135     0.263    FSM/FSM_onehot_PS_reg_n_0_[71]
    SLICE_X4Y18          FDRE                                         r  FSM/FSM_onehot_PS_reg[72]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[36]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/FSM_onehot_PS_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.189%)  route 0.124ns (46.811%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[36]/C
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM/FSM_onehot_PS_reg[36]/Q
                         net (fo=2, routed)           0.124     0.265    FSM/FSM_onehot_PS_reg_n_0_[36]
    SLICE_X2Y20          FDRE                                         r  FSM/FSM_onehot_PS_reg[37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[49]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/FSM_onehot_PS_reg[50]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.995%)  route 0.125ns (47.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[49]/C
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM/FSM_onehot_PS_reg[49]/Q
                         net (fo=2, routed)           0.125     0.266    FSM/FSM_onehot_PS_reg_n_0_[49]
    SLICE_X3Y18          FDRE                                         r  FSM/FSM_onehot_PS_reg[50]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/FSM_onehot_PS_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.164ns (61.146%)  route 0.104ns (38.854%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[3]/C
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM/FSM_onehot_PS_reg[3]/Q
                         net (fo=2, routed)           0.104     0.268    FSM/FSM_onehot_PS_reg_n_0_[3]
    SLICE_X5Y19          FDRE                                         r  FSM/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_onehot_PS_reg[35]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM/FSM_onehot_PS_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE                         0.000     0.000 r  FSM/FSM_onehot_PS_reg[35]/C
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM/FSM_onehot_PS_reg[35]/Q
                         net (fo=2, routed)           0.128     0.269    FSM/FSM_onehot_PS_reg_n_0_[35]
    SLICE_X4Y20          FDRE                                         r  FSM/FSM_onehot_PS_reg[36]/D
  -------------------------------------------------------------------    -------------------





