5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd task4.vcd -o task4.cdd -v task4.v
3 0 main main task4.v 1 13
3 0 mod_a main.a task4.v 16 29
2 1 18 8000b 2 3b 2100a 0 0 1 0 2 foo
4 1 0 0
3 3 mod_a.foo main.a.foo task4.v 20 27
2 2 23 7000a 1 0 20008 0 0 1 1 1
2 3 23 30003 0 1 400 0 0 a
2 4 23 3000a 1 37 1100a 2 3
2 5 24 40004 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 6 24 40004 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 7 24 30004 2 2c 2000a 5 6 32 0 aa aa aa aa aa aa aa aa
2 8 25 7000a 1 0 20004 0 0 1 1 0
2 9 25 30003 0 1 400 0 0 a
2 10 25 3000a 1 37 6 8 9
1 a 0 21 30006 1 16 1002
4 10 0 0
4 7 10 0
4 4 7 7
3 0 mod_b main.b task4.v 32 45
2 11 34 8000b 2 3b 2100a 0 0 1 0 2 foo
4 11 0 0
3 3 mod_b.foo main.b.foo task4.v 36 43
2 12 39 7000a 1 0 20004 0 0 1 1 0
2 13 39 30003 0 1 400 0 0 b
2 14 39 3000a 1 37 11006 12 13
2 15 40 40004 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 16 40 40004 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 17 40 30004 2 2c 2000a 15 16 32 0 aa aa aa aa aa aa aa aa
2 18 41 7000a 1 0 20008 0 0 1 1 1
2 19 41 30003 0 1 400 0 0 b
2 20 41 3000a 1 37 a 18 19
1 b 0 37 30006 1 16 102
4 20 0 0
4 17 20 0
4 14 17 17
