INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jl972/Desktop/HDL/VGA/VGA.ip_user_files/bd/display_block/ip/display_block_rst_clk_wiz_0_85M_0/sim/display_block_rst_clk_wiz_0_85M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_block_rst_clk_wiz_0_85M_0'
