--- verilog_synth
+++ uhdm_synth
@@ -1,11 +1,11 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:3.1-22.10" *)
+(* top =  1  *)
 module uut_forgen01(a, y);
-(* src = "dut.sv:5.13-5.14" *)
+(* src = "dut.sv:3.21-3.22" *)
 input [4:0] a;
 wire [4:0] a;
-(* src = "dut.sv:6.8-6.9" *)
+(* src = "dut.sv:3.24-3.25" *)
 output y;
 wire y;
 wire _00_;
@@ -16,10 +16,7 @@
 wire _05_;
 wire _06_;
 wire _07_;
-(* src = "dut.sv:8.9-8.10" *)
-wire [31:0] i;
-(* src = "dut.sv:8.12-8.13" *)
-wire [31:0] j;
+(* \reg  = 32'd1 *)
 (* src = "dut.sv:9.12-9.15" *)
 wire [31:0] lut;
 \$_MUX_  _08_ (
@@ -74,6 +71,4 @@
 .Y(y)
 );
 assign lut = 32'd2693408940;
-assign j = 32'd6;
-assign i = 32'd32;
 endmodule
