INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Grant.Stec/Documents/ECE281/HW12/src/ripple_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ripple_adder_tb'
