
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v' to AST representation.
Generating RTLIL representation for module `\elementwise_mult_core_18_18_10_32_1'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_18_1'.
Generating RTLIL representation for module `\fp_rounding_unit_1_37_10'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: fp_rounding_unit_1_37_10
root of   0 design levels: dsp_signed_mult_18x18_unit_18_18_1
root of   1 design levels: elementwise_mult_core_18_18_10_32_1
Automatically selected elementwise_mult_core_18_18_10_32_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \elementwise_mult_core_18_18_10_32_1
Used module:     \fp_rounding_unit_1_37_10
Used module:     \dsp_signed_mult_18x18_unit_18_18_1

2.3. Analyzing design hierarchy..
Top module:  \elementwise_mult_core_18_18_10_32_1
Used module:     \fp_rounding_unit_1_37_10
Used module:     \dsp_signed_mult_18x18_unit_18_18_1
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1136$8 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1126$7 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1095$6 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1074$3 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1 in module elementwise_mult_core_18_18_10_32_1.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1136$8'.
     1/6: $0\out_reg[36:0]
     2/6: $0\valid_reg[0:0]
     3/6: $0\floor_ceil_valid[0:0]
     4/6: $0\is_ceil[0:0]
     5/6: $0\ceil[36:0]
     6/6: $0\floor[36:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1126$7'.
     1/1: $1\rounded_result[36:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1095$6'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1074$3'.
     1/6: $0\reg_resb[36:0]
     2/6: $0\reg_resa[36:0]
     3/6: $0\reg_by[17:0]
     4/6: $0\reg_bx[17:0]
     5/6: $0\reg_ay[17:0]
     6/6: $0\reg_ax[17:0]
Creating decoders for process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
     1/65: $0\valid_A_B[0:0]
     2/65: $0\reg_B_31[17:0]
     3/65: $0\reg_A_31[17:0]
     4/65: $0\reg_B_30[17:0]
     5/65: $0\reg_A_30[17:0]
     6/65: $0\reg_B_29[17:0]
     7/65: $0\reg_A_29[17:0]
     8/65: $0\reg_B_28[17:0]
     9/65: $0\reg_A_28[17:0]
    10/65: $0\reg_B_27[17:0]
    11/65: $0\reg_A_27[17:0]
    12/65: $0\reg_B_26[17:0]
    13/65: $0\reg_A_26[17:0]
    14/65: $0\reg_B_25[17:0]
    15/65: $0\reg_A_25[17:0]
    16/65: $0\reg_B_24[17:0]
    17/65: $0\reg_A_24[17:0]
    18/65: $0\reg_B_23[17:0]
    19/65: $0\reg_A_23[17:0]
    20/65: $0\reg_B_22[17:0]
    21/65: $0\reg_A_22[17:0]
    22/65: $0\reg_B_21[17:0]
    23/65: $0\reg_A_21[17:0]
    24/65: $0\reg_B_20[17:0]
    25/65: $0\reg_A_20[17:0]
    26/65: $0\reg_B_19[17:0]
    27/65: $0\reg_A_19[17:0]
    28/65: $0\reg_B_18[17:0]
    29/65: $0\reg_A_18[17:0]
    30/65: $0\reg_B_17[17:0]
    31/65: $0\reg_A_17[17:0]
    32/65: $0\reg_B_16[17:0]
    33/65: $0\reg_A_16[17:0]
    34/65: $0\reg_B_15[17:0]
    35/65: $0\reg_A_15[17:0]
    36/65: $0\reg_B_14[17:0]
    37/65: $0\reg_A_14[17:0]
    38/65: $0\reg_B_13[17:0]
    39/65: $0\reg_A_13[17:0]
    40/65: $0\reg_B_12[17:0]
    41/65: $0\reg_A_12[17:0]
    42/65: $0\reg_B_11[17:0]
    43/65: $0\reg_A_11[17:0]
    44/65: $0\reg_B_10[17:0]
    45/65: $0\reg_A_10[17:0]
    46/65: $0\reg_B_9[17:0]
    47/65: $0\reg_A_9[17:0]
    48/65: $0\reg_B_8[17:0]
    49/65: $0\reg_A_8[17:0]
    50/65: $0\reg_B_7[17:0]
    51/65: $0\reg_A_7[17:0]
    52/65: $0\reg_B_6[17:0]
    53/65: $0\reg_A_6[17:0]
    54/65: $0\reg_B_5[17:0]
    55/65: $0\reg_A_5[17:0]
    56/65: $0\reg_B_4[17:0]
    57/65: $0\reg_A_4[17:0]
    58/65: $0\reg_B_3[17:0]
    59/65: $0\reg_A_3[17:0]
    60/65: $0\reg_B_2[17:0]
    61/65: $0\reg_A_2[17:0]
    62/65: $0\reg_B_1[17:0]
    63/65: $0\reg_A_1[17:0]
    64/65: $0\reg_B_0[17:0]
    65/65: $0\reg_A_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fp_rounding_unit_1_37_10.\rounded_result' from process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1126$7'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\fp_rounding_unit_1_37_10.\floor' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1136$8'.
  created $dff cell `$procdff$415' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1136$8'.
  created $dff cell `$procdff$416' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\is_ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1136$8'.
  created $dff cell `$procdff$417' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor_ceil_valid' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1136$8'.
  created $dff cell `$procdff$418' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\valid_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1136$8'.
  created $dff cell `$procdff$419' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\out_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1136$8'.
  created $dff cell `$procdff$420' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1095$6'.
  created $dff cell `$procdff$421' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1095$6'.
  created $dff cell `$procdff$422' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1095$6'.
  created $dff cell `$procdff$423' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ax' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1074$3'.
  created $dff cell `$procdff$424' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ay' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1074$3'.
  created $dff cell `$procdff$425' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_bx' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1074$3'.
  created $dff cell `$procdff$426' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_by' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1074$3'.
  created $dff cell `$procdff$427' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1074$3'.
  created $dff cell `$procdff$428' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1074$3'.
  created $dff cell `$procdff$429' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_0' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$430' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_0' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$431' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_1' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$432' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_1' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$433' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_2' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$434' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_2' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$435' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_3' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$436' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_3' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$437' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_4' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$438' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_4' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$439' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_5' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$440' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_5' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$441' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_6' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$442' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_6' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$443' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_7' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$444' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_7' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$445' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_8' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$446' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_8' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$447' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_9' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$448' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_9' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$449' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_10' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$450' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_10' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$451' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_11' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$452' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_11' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$453' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_12' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$454' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_12' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$455' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_13' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$456' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_13' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$457' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_14' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$458' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_14' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$459' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_15' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$460' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_15' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$461' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_16' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$462' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_16' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$463' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_17' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$464' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_17' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$465' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_18' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$466' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_18' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$467' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_19' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$468' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_19' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$469' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_20' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$470' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_20' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$471' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_21' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$472' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_21' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$473' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_22' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$474' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_22' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$475' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_23' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$476' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_23' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$477' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_24' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$478' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_24' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$479' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_25' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$480' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_25' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$481' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_26' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$482' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_26' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$483' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_27' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$484' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_27' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$485' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_28' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$486' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_28' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$487' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_29' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$488' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_29' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$489' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_30' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$490' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_30' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$491' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_31' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$492' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_31' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$493' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\valid_A_B' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
  created $dff cell `$procdff$494' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1136$8'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1136$8'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1126$7'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1126$7'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1095$6'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1095$6'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1074$3'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1074$3'.
Found and cleaned up 2 empty switches in `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
Removing empty process `elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:884$1'.
Cleaned up 9 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module fp_rounding_unit_1_37_10.
<suppressed ~2 debug messages>
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_mult_core_18_18_10_32_1.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_mult_core_18_18_10_32_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\elementwise_mult_core_18_18_10_32_1'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_mult_core_18_18_10_32_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \elementwise_mult_core_18_18_10_32_1.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\elementwise_mult_core_18_18_10_32_1'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$420 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$12_Y, Q = \out_reg, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$495 ($sdff) from module fp_rounding_unit_1_37_10 (D = $procmux$43_Y, Q = \out_reg).
Adding SRST signal on $procdff$419 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$17_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$497 ($sdff) from module fp_rounding_unit_1_37_10 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$415 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$37_Y, Q = \floor, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$499 ($sdff) from module fp_rounding_unit_1_37_10 (D = { 10'0000000000 \in [36:10] }, Q = \floor).
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$500 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$500 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$500 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$500 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$500 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$500 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$500 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$500 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$500 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$500 ($sdffe) from module fp_rounding_unit_1_37_10.
Adding SRST signal on $procdff$416 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$32_Y, Q = \ceil, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$502 ($sdff) from module fp_rounding_unit_1_37_10 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1147$11_Y, Q = \ceil).
Adding SRST signal on $procdff$417 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$27_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$504 ($sdff) from module fp_rounding_unit_1_37_10 (D = \in [9], Q = \is_ceil).
Adding SRST signal on $procdff$418 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$22_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$506 ($sdff) from module fp_rounding_unit_1_37_10 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$421 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$55_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$508 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$422 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$50_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$510 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$423 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$45_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$512 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$424 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$85_Y, Q = \reg_ax, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$514 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ax, Q = \reg_ax).
Adding SRST signal on $procdff$425 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$80_Y, Q = \reg_ay, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$516 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ay, Q = \reg_ay).
Adding SRST signal on $procdff$426 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$75_Y, Q = \reg_bx, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$518 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \bx, Q = \reg_bx).
Adding SRST signal on $procdff$427 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$70_Y, Q = \reg_by, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$520 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \by, Q = \reg_by).
Adding SRST signal on $procdff$428 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$65_Y, Q = \reg_resa, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$522 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1087$4_Y, Q = \reg_resa).
Adding SRST signal on $procdff$429 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$60_Y, Q = \reg_resb, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$524 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v:1088$5_Y, Q = \reg_resb).
Adding SRST signal on $procdff$430 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$410_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$526 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$431 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$405_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$528 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$432 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$400_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$530 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$433 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$395_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$532 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$434 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$390_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$534 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$435 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$385_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$536 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$436 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$380_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$538 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$437 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$375_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$540 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$438 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$370_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$542 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$439 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$365_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$544 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$440 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$360_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$546 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$441 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$355_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$548 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$442 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$350_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$550 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$443 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$345_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$552 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$444 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$340_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$554 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$445 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$335_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$556 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$446 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$330_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$558 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$447 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$325_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$560 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$448 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$320_Y, Q = \reg_A_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$562 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_9, Q = \reg_A_9).
Adding SRST signal on $procdff$449 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$315_Y, Q = \reg_B_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$564 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_9, Q = \reg_B_9).
Adding SRST signal on $procdff$450 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$310_Y, Q = \reg_A_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$566 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_10, Q = \reg_A_10).
Adding SRST signal on $procdff$451 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$305_Y, Q = \reg_B_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$568 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_10, Q = \reg_B_10).
Adding SRST signal on $procdff$452 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$300_Y, Q = \reg_A_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$570 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_11, Q = \reg_A_11).
Adding SRST signal on $procdff$453 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$295_Y, Q = \reg_B_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$572 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_11, Q = \reg_B_11).
Adding SRST signal on $procdff$454 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$290_Y, Q = \reg_A_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$574 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_12, Q = \reg_A_12).
Adding SRST signal on $procdff$455 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$285_Y, Q = \reg_B_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$576 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_12, Q = \reg_B_12).
Adding SRST signal on $procdff$456 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$280_Y, Q = \reg_A_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$578 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_13, Q = \reg_A_13).
Adding SRST signal on $procdff$457 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$275_Y, Q = \reg_B_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$580 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_13, Q = \reg_B_13).
Adding SRST signal on $procdff$458 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$270_Y, Q = \reg_A_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$582 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_14, Q = \reg_A_14).
Adding SRST signal on $procdff$459 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$265_Y, Q = \reg_B_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$584 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_14, Q = \reg_B_14).
Adding SRST signal on $procdff$460 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$260_Y, Q = \reg_A_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$586 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_15, Q = \reg_A_15).
Adding SRST signal on $procdff$461 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$255_Y, Q = \reg_B_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$588 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_15, Q = \reg_B_15).
Adding SRST signal on $procdff$462 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$250_Y, Q = \reg_A_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$590 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_16, Q = \reg_A_16).
Adding SRST signal on $procdff$463 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$245_Y, Q = \reg_B_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$592 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_16, Q = \reg_B_16).
Adding SRST signal on $procdff$464 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$240_Y, Q = \reg_A_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$594 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_17, Q = \reg_A_17).
Adding SRST signal on $procdff$465 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$235_Y, Q = \reg_B_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$596 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_17, Q = \reg_B_17).
Adding SRST signal on $procdff$466 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$230_Y, Q = \reg_A_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$598 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_18, Q = \reg_A_18).
Adding SRST signal on $procdff$467 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$225_Y, Q = \reg_B_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$600 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_18, Q = \reg_B_18).
Adding SRST signal on $procdff$468 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$220_Y, Q = \reg_A_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$602 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_19, Q = \reg_A_19).
Adding SRST signal on $procdff$469 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$215_Y, Q = \reg_B_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$604 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_19, Q = \reg_B_19).
Adding SRST signal on $procdff$470 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$210_Y, Q = \reg_A_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$606 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_20, Q = \reg_A_20).
Adding SRST signal on $procdff$471 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$205_Y, Q = \reg_B_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$608 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_20, Q = \reg_B_20).
Adding SRST signal on $procdff$472 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$200_Y, Q = \reg_A_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$610 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_21, Q = \reg_A_21).
Adding SRST signal on $procdff$473 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$195_Y, Q = \reg_B_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$612 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_21, Q = \reg_B_21).
Adding SRST signal on $procdff$474 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$190_Y, Q = \reg_A_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$614 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_22, Q = \reg_A_22).
Adding SRST signal on $procdff$475 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$185_Y, Q = \reg_B_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$616 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_22, Q = \reg_B_22).
Adding SRST signal on $procdff$476 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$180_Y, Q = \reg_A_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$618 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_23, Q = \reg_A_23).
Adding SRST signal on $procdff$477 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$175_Y, Q = \reg_B_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$620 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_23, Q = \reg_B_23).
Adding SRST signal on $procdff$478 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$170_Y, Q = \reg_A_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$622 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_24, Q = \reg_A_24).
Adding SRST signal on $procdff$479 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$165_Y, Q = \reg_B_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$624 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_24, Q = \reg_B_24).
Adding SRST signal on $procdff$480 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$160_Y, Q = \reg_A_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$626 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_25, Q = \reg_A_25).
Adding SRST signal on $procdff$481 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$155_Y, Q = \reg_B_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$628 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_25, Q = \reg_B_25).
Adding SRST signal on $procdff$482 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$150_Y, Q = \reg_A_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$630 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_26, Q = \reg_A_26).
Adding SRST signal on $procdff$483 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$145_Y, Q = \reg_B_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$632 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_26, Q = \reg_B_26).
Adding SRST signal on $procdff$484 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$140_Y, Q = \reg_A_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$634 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_27, Q = \reg_A_27).
Adding SRST signal on $procdff$485 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$135_Y, Q = \reg_B_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$636 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_27, Q = \reg_B_27).
Adding SRST signal on $procdff$486 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$130_Y, Q = \reg_A_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$638 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_28, Q = \reg_A_28).
Adding SRST signal on $procdff$487 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$125_Y, Q = \reg_B_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$640 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_28, Q = \reg_B_28).
Adding SRST signal on $procdff$488 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$120_Y, Q = \reg_A_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$642 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_29, Q = \reg_A_29).
Adding SRST signal on $procdff$489 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$115_Y, Q = \reg_B_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$644 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_29, Q = \reg_B_29).
Adding SRST signal on $procdff$490 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$110_Y, Q = \reg_A_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$646 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_30, Q = \reg_A_30).
Adding SRST signal on $procdff$491 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$105_Y, Q = \reg_B_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$648 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_30, Q = \reg_B_30).
Adding SRST signal on $procdff$492 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$100_Y, Q = \reg_A_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$650 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_31, Q = \reg_A_31).
Adding SRST signal on $procdff$493 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$95_Y, Q = \reg_B_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$652 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_31, Q = \reg_B_31).
Adding SRST signal on $procdff$494 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$90_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$654 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_valid, Q = \valid_A_B).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \elementwise_mult_core_18_18_10_32_1..
Removed 160 unused cells and 407 unused wires.
<suppressed ~163 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_mult_core_18_18_10_32_1.
Optimizing module fp_rounding_unit_1_37_10.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_18_10_32_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \elementwise_mult_core_18_18_10_32_1.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\elementwise_mult_core_18_18_10_32_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \elementwise_mult_core_18_18_10_32_1..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_mult_core_18_18_10_32_1.
Optimizing module fp_rounding_unit_1_37_10.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul                           74
     $sdffe                        149

=== elementwise_mult_core_18_18_10_32_1 ===

   Number of wires:                329
   Number of wire bits:           5897
   Number of public wires:         329
   Number of public wire bits:    5897
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and                            1
     $sdffe                       1153

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           37
     $mux                           37
     $sdffe                        104

=== design hierarchy ===

   elementwise_mult_core_18_18_10_32_1      1
     dsp_signed_mult_18x18_unit_18_18_1      0
     fp_rounding_unit_1_37_10        0

   Number of wires:                329
   Number of wire bits:           5897
   Number of public wires:         329
   Number of public wire bits:    5897
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and                            1
     $sdffe                       1153

End of script. Logfile hash: 2aee9a426a, CPU: user 0.25s system 0.01s, MEM: 19.15 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 2x read_verilog (0 sec), 20% 2x opt_clean (0 sec), ...
