# UART_peripheral
Build UART peripheral by HDL (Verilog)

# Block Diagram
![image](https://github.com/atfox272/UART_peripheral/assets/99324602/d7dff16c-71d8-4119-81c9-54b2b61287f4)
