library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity 10BASE_RX is
    port (
        DATA_IN : in std_logic;

    );
end 10BASE_RX;

architecture of 10BASE_RX is
    begin

    end
