INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/nokia/Desktop/Projects_ASDI/Capitolo_8_Esercizio_Libero/12_sign_test_system/12_sign_test_system.srcs/sources_1/new/ROM_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_in'
