Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys.qsys --block-symbol-file --output-directory=/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading HPS_Text_Renderer/core_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding from_hps [altera_avalon_pio 21.1]
Progress: Parameterizing module from_hps
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding to_hps [altera_avalon_pio 21.1]
Progress: Parameterizing module to_hps
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: core_sys.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: core_sys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: core_sys.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: core_sys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: core_sys.to_hps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys.qsys --synthesis=VERILOG --output-directory=/run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading HPS_Text_Renderer/core_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding from_hps [altera_avalon_pio 21.1]
Progress: Parameterizing module from_hps
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding to_hps [altera_avalon_pio 21.1]
Progress: Parameterizing module to_hps
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: core_sys.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: core_sys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: core_sys.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: core_sys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: core_sys.to_hps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: core_sys: Generating core_sys "core_sys" for QUARTUS_SYNTH
Info: from_hps: Starting RTL generation for module 'core_sys_from_hps'
Info: from_hps:   Generation command is [exec /home/felucco/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/felucco/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/felucco/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/felucco/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/felucco/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felucco/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felucco/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=core_sys_from_hps --dir=/tmp/alt9303_6594603617339688917.dir/0002_from_hps_gen/ --quartus_dir=/home/felucco/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9303_6594603617339688917.dir/0002_from_hps_gen//core_sys_from_hps_component_configuration.pl  --do_build_sim=0  ]
Info: from_hps: Done RTL generation for module 'core_sys_from_hps'
Info: from_hps: "core_sys" instantiated altera_avalon_pio "from_hps"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "core_sys" instantiated altera_hps "hps_0"
Info: onchip_memory2_0: Starting RTL generation for module 'core_sys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/felucco/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/felucco/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/felucco/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/felucco/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/felucco/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felucco/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/felucco/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=core_sys_onchip_memory2_0 --dir=/tmp/alt9303_6594603617339688917.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/felucco/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9303_6594603617339688917.dir/0003_onchip_memory2_0_gen//core_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'core_sys_onchip_memory2_0'
Info: onchip_memory2_0: "core_sys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: onchip_memory2_1: Starting RTL generation for module 'core_sys_onchip_memory2_1'
Info: onchip_memory2_1:   Generation command is [exec /home/felucco/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/felucco/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/felucco/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/felucco/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/felucco/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felucco/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/felucco/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=core_sys_onchip_memory2_1 --dir=/tmp/alt9303_6594603617339688917.dir/0004_onchip_memory2_1_gen/ --quartus_dir=/home/felucco/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9303_6594603617339688917.dir/0004_onchip_memory2_1_gen//core_sys_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_1: Done RTL generation for module 'core_sys_onchip_memory2_1'
Info: onchip_memory2_1: "core_sys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info: to_hps: Starting RTL generation for module 'core_sys_to_hps'
Info: to_hps:   Generation command is [exec /home/felucco/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/felucco/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/felucco/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/felucco/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/felucco/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felucco/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felucco/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=core_sys_to_hps --dir=/tmp/alt9303_6594603617339688917.dir/0005_to_hps_gen/ --quartus_dir=/home/felucco/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9303_6594603617339688917.dir/0005_to_hps_gen//core_sys_to_hps_component_configuration.pl  --do_build_sim=0  ]
Info: to_hps: Done RTL generation for module 'core_sys_to_hps'
Info: to_hps: "core_sys" instantiated altera_avalon_pio "to_hps"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "core_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "core_sys" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: to_hps_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "to_hps_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: to_hps_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "to_hps_s1_agent"
Info: to_hps_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "to_hps_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: to_hps_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "to_hps_s1_burst_adapter"
Info: Reusing file /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: core_sys: Done "core_sys" with 25 modules, 83 files
Info: qsys-generate succeeded.
Info: Stopping: Create HDL design files for synthesis
