Return-Path: <s.nawrocki@samsung.com>
From: Sylwester Nawrocki <s.nawrocki@samsung.com>
To: linux-clk@vger.kernel.org
Cc: mturquette@baylibre.com, sboyd@kernel.org, cw00.choi@samsung.com,
	linux-samsung-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
	b.zolnierkie@samsung.com, m.szyprowski@samsung.com, Sylwester Nawrocki
	<s.nawrocki@samsung.com>
Subject: [PATCH] clk: samsung: exynos5420: Add more entries to EPLL rate
 table
Date: Wed, 07 Mar 2018 17:46:56 +0100
Message-id: <20180307164656.12194-2-s.nawrocki@samsung.com>
In-reply-to: <20180307164656.12194-1-s.nawrocki@samsung.com>
References: <20180307164656.12194-1-s.nawrocki@samsung.com>
	<CGME20180307164733epcas1p3695c022315be8d2839ac9e88016e3a76@epcas1p3.samsung.com>
List-ID: <linux-clk.vger.kernel.org>

Adding these EPLL output frequency entries allows to support all required
audio sample rates on the CODEC and the HDMI interface on Peach-Pit
Chromebook.

Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
---
 drivers/clk/samsung/clk-exynos5420.c | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/drivers/clk/samsung/clk-exynos5420.c b/drivers/clk/samsung/clk-exynos5420.c
index 1f204ba37f0f..f2607cb97a97 100644
--- a/drivers/clk/samsung/clk-exynos5420.c
+++ b/drivers/clk/samsung/clk-exynos5420.c
@@ -1360,8 +1360,11 @@ static const struct samsung_pll_rate_table exynos5420_epll_24mhz_tbl[] = {
 	PLL_36XX_RATE(180633609U, 301, 5, 3, 3671),
 	PLL_36XX_RATE(131072006U, 131, 3, 3, 4719),
 	PLL_36XX_RATE(100000000U, 200, 3, 4, 0),
+	PLL_36XX_RATE( 73728000U, 98, 2, 4, 19923),
+	PLL_36XX_RATE( 67737602U, 90, 2, 4, 20762),
 	PLL_36XX_RATE( 65536003U, 131, 3, 4, 4719),
 	PLL_36XX_RATE( 49152000U, 197, 3, 5, -25690),
+	PLL_36XX_RATE( 45158401U, 90, 3, 4, 20762),
 	PLL_36XX_RATE( 32768001U, 131, 3, 5, 4719),
 };
 
-- 
2.14.2
