// Seed: 1924946711
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5
);
  assign id_1 = $signed(7);
  ;
  parameter id_7 = 1;
  wire id_8;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input tri id_2,
    input uwire id_3,
    output wand id_4,
    input tri1 id_5,
    output logic id_6,
    input supply0 id_7,
    output tri0 id_8,
    output tri0 id_9,
    input wand id_10
);
  assign id_8 = 1;
  assign id_4 = 1;
  always @(posedge id_3) id_6 <= -1'b0;
  assign id_9 = 1;
  always @(posedge id_3 - id_2 or 1'b0) begin : LABEL_0
    assign id_1 = -1;
  end
  assign id_8 = id_7;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_7,
      id_7,
      id_7,
      id_2
  );
  assign modCall_1.id_2 = 0;
  logic id_12;
  logic \id_13 ;
endmodule
