{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 400.0000"
  ],
  "cts__clock__skew__hold": 3.2568,
  "cts__clock__skew__hold__post_repair": 3.1891,
  "cts__clock__skew__hold__pre_repair": 3.1891,
  "cts__clock__skew__setup": 3.2568,
  "cts__clock__skew__setup__post_repair": 3.1891,
  "cts__clock__skew__setup__pre_repair": 3.1891,
  "cts__design__instance__area": 46.7435,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 46.2915,
  "cts__design__instance__area__pre_repair": 46.2915,
  "cts__design__instance__area__stdcell": 46.7435,
  "cts__design__instance__area__stdcell__post_repair": 46.2915,
  "cts__design__instance__area__stdcell__pre_repair": 46.2915,
  "cts__design__instance__count": 495,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 489,
  "cts__design__instance__count__pre_repair": 489,
  "cts__design__instance__count__setup_buffer": 6.0,
  "cts__design__instance__count__stdcell": 495,
  "cts__design__instance__count__stdcell__post_repair": 489,
  "cts__design__instance__count__stdcell__pre_repair": 489,
  "cts__design__instance__displacement__max": 0.793,
  "cts__design__instance__displacement__mean": 0.005,
  "cts__design__instance__displacement__total": 2.58,
  "cts__design__instance__utilization": 0.2373,
  "cts__design__instance__utilization__post_repair": 0.235,
  "cts__design__instance__utilization__pre_repair": 0.235,
  "cts__design__instance__utilization__stdcell": 0.2373,
  "cts__design__instance__utilization__stdcell__post_repair": 0.235,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.235,
  "cts__design__io": 54,
  "cts__design__io__post_repair": 54,
  "cts__design__io__pre_repair": 54,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0003,
  "cts__power__internal__total__post_repair": 0.0003,
  "cts__power__internal__total__pre_repair": 0.0003,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0002,
  "cts__power__switching__total__post_repair": 0.0002,
  "cts__power__switching__total__pre_repair": 0.0002,
  "cts__power__total": 0.0004,
  "cts__power__total__post_repair": 0.0004,
  "cts__power__total__pre_repair": 0.0004,
  "cts__route__wirelength__estimated": 867.102,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.7762,
  "cts__timing__drv__max_cap_limit__post_repair": 0.7762,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.7762,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.4325,
  "cts__timing__drv__max_slew_limit__post_repair": 0.43,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.43,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -292.66,
  "cts__timing__setup__tns__post_repair": -197.29,
  "cts__timing__setup__tns__pre_repair": -197.29,
  "cts__timing__setup__ws": -52.22,
  "cts__timing__setup__ws__post_repair": -41.64,
  "cts__timing__setup__ws__pre_repair": -41.64,
  "detailedplace__cpu__total": 2.09,
  "detailedplace__design__instance__area": 44.294,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 44.294,
  "detailedplace__design__instance__count": 450,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 450,
  "detailedplace__design__instance__displacement__max": 1.056,
  "detailedplace__design__instance__displacement__mean": 0.144,
  "detailedplace__design__instance__displacement__total": 65.124,
  "detailedplace__design__instance__utilization": 0.2248,
  "detailedplace__design__instance__utilization__stdcell": 0.2248,
  "detailedplace__design__io": 54,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 168252.0,
  "detailedplace__power__internal__total": 0.0002,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0001,
  "detailedplace__power__total": 0.0003,
  "detailedplace__route__wirelength__estimated": 834.391,
  "detailedplace__runtime__total": "0:02.19",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.7762,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.43,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 9.58,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 249,
  "detailedroute__route__drc_errors__iter:2": 96,
  "detailedroute__route__drc_errors__iter:3": 108,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 450,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 3341,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 3341,
  "detailedroute__route__wirelength": 1216,
  "detailedroute__route__wirelength__iter:1": 1231,
  "detailedroute__route__wirelength__iter:2": 1221,
  "detailedroute__route__wirelength__iter:3": 1215,
  "detailedroute__route__wirelength__iter:4": 1216,
  "finish__clock__skew__hold": 2.7042,
  "finish__clock__skew__setup": 2.8633,
  "finish__cpu__total": 4.29,
  "finish__design__instance__area": 46.7435,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 46.7435,
  "finish__design__instance__count": 495,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 495,
  "finish__design__instance__utilization": 0.2373,
  "finish__design__instance__utilization__stdcell": 0.2373,
  "finish__design__io": 54,
  "finish__mem__peak": 247620.0,
  "finish__power__internal__total": 0.0003,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0002,
  "finish__power__total": 0.0004,
  "finish__runtime__total": "0:04.63",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.7736,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.5481,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 5.32,
  "finish__timing__wns_percent_delay": 1.690736,
  "floorplan__cpu__total": 1.87,
  "floorplan__design__instance__area": 36.2896,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 36.2896,
  "floorplan__design__instance__count": 293,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 293,
  "floorplan__design__instance__utilization": 0.1842,
  "floorplan__design__instance__utilization__stdcell": 0.1842,
  "floorplan__design__io": 54,
  "floorplan__mem__peak": 163796.0,
  "floorplan__power__internal__total": 0.0002,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0001,
  "floorplan__power__total": 0.0003,
  "floorplan__runtime__total": "0:01.96",
  "floorplan__timing__setup__tns": 0.0,
  "floorplan__timing__setup__ws": 63.21,
  "globalplace__design__instance__area": 39.3223,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 39.3223,
  "globalplace__design__instance__count": 397,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 397,
  "globalplace__design__instance__utilization": 0.1996,
  "globalplace__design__instance__utilization__stdcell": 0.1996,
  "globalplace__design__io": 54,
  "globalplace__power__internal__total": 0.0002,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0001,
  "globalplace__power__total": 0.0003,
  "globalplace__timing__setup__tns": 0.0,
  "globalplace__timing__setup__ws": 14.76,
  "globalroute__clock__skew__hold": 3.9748,
  "globalroute__clock__skew__setup": 3.9748,
  "globalroute__design__instance__area": 46.7435,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 46.7435,
  "globalroute__design__instance__count": 495,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 495,
  "globalroute__design__instance__utilization": 0.2373,
  "globalroute__design__instance__utilization__stdcell": 0.2373,
  "globalroute__design__io": 54,
  "globalroute__power__internal__total": 0.0003,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0002,
  "globalroute__power__total": 0.0005,
  "globalroute__timing__clock__slack": -23.184,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.766,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.4102,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -90.29,
  "globalroute__timing__setup__ws": -23.18,
  "placeopt__cpu__total": 2.39,
  "placeopt__design__instance__area": 44.294,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 39.3223,
  "placeopt__design__instance__area__stdcell": 44.294,
  "placeopt__design__instance__area__stdcell__pre_opt": 39.3223,
  "placeopt__design__instance__count": 450,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 397,
  "placeopt__design__instance__count__stdcell": 450,
  "placeopt__design__instance__count__stdcell__pre_opt": 397,
  "placeopt__design__instance__utilization": 0.2248,
  "placeopt__design__instance__utilization__pre_opt": 0.1996,
  "placeopt__design__instance__utilization__stdcell": 0.2248,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.1996,
  "placeopt__design__io": 54,
  "placeopt__design__io__pre_opt": 54,
  "placeopt__mem__peak": 173400.0,
  "placeopt__power__internal__total": 0.0002,
  "placeopt__power__internal__total__pre_opt": 0.0002,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0001,
  "placeopt__power__switching__total__pre_opt": 0.0001,
  "placeopt__power__total": 0.0003,
  "placeopt__power__total__pre_opt": 0.0003,
  "placeopt__runtime__total": "0:02.49",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.7763,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.4385,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0.0,
  "placeopt__timing__setup__tns__pre_opt": 0.0,
  "placeopt__timing__setup__ws": 10.47,
  "placeopt__timing__setup__ws__pre_opt": 14.76,
  "run__flow__design": "gcd",
  "run__flow__generate_date": "2022-10-02 15:30",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5083-ga783d1b9c",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "c9cb6802b0b5a858e4993159102664bcb54de02c",
  "run__flow__scripts_commit": "c9cb6802b0b5a858e4993159102664bcb54de02c",
  "run__flow__uuid": "4fcd4341-48e4-4c0c-8e14-979fb3c06e19",
  "run__flow__variant": "base",
  "synth__cpu__total": 5.94,
  "synth__design__instance__area__stdcell": 38.1267,
  "synth__design__instance__count__stdcell": 315.0,
  "synth__mem__peak": 153784.0,
  "synth__runtime__total": "0:06.17",
  "total_time": "0:00:17.440000"
}