                                        
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 15, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
###################################################
#
# run_timing.tcl
#
# 4/11/2011 W. Rhett Davis (rhett_davis@ncsu.edu)
# updated 4/5/2012, 3/28/2014, 8/23/2016, 11/30/2016
#
#####################################################
source setup.tcl
set begintime [clock seconds]
1481236350
open_mw_lib ./work
{work}
open_mw_cel ${modname}_routed
Error: Design 'cortex_soc_routed' doesn't exist. (MWUI-009)
set si_enable_analysis TRUE
TRUE
set_propagated_clock [get_clocks $clkname]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'HCLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_clock_uncertainty 0 $clkname
Error: Current design is not defined. (UID-4)
Error: Can't find object 'HCLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
#report_timing -delay_type max > timing_si.rpt
#read_parasitics -keep_capacitive_coupling -format spef "${modname}_${type}.spef.max"
#check_timing -include { no_driving_cell ideal_clocks partial_input_delay #                        unexpandable_clocks }
report_timing -nosplit -input_pins -transition_time -crosstalk_delta       -delay_type max -path_type full_clock_expanded       > timing_si_max.rpt
report_timing -nosplit -input_pins -transition_time -crosstalk_delta       -delay_type min -path_type full_clock_expanded       > timing_si_min.rpt
report_clock_timing -type summary > timing_si_clock.rpt
#report_si_bottleneck
#report_delay_calculation -crosstalk -from inst1/pin1 -to inst2/pin2
#set_noise_parameters -analysis_type all
report_noise > noise.rpt
#report_noise_calculation -below -high -from inst1/pin1 -to inst2/pin2
set endtime [clock seconds]
1481236350
set timestr [timef [expr $endtime-$begintime]]
0h 0m 0s
puts "run_timing.tcl completed successfully (elapsed time: $timestr actual)"
run_timing.tcl completed successfully (elapsed time: 0h 0m 0s actual)
exit

Thank you...
Exit IC Compiler!
