{
  "design": {
    "design_info": {
      "boundary_crc": "0xE74F316E0D6783EE",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../rvfpga.gen/sources_1/bd/accel",
      "name": "accel",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "matprod_0": ""
    },
    "interface_ports": {
      "accel_mem": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "CLK_DOMAIN": {
            "value": "accel_ap_clk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "const_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          }
        },
        "memory_map_ref": "accel_mem",
        "port_maps": {
          "AWID": {
            "physical_name": "accel_mem_awid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "accel_mem_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "accel_mem_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "accel_mem_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "accel_mem_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "accel_mem_awlock",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "accel_mem_awregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "accel_mem_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "accel_mem_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "accel_mem_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "accel_mem_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "accel_mem_awready",
            "direction": "I"
          },
          "WID": {
            "physical_name": "accel_mem_wid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "accel_mem_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "accel_mem_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "accel_mem_wlast",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "accel_mem_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "accel_mem_wready",
            "direction": "I"
          },
          "BID": {
            "physical_name": "accel_mem_bid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "accel_mem_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "accel_mem_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "accel_mem_bready",
            "direction": "O"
          },
          "ARID": {
            "physical_name": "accel_mem_arid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "accel_mem_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "accel_mem_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "accel_mem_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "accel_mem_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "accel_mem_arlock",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "accel_mem_arregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "accel_mem_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "accel_mem_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "accel_mem_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "accel_mem_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "accel_mem_arready",
            "direction": "I"
          },
          "RID": {
            "physical_name": "accel_mem_rid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "accel_mem_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "accel_mem_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "accel_mem_rlast",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "accel_mem_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "accel_mem_rready",
            "direction": "O"
          }
        }
      },
      "accel_ctrl": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "16"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "accel_ap_clk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "accel_ctrl",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0000FFFF",
          "width": "16"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "accel_ctrl_awaddr",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "accel_ctrl_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "accel_ctrl_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "accel_ctrl_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "accel_ctrl_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "accel_ctrl_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "accel_ctrl_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "accel_ctrl_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "accel_ctrl_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "accel_ctrl_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "accel_ctrl_araddr",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "accel_ctrl_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "accel_ctrl_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "accel_ctrl_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "accel_ctrl_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "accel_ctrl_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "accel_ctrl_rready",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "accel_mem:accel_ctrl"
          },
          "ASSOCIATED_RESET": {
            "value": "rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "accel_ap_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "accel_irq": {
        "type": "intr",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "matprod_0": {
        "vlnv": "xilinx.com:hls:matprod:1.0",
        "xci_name": "accel_matprod_0_8",
        "xci_path": "ip\\accel_matprod_0_8\\accel_matprod_0_8.xci",
        "inst_hier_path": "matprod_0",
        "interface_ports": {
          "m_axi_gmem": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "accel_ctrl_1": {
        "interface_ports": [
          "accel_ctrl",
          "matprod_0/s_axi_BUS1"
        ]
      },
      "matprod_0_m_axi_gmem": {
        "interface_ports": [
          "accel_mem",
          "matprod_0/m_axi_gmem"
        ]
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "matprod_0/ap_clk"
        ]
      },
      "matprod_0_interrupt": {
        "ports": [
          "matprod_0/interrupt",
          "accel_irq"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "matprod_0/ap_rst_n"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "accel_ctrl": {
            "range": "64K",
            "width": "16",
            "segments": {
              "SEG_matprod_0_Reg": {
                "address_block": "/matprod_0/s_axi_BUS1/Reg",
                "offset": "0x0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BUS1_BASEADDR",
                "offset_high_param": "C_S_AXI_BUS1_HIGHADDR"
              }
            }
          }
        },
        "memory_maps": {
          "accel_mem": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/matprod_0": {
        "address_spaces": {
          "Data_m_axi_gmem": {
            "segments": {
              "SEG_accel_mem_Reg": {
                "address_block": "/accel_mem/Reg",
                "offset": "0x00000000",
                "range": "128M"
              }
            }
          }
        }
      }
    }
  }
}