TODO:

    rtl/genarch/pu/gen_pu.v
    rtl/genarch/pu/gen_pu_ctrl.v
    rtl/genarch/pu/pu_ld_obuf_wrapper.v
    rtl/genarch/pu/ldst_ddr_wrapper.v
    rtl/genarch/pu/simd_pu_core.v
    rtl/genarch/pu/pu_alu.v
    rtl/genarch/pu/reg_file.v

    rtl/mxv/controller.v
    rtl/mxv/performance_monitor.v
    rtl/mxv/instruction_memory.v
    rtl/mxv/obuf_bias_sel_logic.v

    rtl/axi4lite_slave.v
    rtl/decoder.v
    rtl/base_addr_gen.v
    rtl/ibuf_mem_wrapper.v
    rtl/wbuf_mem_wrapper.v
    rtl/bbuf_mem_wrapper.v
    rtl/obuf_mem_wrapper.v
    rtl/wbuf.v
    rtl/bbuf.v
    rtl/obuf.v
    rtl/cl_wrapper.v
    rtl/dnnweaver2_controller.v
    rtl/mem_walker_stride.v
    rtl/controller_fsm.v
    rtl/tag_sync.v
    rtl/tag_logic.v
    rtl/axi_master.v
    rtl/systolic_array.v



HALF:
    rtl/ibuf.v
    
READ:
    rtl/banked_ram.v    TODO:testbench

    rtl/fifo.v  
    rtl/fifo_asymmetric.v

    rtl/pe.v    TODO:testbench
    rtl/signed_adder.v   FIXME: module FP32 and FP16 not exists, FXP pass
    rtl/register_sync.v
    rtl/genarch/register_sync_with_enable.v
    rtl/ram.v

    rtl/mux_n_1.v
    rtl/mux_2_1.v
