xload _0_0std_0_0cells_0_0INVX1
box 0 0 24 40
label prboundary
box 19 8 20 11
paint ndiffusion
box 20 9 20 9
label "Y" right ndiffusion
box 19 20 20 23
paint pdiffusion
box 20 21 20 21
label "Y" right pdiffusion
box 16 8 19 11
paint ndiffusion
box 17 9 17 9
label "Y" right ndiffusion
box 16 20 19 23
paint pdiffusion
box 17 21 17 21
label "Y" right pdiffusion
box 19 31 20 34
paint polysilicon
box 20 32 20 32
label "A" right polysilicon
box 15 6 20 8
paint ndiffusion
box 16 7 16 7
label "Y" right ndiffusion
box 15 8 16 11
paint ndiffusion
box 16 9 16 9
label "Y" right ndiffusion
box 15 11 20 12
paint ndiffusion
box 16 12 16 12
label "Y" right ndiffusion
box 12 7 13 10
paint ndiffusion
box 13 8 13 8
label "GND" right ndiffusion
box 15 19 20 20
paint pdiffusion
box 16 20 16 20
label "Y" right pdiffusion
box 15 20 16 23
paint pdiffusion
box 16 21 16 21
label "Y" right pdiffusion
box 15 23 20 27
paint pdiffusion
box 16 24 16 24
label "Y" right pdiffusion
box 12 23 13 26
paint pdiffusion
box 13 24 13 24
label "Vdd" right pdiffusion
box 16 31 19 34
paint polysilicon
box 17 32 17 32
label "A" right polysilicon
box 13 4 15 6
paint polysilicon
box 14 5 14 5
label "A" right polysilicon
box 13 6 15 12
paint ntransistor
box 14 7 14 7
label "A" right ntransistor
box 9 7 12 10
paint ndiffusion
box 10 8 10 8
label "GND" right ndiffusion
box 13 12 15 19
paint polysilicon
box 14 13 14 13
label "A" right polysilicon
box 13 19 15 27
paint ptransistor
box 14 20 14 20
label "A" right ptransistor
box 9 23 12 26
paint pdiffusion
box 10 24 10 24
label "Vdd" right pdiffusion
box 13 27 15 30
paint polysilicon
box 14 28 14 28
label "A" right polysilicon
box 13 30 20 31
paint polysilicon
box 14 31 14 31
label "A" right polysilicon
box 13 31 16 34
paint polysilicon
box 14 32 14 32
label "A" right polysilicon
box 13 34 20 35
paint polysilicon
box 14 35 14 35
label "A" right polysilicon
box 8 6 13 7
paint ndiffusion
box 9 7 9 7
label "GND" right ndiffusion
box 8 7 9 10
paint ndiffusion
box 9 8 9 8
label "GND" right ndiffusion
box 8 10 13 12
paint ndiffusion
box 9 11 9 11
label "GND" right ndiffusion
box 8 19 13 23
paint pdiffusion
box 9 20 9 20
label "Vdd" right pdiffusion
box 8 23 9 26
paint pdiffusion
box 9 24 9 24
label "Vdd" right pdiffusion
box 8 26 13 27
paint pdiffusion
box 9 27 9 27
label "Vdd" right pdiffusion
box 16 8 19 11
paint ndc
box 17 9 17 9
label "Y" right ndc
box 16 20 19 23
paint pdc
box 17 21 17 21
label "Y" right pdc
box 16 31 19 34
paint pc
box 17 32 17 32
label "A" right pc
box 9 7 12 10
paint ndc
box 10 8 10 8
label "GND" right ndc
box 9 23 12 26
paint pdc
box 10 24 10 24
label "Vdd" right pdc
box 19 8 20 11
paint m1
box 20 9 20 9
label "Y" right m1
port class output
port make
box 19 20 20 23
paint m1
box 20 21 20 21
label "Y" right m1
port class output
port make
box 19 31 20 34
paint m1
box 20 32 20 32
label "A" right m1
port class input
port make
box 16 8 19 11
paint m1
box 17 9 17 9
label "Y" right m1
port class output
port make
box 16 11 20 20
paint m1
box 17 12 17 12
label "Y" right m1
port class output
port make
box 16 20 19 23
paint m1
box 17 21 17 21
label "Y" right m1
port class output
port make
box 16 23 20 24
paint m1
box 17 24 17 24
label "Y" right m1
port class output
port make
box 16 28 20 31
paint m1
box 17 29 17 29
label "A" right m1
port class input
port make
box 16 31 19 34
paint m1
box 17 32 17 32
label "A" right m1
port class input
port make
box 16 34 20 35
paint m1
box 17 35 17 35
label "A" right m1
port class input
port make
box 16 4 20 8
paint m1
box 17 5 17 5
label "Y" right m1
port class output
port make
box 9 7 12 10
paint m1
box 10 8 10 8
label "GND" right m1
box 9 23 12 26
paint m1
box 10 24 10 24
label "Vdd" right m1
box 9 28 12 31
paint m1
box 10 29 10 29
label "Vdd" right m1
box 8 4 12 7
paint m1
box 9 5 9 5
label "GND" right m1
box 8 7 9 10
paint m1
box 9 8 9 8
label "GND" right m1
box 8 10 12 11
paint m1
box 9 11 9 11
label "GND" right m1
box 8 22 12 23
paint m1
box 9 23 9 23
label "Vdd" right m1
box 8 23 9 26
paint m1
box 9 24 9 24
label "Vdd" right m1
box 8 26 12 28
paint m1
box 9 27 9 27
label "Vdd" right m1
box 8 28 9 31
paint m1
box 9 29 9 29
label "Vdd" right m1
box 8 31 12 32
paint m1
box 9 32 9 32
label "Vdd" right m1
box 9 7 12 10
paint mcon
box 10 8 10 8
label "GND" right mcon
box 9 28 12 31
paint mcon
box 10 29 10 29
label "Vdd" right mcon
box 12 7 13 10
paint m2
box 13 8 13 8
label "GND" right m2
box 12 28 13 31
paint m2
box 13 29 13 29
label "Vdd" right m2
box 9 7 12 10
paint m2
box 10 8 10 8
label "GND" right m2
box 9 28 12 31
paint m2
box 10 29 10 29
label "Vdd" right m2
box 8 6 13 7
paint m2
box 9 7 9 7
label "GND" right m2
box 8 7 9 10
paint m2
box 9 8 9 8
label "GND" right m2
box 8 10 13 11
paint m2
box 9 11 9 11
label "GND" right m2
box 8 27 13 28
paint m2
box 9 28 9 28
label "Vdd" right m2
box 8 28 9 31
paint m2
box 9 29 9 29
label "Vdd" right m2
box 8 31 13 32
paint m2
box 9 32 9 32
label "Vdd" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
