TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfc75db.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ;        id3v2.c:
                               96 ; 1    |#include "types.h"
                               97 
                               99 
                              100 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              101 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              102 ; 3    |//
                              103 ; 4    |// Filename: types.h
                              104 ; 5    |// Description: Standard data types
                              105 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              106 ; 7    |
                              107 ; 8    |#ifndef _TYPES_H
                              108 ; 9    |#define _TYPES_H
                              109 ; 10   |
                              110 ; 11   |// TODO:  move this outta here!
                              111 ; 12   |#if !defined(NOERROR)
                              112 ; 13   |#define NOERROR 0
                              113 ; 14   |#define SUCCESS 0
                              114 ; 15   |#endif 
                              115 ; 16   |#if !defined(SUCCESS)
                              116 ; 17   |#define SUCCESS  0
                              117 ; 18   |#endif
                              118 ; 19   |#if !defined(ERROR)
                              119 ; 20   |#define ERROR   -1
                              120 ; 21   |#endif
                              121 ; 22   |#if !defined(FALSE)
                              122 ; 23   |#define FALSE 0
                              123 ; 24   |#endif
                              124 ; 25   |#if !defined(TRUE)
                              125 ; 26   |#define TRUE  1
                              126 ; 27   |#endif
                              127 ; 28   |
                              128 ; 29   |#if !defined(NULL)
                              129 ; 30   |#define NULL 0
                              130 ; 31   |#endif
                              131 ; 32   |
                              132 ; 33   |#define MAX_INT     0x7FFFFF
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              133 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              134 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              135 ; 36   |#define MAX_ULONG   (-1) 
                              136 ; 37   |
                              137 ; 38   |#define WORD_SIZE   24              // word size in bits
                              138 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              139 ; 40   |
                              140 ; 41   |
                              141 ; 42   |#define BYTE    unsigned char       // btVarName
                              142 ; 43   |#define CHAR    signed char         // cVarName
                              143 ; 44   |#define USHORT  unsigned short      // usVarName
                              144 ; 45   |#define SHORT   unsigned short      // sVarName
                              145 ; 46   |#define WORD    unsigned int        // wVarName
                              146 ; 47   |#define INT     signed int          // iVarName
                              147 ; 48   |#define DWORD   unsigned long       // dwVarName
                              148 ; 49   |#define LONG    signed long         // lVarName
                              149 ; 50   |#define BOOL    unsigned int        // bVarName
                              150 ; 51   |#define FRACT   _fract              // frVarName
                              151 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              152 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              153 ; 54   |#define FLOAT   float               // fVarName
                              154 ; 55   |#define DBL     double              // dVarName
                              155 ; 56   |#define ENUM    enum                // eVarName
                              156 ; 57   |#define CMX     _complex            // cmxVarName
                              157 ; 58   |typedef WORD UCS3;                   // 
                              158 ; 59   |
                              159 ; 60   |#define UINT16  unsigned short
                              160 ; 61   |#define UINT8   unsigned char   
                              161 ; 62   |#define UINT32  unsigned long
                              162 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              163 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              164 ; 65   |#define WCHAR   UINT16
                              165 ; 66   |
                              166 ; 67   |//UINT128 is 16 bytes or 6 words
                              167 ; 68   |typedef struct UINT128_3500 {   
                              168 ; 69   |    int val[6];     
                              169 ; 70   |} UINT128_3500;
                              170 ; 71   |
                              171 ; 72   |#define UINT128   UINT128_3500
                              172 ; 73   |
                              173 ; 74   |// Little endian word packed byte strings:   
                              174 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              175 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              176 ; 77   |// Little endian word packed byte strings:   
                              177 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              178 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              179 ; 80   |
                              180 ; 81   |// Declare Memory Spaces To Use When Coding
                              181 ; 82   |// A. Sector Buffers
                              182 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              183 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              184 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              185 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              186 
                              188 
                              189 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              190 ; 88   |// B. Media DDI Memory
                              191 ; 89   |#define MEDIA_DDI_MEM _Y
                              192 ; 90   |
                              193 ; 91   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              194 ; 92   |
                              195 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              196 ; 94   |// Examples of circular pointers:
                              197 ; 95   |//    INT CIRC cpiVarName
                              198 ; 96   |//    DWORD CIRC cpdwVarName
                              199 ; 97   |
                              200 ; 98   |#define RETCODE INT                 // rcVarName
                              201 ; 99   |
                              202 ; 100  |// generic bitfield structure
                              203 ; 101  |struct Bitfield {
                              204 ; 102  |    unsigned int B0  :1;
                              205 ; 103  |    unsigned int B1  :1;
                              206 ; 104  |    unsigned int B2  :1;
                              207 ; 105  |    unsigned int B3  :1;
                              208 ; 106  |    unsigned int B4  :1;
                              209 ; 107  |    unsigned int B5  :1;
                              210 ; 108  |    unsigned int B6  :1;
                              211 ; 109  |    unsigned int B7  :1;
                              212 ; 110  |    unsigned int B8  :1;
                              213 ; 111  |    unsigned int B9  :1;
                              214 ; 112  |    unsigned int B10 :1;
                              215 ; 113  |    unsigned int B11 :1;
                              216 ; 114  |    unsigned int B12 :1;
                              217 ; 115  |    unsigned int B13 :1;
                              218 ; 116  |    unsigned int B14 :1;
                              219 ; 117  |    unsigned int B15 :1;
                              220 ; 118  |    unsigned int B16 :1;
                              221 ; 119  |    unsigned int B17 :1;
                              222 ; 120  |    unsigned int B18 :1;
                              223 ; 121  |    unsigned int B19 :1;
                              224 ; 122  |    unsigned int B20 :1;
                              225 ; 123  |    unsigned int B21 :1;
                              226 ; 124  |    unsigned int B22 :1;
                              227 ; 125  |    unsigned int B23 :1;
                              228 ; 126  |};
                              229 ; 127  |
                              230 ; 128  |union BitInt {
                              231 ; 129  |        struct Bitfield B;
                              232 ; 130  |        int        I;
                              233 ; 131  |};
                              234 ; 132  |
                              235 ; 133  |#define MAX_MSG_LENGTH 10
                              236 ; 134  |struct CMessage
                              237 ; 135  |{
                              238 ; 136  |        unsigned int m_uLength;
                              239 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              240 ; 138  |};
                              241 ; 139  |
                              242 ; 140  |typedef struct {
                              243 ; 141  |    WORD m_wLength;
                              244 ; 142  |    WORD m_wMessage;
                              245 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              246 ; 144  |} Message;
                              247 ; 145  |
                              248 ; 146  |struct MessageQueueDescriptor
                              249 ; 147  |{
                              250 ; 148  |        int *m_pBase;
                              251 ; 149  |        int m_iModulo;
                              252 ; 150  |        int m_iSize;
                              253 ; 151  |        int *m_pHead;
                              254 ; 152  |        int *m_pTail;
                              255 ; 153  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                              256 ; 154  |
                              257 ; 155  |struct ModuleEntry
                              258 ; 156  |{
                              259 ; 157  |    int m_iSignaledEventMask;
                              260 ; 158  |    int m_iWaitEventMask;
                              261 ; 159  |    int m_iResourceOfCode;
                              262 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              263 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              264 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              265 ; 163  |    int m_uTimeOutHigh;
                              266 ; 164  |    int m_uTimeOutLow;
                              267 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              268 ; 166  |};
                              269 ; 167  |
                              270 ; 168  |union WaitMask{
                              271 ; 169  |    struct B{
                              272 ; 170  |        unsigned int m_bNone     :1;
                              273 ; 171  |        unsigned int m_bMessage  :1;
                              274 ; 172  |        unsigned int m_bTimer    :1;
                              275 ; 173  |        unsigned int m_bButton   :1;
                              276 ; 174  |    } B;
                              277 ; 175  |    int I;
                              278 ; 176  |} ;
                              279 ; 177  |
                              280 ; 178  |
                              281 ; 179  |struct Button {
                              282 ; 180  |        WORD wButtonEvent;
                              283 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              284 ; 182  |};
                              285 ; 183  |
                              286 ; 184  |struct Message {
                              287 ; 185  |        WORD wMsgLength;
                              288 ; 186  |        WORD wMsgCommand;
                              289 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              290 ; 188  |};
                              291 ; 189  |
                              292 ; 190  |union EventTypes {
                              293 ; 191  |        struct CMessage msg;
                              294 ; 192  |        struct Button Button ;
                              295 ; 193  |        struct Message Message;
                              296 ; 194  |};
                              297 ; 195  |
                              298 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              299 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              300 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              301 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              302 ; 200  |
                              303 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              304 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              305 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              306 ; 204  |
                              307 ; 205  |#if DEBUG
                              308 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              309 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              310 ; 208  |#else 
                              311 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              312 ; 210  |#define DebugBuildAssert(x)    
                              313 ; 211  |#endif
                              314 ; 212  |
                              315 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                              316 ; 214  |//  #pragma asm
                              317 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              318 ; 216  |//  #pragma endasm
                              319 ; 217  |
                              320 ; 218  |
                              321 ; 219  |#ifdef COLOR_262K
                              322 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              323 ; 221  |#elif defined(COLOR_65K)
                              324 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              325 ; 223  |#else
                              326 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              327 ; 225  |#endif
                              328 ; 226  |    
                              329 ; 227  |#endif // #ifndef _TYPES_H
                              330 
                              332 
                              333 ; 2    |#include "stringlib.h"
                              334 
                              336 
                              337 ; 1    |#ifndef STRINGLIB_H
                              338 ; 2    |#define STRINGLIB_H
                              339 
                              341 
                              342 ; 3    |_asmfunc int pack_string(UCS3 _Y * _Y pUnpacked, _packed BYTE _Y * _Y pPacked);
                              343 ; 4    |_asmfunc int unpack_string( _packed BYTE _Y * _Y pPacked,  UCS3 _Y * _Y pUnpacked);
                              344 ; 5    |_asmfunc int unpack_data( _packed BYTE _Y * _Y pPacked,  BYTE _Y * _Y pUnpacked, INT iCoun
                                  t);
                              345 ; 6    |
                              346 ; 7    |_asmfunc BYTE GetByteFromArrayInX( void _X * p,int n);
                              347 ; 8    |_asmfunc void PutByteInArrayInX( void _X * p,int n, int newchar);
                              348 ; 9    |_asmfunc BYTE GetByteFromArrayInY( void _Y * p,int n);
                              349 ; 10   |_asmfunc void PutByteInArrayInY( void _Y * p,int n, int newchar);
                              350 ; 11   |
                              351 ; 12   |_asmfunc BYTE packed_get( _packed BYTE _Y * p,int n);
                              352 ; 13   |_asmfunc void packed_set( _packed BYTE _Y * p,int n, int newchar);
                              353 ; 14   |
                              354 ; 15   |_asmfunc int packed_strlen( _packed BYTE _Y * _Y p);
                              355 ; 16   |
                              356 ; 17   |_asmfunc _packed BYTE _Y * packed_strncpy( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y
                                   pSrc, int iCount);
                              357 ; 18   |_asmfunc _packed BYTE _Y * packed_strcpy ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y
                                   pSrc);
                              358 ; 19   |
                              359 ; 20   |
                              360 ; 21   |_asmfunc int packed_strncmp( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight, int i
                                  Count);
                              361 ; 22   |_asmfunc int packed_strcmp ( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight);
                              362 ; 23   |
                              363 ; 24   |_asmfunc int packed_strncat( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource, int 
                                  iCount);
                              364 ; 25   |_asmfunc int packed_strcat ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource);
                              365 ; 26   |
                              366 ; 27   |
                              367 ; 28   |_asmfunc int strlen(UCS3 _Y * _Y p);
                              368 ; 29   |
                              369 ; 30   |_asmfunc UCS3 *strchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                              370 ; 31   |_asmfunc UCS3 *strrchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                              371 ; 32   |
                              372 ; 33   |_asmfunc void strncpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, BYTE iCount);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                              373 ; 34   |_asmfunc void strcpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                              374 ; 35   |
                              375 ; 36   |_asmfunc char *strncat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                              376 ; 37   |_asmfunc char *strcat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                              377 ; 38   |
                              378 ; 39   |_asmfunc int strncmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                              379 ; 40   |_asmfunc int strcmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                              380 ; 41   |
                              381 ; 42   |#endif
                              382 
                              384 
                              385 ; 3    |#include "hwequ.h"
                              386 
                              388 
                              389 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              390 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                              391 ; 3    |//  File        : hwequ.inc
                              392 ; 4    |//  Description : STMP Hardware Constants
                              393 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                              394 ; 6    |
                              395 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                              396 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                              397 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                              398 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                              399 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                              400 ; 12   |
                              401 ; 13   |#if (!defined(HWEQU_INC))
                              402 ; 14   |#define HWEQU_INC 1
                              403 ; 15   |
                              404 ; 16   |#include "types.h"
                              405 
                              407 
                              408 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              409 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              410 ; 3    |//
                              411 ; 4    |// Filename: types.h
                              412 ; 5    |// Description: Standard data types
                              413 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              414 ; 7    |
                              415 ; 8    |#ifndef _TYPES_H
                              416 ; 9    |#define _TYPES_H
                              417 ; 10   |
                              418 ; 11   |// TODO:  move this outta here!
                              419 ; 12   |#if !defined(NOERROR)
                              420 ; 13   |#define NOERROR 0
                              421 ; 14   |#define SUCCESS 0
                              422 ; 15   |#endif 
                              423 ; 16   |#if !defined(SUCCESS)
                              424 ; 17   |#define SUCCESS  0
                              425 ; 18   |#endif
                              426 ; 19   |#if !defined(ERROR)
                              427 ; 20   |#define ERROR   -1
                              428 ; 21   |#endif
                              429 ; 22   |#if !defined(FALSE)
                              430 ; 23   |#define FALSE 0
                              431 ; 24   |#endif
                              432 ; 25   |#if !defined(TRUE)
                              433 ; 26   |#define TRUE  1
                              434 ; 27   |#endif
                              435 ; 28   |
                              436 ; 29   |#if !defined(NULL)
                              437 ; 30   |#define NULL 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                              438 ; 31   |#endif
                              439 ; 32   |
                              440 ; 33   |#define MAX_INT     0x7FFFFF
                              441 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              442 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              443 ; 36   |#define MAX_ULONG   (-1) 
                              444 ; 37   |
                              445 ; 38   |#define WORD_SIZE   24              // word size in bits
                              446 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              447 ; 40   |
                              448 ; 41   |
                              449 ; 42   |#define BYTE    unsigned char       // btVarName
                              450 ; 43   |#define CHAR    signed char         // cVarName
                              451 ; 44   |#define USHORT  unsigned short      // usVarName
                              452 ; 45   |#define SHORT   unsigned short      // sVarName
                              453 ; 46   |#define WORD    unsigned int        // wVarName
                              454 ; 47   |#define INT     signed int          // iVarName
                              455 ; 48   |#define DWORD   unsigned long       // dwVarName
                              456 ; 49   |#define LONG    signed long         // lVarName
                              457 ; 50   |#define BOOL    unsigned int        // bVarName
                              458 ; 51   |#define FRACT   _fract              // frVarName
                              459 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              460 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              461 ; 54   |#define FLOAT   float               // fVarName
                              462 ; 55   |#define DBL     double              // dVarName
                              463 ; 56   |#define ENUM    enum                // eVarName
                              464 ; 57   |#define CMX     _complex            // cmxVarName
                              465 ; 58   |typedef WORD UCS3;                   // 
                              466 ; 59   |
                              467 ; 60   |#define UINT16  unsigned short
                              468 ; 61   |#define UINT8   unsigned char   
                              469 ; 62   |#define UINT32  unsigned long
                              470 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              471 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              472 ; 65   |#define WCHAR   UINT16
                              473 ; 66   |
                              474 ; 67   |//UINT128 is 16 bytes or 6 words
                              475 ; 68   |typedef struct UINT128_3500 {   
                              476 ; 69   |    int val[6];     
                              477 ; 70   |} UINT128_3500;
                              478 ; 71   |
                              479 ; 72   |#define UINT128   UINT128_3500
                              480 ; 73   |
                              481 ; 74   |// Little endian word packed byte strings:   
                              482 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              483 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              484 ; 77   |// Little endian word packed byte strings:   
                              485 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              486 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              487 ; 80   |
                              488 ; 81   |// Declare Memory Spaces To Use When Coding
                              489 ; 82   |// A. Sector Buffers
                              490 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              491 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              492 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              493 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              494 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              495 ; 88   |// B. Media DDI Memory
                              496 ; 89   |#define MEDIA_DDI_MEM _Y
                              497 ; 90   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                              498 ; 91   |
                              499 ; 92   |
                              500 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              501 ; 94   |// Examples of circular pointers:
                              502 ; 95   |//    INT CIRC cpiVarName
                              503 ; 96   |//    DWORD CIRC cpdwVarName
                              504 ; 97   |
                              505 ; 98   |#define RETCODE INT                 // rcVarName
                              506 ; 99   |
                              507 ; 100  |// generic bitfield structure
                              508 ; 101  |struct Bitfield {
                              509 ; 102  |    unsigned int B0  :1;
                              510 ; 103  |    unsigned int B1  :1;
                              511 ; 104  |    unsigned int B2  :1;
                              512 ; 105  |    unsigned int B3  :1;
                              513 ; 106  |    unsigned int B4  :1;
                              514 ; 107  |    unsigned int B5  :1;
                              515 ; 108  |    unsigned int B6  :1;
                              516 ; 109  |    unsigned int B7  :1;
                              517 ; 110  |    unsigned int B8  :1;
                              518 ; 111  |    unsigned int B9  :1;
                              519 ; 112  |    unsigned int B10 :1;
                              520 ; 113  |    unsigned int B11 :1;
                              521 ; 114  |    unsigned int B12 :1;
                              522 ; 115  |    unsigned int B13 :1;
                              523 ; 116  |    unsigned int B14 :1;
                              524 ; 117  |    unsigned int B15 :1;
                              525 ; 118  |    unsigned int B16 :1;
                              526 ; 119  |    unsigned int B17 :1;
                              527 ; 120  |    unsigned int B18 :1;
                              528 ; 121  |    unsigned int B19 :1;
                              529 ; 122  |    unsigned int B20 :1;
                              530 ; 123  |    unsigned int B21 :1;
                              531 ; 124  |    unsigned int B22 :1;
                              532 ; 125  |    unsigned int B23 :1;
                              533 ; 126  |};
                              534 ; 127  |
                              535 ; 128  |union BitInt {
                              536 ; 129  |        struct Bitfield B;
                              537 ; 130  |        int        I;
                              538 ; 131  |};
                              539 ; 132  |
                              540 ; 133  |#define MAX_MSG_LENGTH 10
                              541 ; 134  |struct CMessage
                              542 ; 135  |{
                              543 ; 136  |        unsigned int m_uLength;
                              544 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              545 ; 138  |};
                              546 ; 139  |
                              547 ; 140  |typedef struct {
                              548 ; 141  |    WORD m_wLength;
                              549 ; 142  |    WORD m_wMessage;
                              550 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              551 ; 144  |} Message;
                              552 ; 145  |
                              553 ; 146  |struct MessageQueueDescriptor
                              554 ; 147  |{
                              555 ; 148  |        int *m_pBase;
                              556 ; 149  |        int m_iModulo;
                              557 ; 150  |        int m_iSize;
                              558 ; 151  |        int *m_pHead;
                              559 ; 152  |        int *m_pTail;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                              560 ; 153  |};
                              561 ; 154  |
                              562 ; 155  |struct ModuleEntry
                              563 ; 156  |{
                              564 ; 157  |    int m_iSignaledEventMask;
                              565 ; 158  |    int m_iWaitEventMask;
                              566 ; 159  |    int m_iResourceOfCode;
                              567 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              568 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              569 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              570 ; 163  |    int m_uTimeOutHigh;
                              571 ; 164  |    int m_uTimeOutLow;
                              572 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              573 ; 166  |};
                              574 ; 167  |
                              575 ; 168  |union WaitMask{
                              576 ; 169  |    struct B{
                              577 ; 170  |        unsigned int m_bNone     :1;
                              578 ; 171  |        unsigned int m_bMessage  :1;
                              579 ; 172  |        unsigned int m_bTimer    :1;
                              580 ; 173  |        unsigned int m_bButton   :1;
                              581 ; 174  |    } B;
                              582 ; 175  |    int I;
                              583 ; 176  |} ;
                              584 ; 177  |
                              585 ; 178  |
                              586 ; 179  |struct Button {
                              587 ; 180  |        WORD wButtonEvent;
                              588 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              589 ; 182  |};
                              590 ; 183  |
                              591 ; 184  |struct Message {
                              592 ; 185  |        WORD wMsgLength;
                              593 ; 186  |        WORD wMsgCommand;
                              594 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              595 ; 188  |};
                              596 ; 189  |
                              597 ; 190  |union EventTypes {
                              598 ; 191  |        struct CMessage msg;
                              599 ; 192  |        struct Button Button ;
                              600 ; 193  |        struct Message Message;
                              601 ; 194  |};
                              602 ; 195  |
                              603 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              604 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              605 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              606 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              607 ; 200  |
                              608 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              609 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              610 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              611 ; 204  |
                              612 ; 205  |#if DEBUG
                              613 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              614 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              615 ; 208  |#else 
                              616 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              617 ; 210  |#define DebugBuildAssert(x)    
                              618 ; 211  |#endif
                              619 ; 212  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                              620 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              621 ; 214  |//  #pragma asm
                              622 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              623 ; 216  |//  #pragma endasm
                              624 ; 217  |
                              625 ; 218  |
                              626 ; 219  |#ifdef COLOR_262K
                              627 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              628 ; 221  |#elif defined(COLOR_65K)
                              629 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              630 ; 223  |#else
                              631 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              632 ; 225  |#endif
                              633 ; 226  |    
                              634 ; 227  |#endif // #ifndef _TYPES_H
                              635 
                              637 
                              638 ; 17   |#include "regsclkctrl.h"
                              639 
                              641 
                              642 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                              643 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                              644 ; 3    |
                              645 ; 4    |
                              646 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                              647 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                              648 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                              649 ; 8    |#define HW_CCR_LTC_BITPOS 1
                              650 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                              651 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                              652 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                              653 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                              654 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                              655 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                              656 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                              657 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                              658 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                              659 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                              660 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                              661 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                              662 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
                              663 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                              664 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                              665 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                              666 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                              667 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                              668 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                              669 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                              670 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                              671 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                              672 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                              673 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                              674 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                              675 ; 34   |
                              676 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                              677 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                              678 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                              679 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                              680 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                              681 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                              682 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                              683 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                              684 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                              685 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                              686 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                              687 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                              688 ; 47   |
                              689 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                              690 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                              691 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                              692 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                              693 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                              694 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                              695 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                              696 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                              697 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                              698 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                              699 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                              700 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                              701 ; 60   |
                              702 ; 61   |typedef union               
                              703 ; 62   |{
                              704 ; 63   |    struct
                              705 ; 64   |    {
                              706 ; 65   |        int CKRST       :1; // Clock Reset
                              707 ; 66   |        int LTC         :1;
                              708 ; 67   |        int PLLEN       :1;
                              709 ; 68   |        int XTLEN       :1;
                              710 ; 69   |        int FLB         :1;
                              711 ; 70   |        unsigned ADIV   :3;
                              712 ; 71   |        int CKSRC       :1;
                              713 ; 72   |        unsigned DDIV   :3;
                              714 ; 73   |        unsigned PDIV   :5;
                              715 ; 74   |        int PWDN        :1;
                              716 ; 75   |        int ACKEN       :1;
                              717 ; 76   |        int LOCK        :1;
                              718 ; 77   |        unsigned ADIV1  :3;
                              719 ; 78   |        unsigned DDIV_MSB:1;
                              720 ; 79   |    } B;
                              721 ; 80   |
                              722 ; 81   |    int I;
                              723 ; 82   |    unsigned int U;
                              724 ; 83   |
                              725 ; 84   |} ccr_type;
                              726 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                              727 ; 86   |
                              728 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                              729 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                              730 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                              731 ; 90   |#define HW_RCR_SRST_BITPOS 4
                              732 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                              733 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                              734 ; 93   |#define HW_RCR_NMI_BITPOS 10
                              735 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                              736 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                              737 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                              738 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                              739 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                              740 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                              741 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                              742 ; 101  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                              743 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                              744 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                              745 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                              746 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                              747 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                              748 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                              749 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                              750 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                              751 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                              752 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                              753 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                              754 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                              755 ; 114  |
                              756 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                              757 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                              758 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                              759 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                              760 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                              761 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                              762 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                              763 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                              764 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                              765 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                              766 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                              767 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                              768 ; 127  |
                              769 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                              770 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                              771 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                              772 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                              773 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                              774 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                              775 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                              776 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                              777 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                              778 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                              779 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                              780 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                              781 ; 140  |
                              782 ; 141  |typedef union               
                              783 ; 142  |{
                              784 ; 143  |    struct
                              785 ; 144  |   {
                              786 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
                              787 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                              788 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                              789 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                              790 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                              791 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                              792 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                              793 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                              794 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                              795 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                              796 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                              797 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                              798 ; 157  |    } B;
                              799 ; 158  |
                              800 ; 159  |    int I;
                              801 ; 160  |    unsigned int U;
                              802 ; 161  |
                              803 ; 162  |} rcr_type;
                              804 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                              805 ; 164  |
                              806 ; 165  |
                              807 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                              808 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                              809 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                              810 ; 169  |
                              811 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                              812 ; 171  |
                              813 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                              814 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                              815 ; 174  |typedef union               
                              816 ; 175  |{
                              817 ; 176  |    struct
                              818 ; 177  |   {
                              819 ; 178  |        int LOW;
                              820 ; 179  |    } B;
                              821 ; 180  |
                              822 ; 181  |    int I;
                              823 ; 182  |    unsigned int U;
                              824 ; 183  |
                              825 ; 184  |} dclkcntl_type;
                              826 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                              827 ; 186  |
                              828 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                              829 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                              830 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                              831 ; 190  |
                              832 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                              833 ; 192  |
                              834 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS
                                  ) 
                              835 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                              836 ; 195  |typedef union               
                              837 ; 196  |{
                              838 ; 197  |    struct
                              839 ; 198  |   {
                              840 ; 199  |        int HIGH;
                              841 ; 200  |    } B;
                              842 ; 201  |
                              843 ; 202  |    int I;
                              844 ; 203  |    unsigned int U;
                              845 ; 204  |
                              846 ; 205  |} dclkcntu_type;
                              847 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
                              848 ; 207  |
                              849 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                              850 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                              851 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                              852 ; 211  |
                              853 ; 212  |// Clock count register (lower)
                              854 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                              855 ; 214  |// Clock count register (upper)
                              856 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                              857 ; 216  |// Cycle steal count register
                              858 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                              859 ; 218  |
                              860 ; 219  |#endif
                              861 ; 220  |
                              862 ; 221  |
                              863 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                              865 
                              866 ; 18   |#include "regscore.h"
                              867 
                              869 
                              870 ; 1    |#if !(defined(__REGS_STATUS_INC))
                              871 ; 2    |#define __REGS_STATUS_INC 1
                              872 ; 3    |
                              873 ; 4    |
                              874 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                              875 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                              876 ; 7    |#define HW_OMR_MA_BITPOS 0
                              877 ; 8    |#define HW_OMR_MB_BITPOS 1
                              878 ; 9    |#define HW_OMR_DE_BITPOS 2
                              879 ; 10   |#define HW_OMR_YE_BITPOS 3
                              880 ; 11   |#define HW_OMR_MC_BITPOS 4
                              881 ; 12   |#define HW_OMR_SD_BITPOS 6
                              882 ; 13   |
                              883 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                              884 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                              885 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                              886 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                              887 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                              888 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                              889 ; 20   |
                              890 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                              891 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                              892 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                              893 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                              894 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                              895 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                              896 ; 27   |
                              897 ; 28   |
                              898 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                              899 ; 30   |//  Status Register (HW_SR) Bit Positions
                              900 ; 31   |#define HW_SR_C_BITPOS 0
                              901 ; 32   |#define HW_SR_O_BITPOS 1
                              902 ; 33   |#define HW_SR_Z_BITPOS 2
                              903 ; 34   |#define HW_SR_N_BITPOS 3
                              904 ; 35   |#define HW_SR_U_BITPOS 4
                              905 ; 36   |#define HW_SR_E_BITPOS 5
                              906 ; 37   |#define HW_SR_L_BITPOS 6
                              907 ; 38   |#define HW_SR_IM_BITPOS 8
                              908 ; 39   |#define HW_SR_IM0_BITPOS 8
                              909 ; 40   |#define HW_SR_IM1_BITPOS 9
                              910 ; 41   |#define HW_SR_SM_BITPOS 10
                              911 ; 42   |#define HW_SR_SM0_BITPOS 10
                              912 ; 43   |#define HW_SR_SM1_BITPOS 11
                              913 ; 44   |#define HW_SR_TM_BITPOS 13
                              914 ; 45   |#define HW_SR_DP_BITPOS 14
                              915 ; 46   |#define HW_SR_LOOP_BITPOS 15
                              916 ; 47   |
                              917 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                              918 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                              919 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                              920 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                              921 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                              922 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                              923 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                              924 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                              925 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                              926 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                              927 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                              928 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                              929 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                              930 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                              931 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                              932 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                              933 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                              934 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                              935 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                              936 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                              937 ; 68   |
                              938 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                              939 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                              940 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                              941 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                              942 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                              943 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                              944 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                              945 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                              946 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                              947 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                              948 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                              949 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                              950 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                              951 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                              952 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                              953 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                              954 ; 85   |
                              955 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                              956 ; 87   |//  RAM/ROM Config Register Bit Positions
                              957 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                              958 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                              959 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                              960 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                              961 ; 92   |#endif
                              962 ; 93   |
                              963 ; 94   |
                              964 
                              966 
                              967 ; 19   |#include "regscodec.h"
                              968 
                              970 
                              971 ; 1    |#if !(defined(regscodecinc))
                              972 ; 2    |#define regscodecinc 1
                              973 ; 3    |
                              974 ; 4    |
                              975 ; 5    |
                              976 ; 6    |#include "types.h"
                              977 
                              979 
                              980 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              981 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              982 ; 3    |//
                              983 ; 4    |// Filename: types.h
                              984 ; 5    |// Description: Standard data types
                              985 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              986 ; 7    |
                              987 ; 8    |#ifndef _TYPES_H
                              988 ; 9    |#define _TYPES_H
                              989 ; 10   |
                              990 ; 11   |// TODO:  move this outta here!
                              991 ; 12   |#if !defined(NOERROR)
                              992 ; 13   |#define NOERROR 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                              993 ; 14   |#define SUCCESS 0
                              994 ; 15   |#endif 
                              995 ; 16   |#if !defined(SUCCESS)
                              996 ; 17   |#define SUCCESS  0
                              997 ; 18   |#endif
                              998 ; 19   |#if !defined(ERROR)
                              999 ; 20   |#define ERROR   -1
                             1000 ; 21   |#endif
                             1001 ; 22   |#if !defined(FALSE)
                             1002 ; 23   |#define FALSE 0
                             1003 ; 24   |#endif
                             1004 ; 25   |#if !defined(TRUE)
                             1005 ; 26   |#define TRUE  1
                             1006 ; 27   |#endif
                             1007 ; 28   |
                             1008 ; 29   |#if !defined(NULL)
                             1009 ; 30   |#define NULL 0
                             1010 ; 31   |#endif
                             1011 ; 32   |
                             1012 ; 33   |#define MAX_INT     0x7FFFFF
                             1013 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             1014 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             1015 ; 36   |#define MAX_ULONG   (-1) 
                             1016 ; 37   |
                             1017 ; 38   |#define WORD_SIZE   24              // word size in bits
                             1018 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             1019 ; 40   |
                             1020 ; 41   |
                             1021 ; 42   |#define BYTE    unsigned char       // btVarName
                             1022 ; 43   |#define CHAR    signed char         // cVarName
                             1023 ; 44   |#define USHORT  unsigned short      // usVarName
                             1024 ; 45   |#define SHORT   unsigned short      // sVarName
                             1025 ; 46   |#define WORD    unsigned int        // wVarName
                             1026 ; 47   |#define INT     signed int          // iVarName
                             1027 ; 48   |#define DWORD   unsigned long       // dwVarName
                             1028 ; 49   |#define LONG    signed long         // lVarName
                             1029 ; 50   |#define BOOL    unsigned int        // bVarName
                             1030 ; 51   |#define FRACT   _fract              // frVarName
                             1031 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             1032 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             1033 ; 54   |#define FLOAT   float               // fVarName
                             1034 ; 55   |#define DBL     double              // dVarName
                             1035 ; 56   |#define ENUM    enum                // eVarName
                             1036 ; 57   |#define CMX     _complex            // cmxVarName
                             1037 ; 58   |typedef WORD UCS3;                   // 
                             1038 ; 59   |
                             1039 ; 60   |#define UINT16  unsigned short
                             1040 ; 61   |#define UINT8   unsigned char   
                             1041 ; 62   |#define UINT32  unsigned long
                             1042 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1043 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1044 ; 65   |#define WCHAR   UINT16
                             1045 ; 66   |
                             1046 ; 67   |//UINT128 is 16 bytes or 6 words
                             1047 ; 68   |typedef struct UINT128_3500 {   
                             1048 ; 69   |    int val[6];     
                             1049 ; 70   |} UINT128_3500;
                             1050 ; 71   |
                             1051 ; 72   |#define UINT128   UINT128_3500
                             1052 ; 73   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1053 ; 74   |// Little endian word packed byte strings:   
                             1054 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1055 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1056 ; 77   |// Little endian word packed byte strings:   
                             1057 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1058 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1059 ; 80   |
                             1060 ; 81   |// Declare Memory Spaces To Use When Coding
                             1061 ; 82   |// A. Sector Buffers
                             1062 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             1063 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             1064 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             1065 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             1066 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             1067 ; 88   |// B. Media DDI Memory
                             1068 ; 89   |#define MEDIA_DDI_MEM _Y
                             1069 ; 90   |
                             1070 ; 91   |
                             1071 ; 92   |
                             1072 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             1073 ; 94   |// Examples of circular pointers:
                             1074 ; 95   |//    INT CIRC cpiVarName
                             1075 ; 96   |//    DWORD CIRC cpdwVarName
                             1076 ; 97   |
                             1077 ; 98   |#define RETCODE INT                 // rcVarName
                             1078 ; 99   |
                             1079 ; 100  |// generic bitfield structure
                             1080 ; 101  |struct Bitfield {
                             1081 ; 102  |    unsigned int B0  :1;
                             1082 ; 103  |    unsigned int B1  :1;
                             1083 ; 104  |    unsigned int B2  :1;
                             1084 ; 105  |    unsigned int B3  :1;
                             1085 ; 106  |    unsigned int B4  :1;
                             1086 ; 107  |    unsigned int B5  :1;
                             1087 ; 108  |    unsigned int B6  :1;
                             1088 ; 109  |    unsigned int B7  :1;
                             1089 ; 110  |    unsigned int B8  :1;
                             1090 ; 111  |    unsigned int B9  :1;
                             1091 ; 112  |    unsigned int B10 :1;
                             1092 ; 113  |    unsigned int B11 :1;
                             1093 ; 114  |    unsigned int B12 :1;
                             1094 ; 115  |    unsigned int B13 :1;
                             1095 ; 116  |    unsigned int B14 :1;
                             1096 ; 117  |    unsigned int B15 :1;
                             1097 ; 118  |    unsigned int B16 :1;
                             1098 ; 119  |    unsigned int B17 :1;
                             1099 ; 120  |    unsigned int B18 :1;
                             1100 ; 121  |    unsigned int B19 :1;
                             1101 ; 122  |    unsigned int B20 :1;
                             1102 ; 123  |    unsigned int B21 :1;
                             1103 ; 124  |    unsigned int B22 :1;
                             1104 ; 125  |    unsigned int B23 :1;
                             1105 ; 126  |};
                             1106 ; 127  |
                             1107 ; 128  |union BitInt {
                             1108 ; 129  |        struct Bitfield B;
                             1109 ; 130  |        int        I;
                             1110 ; 131  |};
                             1111 ; 132  |
                             1112 ; 133  |#define MAX_MSG_LENGTH 10
                             1113 ; 134  |struct CMessage
                             1114 ; 135  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1115 ; 136  |        unsigned int m_uLength;
                             1116 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             1117 ; 138  |};
                             1118 ; 139  |
                             1119 ; 140  |typedef struct {
                             1120 ; 141  |    WORD m_wLength;
                             1121 ; 142  |    WORD m_wMessage;
                             1122 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             1123 ; 144  |} Message;
                             1124 ; 145  |
                             1125 ; 146  |struct MessageQueueDescriptor
                             1126 ; 147  |{
                             1127 ; 148  |        int *m_pBase;
                             1128 ; 149  |        int m_iModulo;
                             1129 ; 150  |        int m_iSize;
                             1130 ; 151  |        int *m_pHead;
                             1131 ; 152  |        int *m_pTail;
                             1132 ; 153  |};
                             1133 ; 154  |
                             1134 ; 155  |struct ModuleEntry
                             1135 ; 156  |{
                             1136 ; 157  |    int m_iSignaledEventMask;
                             1137 ; 158  |    int m_iWaitEventMask;
                             1138 ; 159  |    int m_iResourceOfCode;
                             1139 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             1140 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             1141 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             1142 ; 163  |    int m_uTimeOutHigh;
                             1143 ; 164  |    int m_uTimeOutLow;
                             1144 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             1145 ; 166  |};
                             1146 ; 167  |
                             1147 ; 168  |union WaitMask{
                             1148 ; 169  |    struct B{
                             1149 ; 170  |        unsigned int m_bNone     :1;
                             1150 ; 171  |        unsigned int m_bMessage  :1;
                             1151 ; 172  |        unsigned int m_bTimer    :1;
                             1152 ; 173  |        unsigned int m_bButton   :1;
                             1153 ; 174  |    } B;
                             1154 ; 175  |    int I;
                             1155 ; 176  |} ;
                             1156 ; 177  |
                             1157 ; 178  |
                             1158 ; 179  |struct Button {
                             1159 ; 180  |        WORD wButtonEvent;
                             1160 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             1161 ; 182  |};
                             1162 ; 183  |
                             1163 ; 184  |struct Message {
                             1164 ; 185  |        WORD wMsgLength;
                             1165 ; 186  |        WORD wMsgCommand;
                             1166 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             1167 ; 188  |};
                             1168 ; 189  |
                             1169 ; 190  |union EventTypes {
                             1170 ; 191  |        struct CMessage msg;
                             1171 ; 192  |        struct Button Button ;
                             1172 ; 193  |        struct Message Message;
                             1173 ; 194  |};
                             1174 ; 195  |
                             1175 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1176 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             1177 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             1178 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             1179 ; 200  |
                             1180 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             1181 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             1182 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             1183 ; 204  |
                             1184 ; 205  |#if DEBUG
                             1185 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             1186 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             1187 ; 208  |#else 
                             1188 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             1189 ; 210  |#define DebugBuildAssert(x)    
                             1190 ; 211  |#endif
                             1191 ; 212  |
                             1192 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             1193 ; 214  |//  #pragma asm
                             1194 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             1195 ; 216  |//  #pragma endasm
                             1196 ; 217  |
                             1197 ; 218  |
                             1198 ; 219  |#ifdef COLOR_262K
                             1199 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             1200 ; 221  |#elif defined(COLOR_65K)
                             1201 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             1202 ; 223  |#else
                             1203 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             1204 ; 225  |#endif
                             1205 ; 226  |    
                             1206 ; 227  |#endif // #ifndef _TYPES_H
                             1207 
                             1209 
                             1210 ; 7    |
                             1211 ; 8    |
                             1212 ; 9    |
                             1213 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             1214 ; 11   |
                             1215 ; 12   |//   SYSTEM STMP Registers 
                             1216 ; 13   |//      Last Edited 7.17.2003 M. Henson
                             1217 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             1218 ; 15   |
                             1219 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             1220 ; 17   |
                             1221 ; 18   |
                             1222 ; 19   |
                             1223 ; 20   |
                             1224 ; 21   |
                             1225 ; 22   |
                             1226 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             1227 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             1228 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             1229 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             1230 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             1231 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             1232 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             1233 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             1234 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1235 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             1236 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             1237 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             1238 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             1239 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             1240 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             1241 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             1242 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             1243 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             1244 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             1245 ; 42   |
                             1246 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             1247 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             1248 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             1249 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             1250 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             1251 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             1252 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             1253 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             1254 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             1255 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             1256 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             1257 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             1258 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             1259 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             1260 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             1261 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             1262 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             1263 ; 60   |
                             1264 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             1265 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             1266 ; 63   |
                             1267 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1268 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1269 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1270 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1271 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1272 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1273 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1274 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1275 ; 72   |
                             1276 ; 73   |#if defined(CAPLESS_HP)
                             1277 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             1278 ; 75   |#else 
                             1279 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             1280 ; 77   |#endif
                             1281 ; 78   |
                             1282 ; 79   |// Headphone control register
                             1283 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             1284 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             1285 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             1286 ; 83   |typedef union               
                             1287 ; 84   |{
                             1288 ; 85   |    struct {
                             1289 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             1290 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             1291 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             1292 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             1293 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             1294 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             1295 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             1296 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1297 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             1298 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             1299 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             1300 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             1301 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             1302 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             1303 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             1304 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             1305 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             1306 ; 103  |    } B;
                             1307 ; 104  |    int I;
                             1308 ; 105  |    unsigned int U;
                             1309 ; 106  |} hpctrl_type;
                             1310 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             1311 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             1312 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             1313 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             1314 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             1315 ; 112  |
                             1316 ; 113  |
                             1317 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             1318 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             1319 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             1320 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             1321 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             1322 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             1323 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             1324 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             1325 ; 122  |
                             1326 ; 123  |
                             1327 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             1328 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             1329 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             1330 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             1331 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             1332 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             1333 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             1334 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             1335 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             1336 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             1337 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             1338 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             1339 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             1340 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
                             1341 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             1342 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             1343 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             1344 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             1345 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             1346 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             1347 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             1348 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             1349 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             1350 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             1351 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             1352 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             1353 ; 150  |
                             1354 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             1355 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             1356 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             1357 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             1358 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1359 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             1360 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             1361 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             1362 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             1363 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             1364 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             1365 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             1366 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             1367 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             1368 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             1369 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             1370 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             1371 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             1372 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             1373 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             1374 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             1375 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             1376 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             1377 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             1378 ; 175  |
                             1379 ; 176  |
                             1380 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             1381 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             1382 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             1383 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             1384 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             1385 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             1386 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             1387 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             1388 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             1389 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             1390 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             1391 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             1392 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             1393 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             1394 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             1395 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             1396 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             1397 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             1398 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             1399 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             1400 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             1401 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             1402 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
                             1403 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             1404 ; 201  |
                             1405 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             1406 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             1407 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             1408 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             1409 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             1410 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             1411 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             1412 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             1413 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             1414 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             1415 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             1416 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             1417 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             1418 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             1419 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             1420 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1421 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             1422 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             1423 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             1424 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             1425 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             1426 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             1427 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             1428 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             1429 ; 226  |
                             1430 ; 227  |typedef union               
                             1431 ; 228  |{
                             1432 ; 229  |    struct {
                             1433 ; 230  |        int INV_USB_CLK            : 1;
                             1434 ; 231  |        int USB_DFF_BYPASS         : 1;
                             1435 ; 232  |        int HOLD_GND               : 1;
                             1436 ; 233  |        int ACKI                   : 1;
                             1437 ; 234  |        int ASD2X                  : 1;
                             1438 ; 235  |        int PCPCU                  : 1;
                             1439 ; 236  |        int PCPCD                  : 1;
                             1440 ; 237  |        int DCKI                   : 1;
                             1441 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             1442 ; 239  |        int PSRN                   : 1;
                             1443 ; 240  |        int FX2                    : 1;
                             1444 ; 241  |        int VCOS                   : 1;
                             1445 ; 242  |        int XBCO                   : 1;
                             1446 ; 243  |        int XBGC                   : 1;
                             1447 ; 244  |        int ADTHD                  : 1;
                             1448 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             1449 ; 246  |        int PWDADC                 : 1;
                             1450 ; 247  |        int MICBIAS1               : 1;
                             1451 ; 248  |        int EZD                    : 1;
                             1452 ; 249  |        int DZCDA                  : 1;
                             1453 ; 250  |        int DZCFM                  : 1;
                             1454 ; 251  |        int DZCLI                  : 1;
                             1455 ; 252  |        int DZCMI                  : 1;
                             1456 ; 253  |        int DZCMA                  : 1;
                             1457 ; 254  |    } B;
                             1458 ; 255  |    int I;
                             1459 ; 256  |    unsigned int U;
                             1460 ; 257  |} mix_tbr_type;
                             1461 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             1462 ; 259  |
                             1463 ; 260  |
                             1464 ; 261  |/////////////////////////////////////////////////////////////////////////////////
                             1465 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             1466 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             1467 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             1468 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             1469 ; 266  |
                             1470 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             1471 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             1472 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             1473 ; 270  |
                             1474 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             1475 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             1476 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             1477 ; 274  |
                             1478 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             1479 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             1480 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             1481 ; 278  |
                             1482 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1483 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             1484 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             1485 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             1486 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             1487 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             1488 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             1489 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             1490 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             1491 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             1492 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             1493 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             1494 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             1495 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             1496 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             1497 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             1498 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             1499 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             1500 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             1501 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             1502 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             1503 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             1504 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             1505 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             1506 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             1507 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             1508 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             1509 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             1510 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             1511 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             1512 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             1513 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             1514 ; 311  |
                             1515 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             1516 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             1517 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             1518 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             1519 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             1520 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             1521 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             1522 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             1523 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             1524 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             1525 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             1526 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
                             1527 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             1528 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             1529 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             1530 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             1531 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             1532 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             1533 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             1534 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             1535 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             1536 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             1537 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             1538 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             1539 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             1540 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             1541 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             1542 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             1543 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             1544 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1545 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             1546 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             1547 ; 344  |
                             1548 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             1549 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             1550 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             1551 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             1552 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             1553 ; 350  |
                             1554 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             1555 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             1556 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             1557 ; 354  |
                             1558 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             1559 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             1560 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             1561 ; 358  |
                             1562 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             1563 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             1564 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             1565 ; 362  |
                             1566 ; 363  |
                             1567 ; 364  |typedef union               
                             1568 ; 365  |{
                             1569 ; 366  |    struct
                             1570 ; 367  |    {
                             1571 ; 368  |        unsigned MR :5;
                             1572 ; 369  |        int         :3;
                             1573 ; 370  |        unsigned ML :5;
                             1574 ; 371  |        int         :2;
                             1575 ; 372  |        int MUTE    :1;
                             1576 ; 373  |    } B;
                             1577 ; 374  |    int I;
                             1578 ; 375  |    unsigned int U;
                             1579 ; 376  |} mix_mastervr_type;
                             1580 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             1581 ; 378  |
                             1582 ; 379  |
                             1583 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             1584 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             1585 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             1586 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             1587 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             1588 ; 385  |
                             1589 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             1590 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             1591 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             1592 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             1593 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             1594 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             1595 ; 392  |
                             1596 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             1597 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             1598 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             1599 ; 396  |
                             1600 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             1601 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             1602 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             1603 ; 400  |
                             1604 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             1605 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             1606 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1607 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             1608 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             1609 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             1610 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             1611 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             1612 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             1613 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             1614 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             1615 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             1616 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             1617 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             1618 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             1619 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             1620 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             1621 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             1622 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             1623 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             1624 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             1625 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             1626 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             1627 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             1628 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             1629 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             1630 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             1631 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             1632 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             1633 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             1634 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             1635 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             1636 ; 433  |
                             1637 ; 434  |typedef union               
                             1638 ; 435  |{
                             1639 ; 436  |    struct {
                             1640 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             1641 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             1642 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             1643 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             1644 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             1645 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             1646 ; 443  |    } B;
                             1647 ; 444  |    int I;
                             1648 ; 445  |    unsigned int U;
                             1649 ; 446  |} mix_micinvr_type;
                             1650 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
                             1651 ; 448  |
                             1652 ; 449  |
                             1653 ; 450  |
                             1654 ; 451  |
                             1655 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             1656 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             1657 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             1658 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             1659 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             1660 ; 457  |
                             1661 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             1662 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             1663 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             1664 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             1665 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             1666 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             1667 ; 464  |
                             1668 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1669 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             1670 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             1671 ; 468  |
                             1672 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             1673 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             1674 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             1675 ; 472  |
                             1676 ; 473  |typedef union               
                             1677 ; 474  |{
                             1678 ; 475  |    struct {
                             1679 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             1680 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             1681 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             1682 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             1683 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             1684 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             1685 ; 482  |    } B;
                             1686 ; 483  |    int I;
                             1687 ; 484  |    unsigned int U;
                             1688 ; 485  |} mix_line1invr_type;
                             1689 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             1690 ; 487  |
                             1691 ; 488  |
                             1692 ; 489  |
                             1693 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             1694 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             1695 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             1696 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             1697 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             1698 ; 495  |
                             1699 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             1700 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             1701 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             1702 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             1703 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             1704 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             1705 ; 502  |
                             1706 ; 503  |
                             1707 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             1708 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             1709 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             1710 ; 507  |
                             1711 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             1712 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
                             1713 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             1714 ; 511  |
                             1715 ; 512  |typedef union               
                             1716 ; 513  |{
                             1717 ; 514  |    struct {
                             1718 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             1719 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             1720 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             1721 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             1722 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             1723 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             1724 ; 521  |    } B;
                             1725 ; 522  |    int I;
                             1726 ; 523  |    unsigned int U;
                             1727 ; 524  |} mix_line2invr_type;
                             1728 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             1729 ; 526  |
                             1730 ; 527  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1731 ; 528  |
                             1732 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             1733 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             1734 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             1735 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             1736 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             1737 ; 534  |
                             1738 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             1739 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             1740 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             1741 ; 538  |
                             1742 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             1743 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             1744 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             1745 ; 542  |
                             1746 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             1747 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             1748 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             1749 ; 546  |
                             1750 ; 547  |typedef union               
                             1751 ; 548  |{
                             1752 ; 549  |    struct {
                             1753 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             1754 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             1755 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             1756 ; 553  |    } B;
                             1757 ; 554  |    int I;
                             1758 ; 555  |    unsigned int U;
                             1759 ; 556  |} mix_dacinvr_type;
                             1760 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             1761 ; 558  |
                             1762 ; 559  |
                             1763 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             1764 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             1765 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             1766 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             1767 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             1768 ; 565  |
                             1769 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             1770 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             1771 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             1772 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             1773 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             1774 ; 571  |
                             1775 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             1776 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             1777 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             1778 ; 575  |
                             1779 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             1780 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             1781 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             1782 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             1783 ; 580  |
                             1784 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             1785 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             1786 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             1787 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             1788 ; 585  |
                             1789 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             1790 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             1791 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETM
                                  ASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1792 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             1793 ; 590  |
                             1794 ; 591  |typedef union               
                             1795 ; 592  |{
                             1796 ; 593  |    struct {
                             1797 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             1798 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             1799 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             1800 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             1801 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             1802 ; 599  |    } B;
                             1803 ; 600  |    int I;
                             1804 ; 601  |    unsigned int U;
                             1805 ; 602  |} mix_recselr_type;
                             1806 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             1807 ; 604  |
                             1808 ; 605  |
                             1809 ; 606  |
                             1810 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             1811 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             1812 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             1813 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             1814 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             1815 ; 612  |
                             1816 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             1817 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             1818 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             1819 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             1820 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             1821 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             1822 ; 619  |
                             1823 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             1824 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             1825 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             1826 ; 623  |
                             1827 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             1828 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             1829 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             1830 ; 627  |
                             1831 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             1832 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             1833 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             1834 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             1835 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
                             1836 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             1837 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             1838 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             1839 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             1840 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             1841 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             1842 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             1843 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             1844 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             1845 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             1846 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             1847 ; 644  |
                             1848 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             1849 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             1850 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             1851 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             1852 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             1853 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1854 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             1855 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             1856 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             1857 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             1858 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             1859 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             1860 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             1861 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             1862 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             1863 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             1864 ; 661  |
                             1865 ; 662  |typedef union               
                             1866 ; 663  |{
                             1867 ; 664  |    struct {
                             1868 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             1869 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             1870 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             1871 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             1872 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             1873 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             1874 ; 671  |    } B;
                             1875 ; 672  |    int I;
                             1876 ; 673  |    unsigned int U;
                             1877 ; 674  |} mix_adcgainr_type;
                             1878 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             1879 ; 676  |
                             1880 ; 677  |
                             1881 ; 678  |
                             1882 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             1883 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             1884 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             1885 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             1886 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             1887 ; 684  |
                             1888 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             1889 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             1890 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             1891 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             1892 ; 689  |
                             1893 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             1894 ; 691  |
                             1895 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             1896 ; 693  |
                             1897 ; 694  |typedef union               
                             1898 ; 695  |{
                             1899 ; 696  |    struct {
                             1900 ; 697  |                int                     : 9;
                             1901 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             1902 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             1903 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             1904 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             1905 ; 702  |    } B;
                             1906 ; 703  |    int I;
                             1907 ; 704  |    unsigned int U;
                             1908 ; 705  |} mix_pwrdnr_type;
                             1909 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             1910 ; 707  |
                             1911 ; 708  |
                             1912 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             1913 ; 710  |
                             1914 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             1915 ; 712  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1916 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             1917 ; 714  |
                             1918 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             1919 ; 716  |
                             1920 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             1921 ; 718  |
                             1922 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             1923 ; 720  |
                             1924 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             1925 ; 722  |
                             1926 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             1927 ; 724  |
                             1928 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             1929 ; 726  |
                             1930 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             1931 ; 728  |
                             1932 ; 729  |
                             1933 ; 730  |
                             1934 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             1935 ; 732  |
                             1936 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             1937 ; 734  |
                             1938 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             1939 ; 736  |
                             1940 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             1941 ; 738  |
                             1942 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             1943 ; 740  |
                             1944 ; 741  |
                             1945 ; 742  |
                             1946 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_
                                  TEST_DAC_CHOP_CLK_BITPOS)        
                             1947 ; 744  |
                             1948 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<H
                                  W_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             1949 ; 746  |
                             1950 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_
                                  MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             1951 ; 748  |
                             1952 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_C
                                  FG_BITPOS) 
                             1953 ; 750  |
                             1954 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_
                                  BITPOS) 
                             1955 ; 752  |
                             1956 ; 753  |
                             1957 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             1958 ; 755  |
                             1959 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)  
                                     
                             1960 ; 757  |
                             1961 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             1962 ; 759  |
                             1963 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             1964 ; 761  |
                             1965 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             1966 ; 763  |
                             1967 ; 764  |
                             1968 ; 765  |typedef union               
                             1969 ; 766  |{
                             1970 ; 767  |    struct {
                             1971 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1972 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             1973 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             1974 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             1975 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             1976 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             1977 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             1978 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             1979 ; 776  |    } B;
                             1980 ; 777  |    int I;
                             1981 ; 778  |    unsigned int U;
                             1982 ; 779  |} mix_test_type;
                             1983 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Anal
                                  og Persistent Config Register */
                             1984 ; 781  |
                             1985 ; 782  |
                             1986 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             1987 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             1988 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             1989 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             1990 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             1991 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             1992 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             1993 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             1994 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             1995 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             1996 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             1997 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             1998 ; 795  |
                             1999 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             2000 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             2001 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             2002 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             2003 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             2004 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             2005 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             2006 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             2007 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             2008 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             2009 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             2010 ; 807  |
                             2011 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_D
                                  ACVBGVAL_BITPOS)
                             2012 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_
                                  BITPOS)
                             2013 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_
                                  BITPOS)
                             2014 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS
                                  )
                             2015 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCRE
                                  FV_BITPOS)
                             2016 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_
                                  BITPOS)
                             2017 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDW
                                  NS_BITPOS)
                             2018 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BIT
                                  POS)
                             2019 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BIT
                                  POS)
                             2020 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_P
                                  WR_BITPOS)
                             2021 ; 818  |
                             2022 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2023 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             2024 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             2025 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             2026 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             2027 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             2028 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             2029 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             2030 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             2031 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             2032 ; 829  |
                             2033 ; 830  |typedef union               
                             2034 ; 831  |{
                             2035 ; 832  |    struct {
                             2036 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             2037 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             2038 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             2039 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             2040 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             2041 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             2042 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             2043 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             2044 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             2045 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             2046 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             2047 ; 844  |    } B;
                             2048 ; 845  |    int I;
                             2049 ; 846  |    unsigned int U;
                             2050 ; 847  |} ref_ctrl_type;
                             2051 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             2052 ; 849  |
                             2053 ; 850  |
                             2054 ; 851  |
                             2055 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             2056 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             2057 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             2058 ; 855  |//////  DAC Registers
                             2059 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             2060 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             2061 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             2062 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             2063 ; 860  |
                             2064 ; 861  |
                             2065 ; 862  |
                             2066 ; 863  |/////////////////////////////////////////////////////////////////////////////////
                             2067 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             2068 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             2069 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             2070 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             2071 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             2072 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             2073 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             2074 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             2075 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             2076 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             2077 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             2078 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             2079 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             2080 ; 877  |
                             2081 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             2082 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             2083 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             2084 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2085 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             2086 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             2087 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             2088 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             2089 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             2090 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             2091 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             2092 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             2093 ; 890  |
                             2094 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             2095 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             2096 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             2097 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             2098 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             2099 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             2100 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             2101 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             2102 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             2103 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             2104 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             2105 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             2106 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             2107 ; 904  |
                             2108 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             2109 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             2110 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             2111 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             2112 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             2113 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             2114 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             2115 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             2116 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             2117 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             2118 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             2119 ; 916  |
                             2120 ; 917  |
                             2121 ; 918  |typedef union               
                             2122 ; 919  |{
                             2123 ; 920  |    struct {
                             2124 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             2125 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             2126 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             2127 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             2128 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
                             2129 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             2130 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             2131 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             2132 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             2133 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             2134 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             2135 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             2136 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             2137 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             2138 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             2139 ; 936  |    } B;
                             2140 ; 937  |    int I;
                             2141 ; 938  |    unsigned int U;
                             2142 ; 939  |} dac_csr_type;
                             2143 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             2144 ; 941  |
                             2145 ; 942  |
                             2146 ; 943  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2147 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             2148 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             2149 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             2150 ; 947  |
                             2151 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             2152 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             2153 ; 950  |
                             2154 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             2155 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             2156 ; 953  |
                             2157 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             2158 ; 955  |
                             2159 ; 956  |typedef union               
                             2160 ; 957  |{
                             2161 ; 958  |    struct {
                             2162 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             2163 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             2164 ; 961  |    } B;
                             2165 ; 962  |    int I;
                             2166 ; 963  |    unsigned int U;
                             2167 ; 964  |} dac_srr_type;
                             2168 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             2169 ; 966  |
                             2170 ; 967  |
                             2171 ; 968  |
                             2172 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             2173 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             2174 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             2175 ; 972  |
                             2176 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             2177 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             2178 ; 975  |
                             2179 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             2180 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                                  
                             2181 ; 978  |
                             2182 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             2183 ; 980  |
                             2184 ; 981  |typedef union               
                             2185 ; 982  |{
                             2186 ; 983  |    struct {
                             2187 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             2188 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             2189 ; 986  |    } B;
                             2190 ; 987  |    int I;
                             2191 ; 988  |    unsigned int U;
                             2192 ; 989  |} dac_wcr_type;
                             2193 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             2194 ; 991  |
                             2195 ; 992  |
                             2196 ; 993  |
                             2197 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             2198 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             2199 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             2200 ; 997  |
                             2201 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             2202 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             2203 ; 1000 |
                             2204 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             2205 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                                  
                             2206 ; 1003 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2207 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             2208 ; 1005 |
                             2209 ; 1006 |typedef union               
                             2210 ; 1007 |{
                             2211 ; 1008 |    struct {
                             2212 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             2213 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             2214 ; 1011 |    } B;
                             2215 ; 1012 |    int I;
                             2216 ; 1013 |    unsigned int U;
                             2217 ; 1014 |} dac_cpr_type;
                             2218 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             2219 ; 1016 |
                             2220 ; 1017 |
                             2221 ; 1018 |
                             2222 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             2223 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             2224 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             2225 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             2226 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             2227 ; 1024 |
                             2228 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             2229 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             2230 ; 1027 |
                             2231 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             2232 ; 1029 |
                             2233 ; 1030 |typedef union               
                             2234 ; 1031 |{
                             2235 ; 1032 |    struct {
                             2236 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             2237 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             2238 ; 1035 |    } B;
                             2239 ; 1036 |    int I;
                             2240 ; 1037 |    unsigned int U;
                             2241 ; 1038 |} dac_mr_type;
                             2242 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             2243 ; 1040 |
                             2244 ; 1041 |
                             2245 ; 1042 |
                             2246 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             2247 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             2248 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             2249 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             2250 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
                             2251 ; 1048 |
                             2252 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             2253 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                                  
                             2254 ; 1051 |
                             2255 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             2256 ; 1053 |
                             2257 ; 1054 |typedef union               
                             2258 ; 1055 |{
                             2259 ; 1056 |    struct {
                             2260 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             2261 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             2262 ; 1059 |    } B;
                             2263 ; 1060 |    int I;
                             2264 ; 1061 |    unsigned int U;
                             2265 ; 1062 |} dac_bar_type;
                             2266 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             2267 ; 1064 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2268 ; 1065 |
                             2269 ; 1066 |
                             2270 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             2271 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             2272 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             2273 ; 1070 |
                             2274 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             2275 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             2276 ; 1073 |
                             2277 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                                  
                             2278 ; 1075 |
                             2279 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             2280 ; 1077 |
                             2281 ; 1078 |typedef union               
                             2282 ; 1079 |{
                             2283 ; 1080 |    struct {
                             2284 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             2285 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             2286 ; 1083 |    } B;
                             2287 ; 1084 |    int I;
                             2288 ; 1085 |    unsigned int U;
                             2289 ; 1086 |} dac_icr_type;
                             2290 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             2291 ; 1088 |
                             2292 ; 1089 |
                             2293 ; 1090 |
                             2294 ; 1091 |
                             2295 ; 1092 |
                             2296 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             2297 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             2298 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             2299 ; 1096 |//////  ADC Registers
                             2300 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             2301 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             2302 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             2303 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             2304 ; 1101 |
                             2305 ; 1102 |
                             2306 ; 1103 |
                             2307 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             2308 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             2309 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             2310 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
                             2311 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             2312 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             2313 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             2314 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             2315 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             2316 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                             2317 ; 1114 |
                             2318 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             2319 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             2320 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             2321 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             2322 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             2323 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             2324 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             2325 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             2326 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             2327 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             2328 ; 1125 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2329 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             2330 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             2331 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             2332 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             2333 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             2334 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS
                                  )        
                             2335 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BIT
                                  POS)        
                             2336 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             2337 ; 1134 |
                             2338 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             2339 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             2340 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             2341 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             2342 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             2343 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             2344 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             2345 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             2346 ; 1143 |
                             2347 ; 1144 |typedef union               
                             2348 ; 1145 |{
                             2349 ; 1146 |    struct {
                             2350 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             2351 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             2352 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             2353 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             2354 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             2355 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             2356 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             2357 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             2358 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             2359 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             2360 ; 1157 |    } B;
                             2361 ; 1158 |    int I;
                             2362 ; 1159 |    unsigned int U;
                             2363 ; 1160 |} adc_csr_type;
                             2364 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             2365 ; 1162 |
                             2366 ; 1163 |
                             2367 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             2368 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             2369 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             2370 ; 1167 |
                             2371 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             2372 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             2373 ; 1170 |
                             2374 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                                  
                             2375 ; 1172 |
                             2376 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             2377 ; 1174 |
                             2378 ; 1175 |typedef union               
                             2379 ; 1176 |{
                             2380 ; 1177 |    struct {
                             2381 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             2382 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             2383 ; 1180 |    } B;
                             2384 ; 1181 |    int I;
                             2385 ; 1182 |    unsigned int U;
                             2386 ; 1183 |} adc_wcr_type;
                             2387 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2388 ; 1185 |
                             2389 ; 1186 |
                             2390 ; 1187 |
                             2391 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             2392 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             2393 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             2394 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             2395 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             2396 ; 1193 |
                             2397 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             2398 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                                  
                             2399 ; 1196 |
                             2400 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             2401 ; 1198 |
                             2402 ; 1199 |typedef union               
                             2403 ; 1200 |{
                             2404 ; 1201 |    struct {
                             2405 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             2406 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             2407 ; 1204 |    } B;
                             2408 ; 1205 |    int I;
                             2409 ; 1206 |    unsigned int U;
                             2410 ; 1207 |} adc_bar_type;
                             2411 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             2412 ; 1209 |
                             2413 ; 1210 |
                             2414 ; 1211 |
                             2415 ; 1212 |
                             2416 ; 1213 |
                             2417 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             2418 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                             2419 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             2420 ; 1217 |
                             2421 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             2422 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             2423 ; 1220 |
                             2424 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                                  
                             2425 ; 1222 |
                             2426 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             2427 ; 1224 |
                             2428 ; 1225 |typedef union               
                             2429 ; 1226 |{
                             2430 ; 1227 |    struct {
                             2431 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             2432 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             2433 ; 1230 |    } B;
                             2434 ; 1231 |    int I;
                             2435 ; 1232 |    unsigned int U;
                             2436 ; 1233 |} adc_cpr_type;
                             2437 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             2438 ; 1235 |
                             2439 ; 1236 |
                             2440 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             2441 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             2442 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             2443 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             2444 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             2445 ; 1242 |
                             2446 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             2447 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2448 ; 1245 |
                             2449 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             2450 ; 1247 |
                             2451 ; 1248 |typedef union               
                             2452 ; 1249 |{
                             2453 ; 1250 |    struct {
                             2454 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             2455 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             2456 ; 1253 |    } B;
                             2457 ; 1254 |    int I;
                             2458 ; 1255 |    unsigned int U;
                             2459 ; 1256 |} adc_mr_type;
                             2460 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             2461 ; 1258 |
                             2462 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             2463 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             2464 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                             2465 ; 1262 |
                             2466 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             2467 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             2468 ; 1265 |
                             2469 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             2470 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             2471 ; 1268 |
                             2472 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             2473 ; 1270 |
                             2474 ; 1271 |typedef union               
                             2475 ; 1272 |{
                             2476 ; 1273 |    struct {
                             2477 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             2478 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             2479 ; 1276 |    } B;
                             2480 ; 1277 |    int I;
                             2481 ; 1278 |    unsigned int U;
                             2482 ; 1279 |} adc_srr_type;
                             2483 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             2484 ; 1281 |
                             2485 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             2486 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                             2487 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             2488 ; 1285 |
                             2489 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                             2490 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             2491 ; 1288 |
                             2492 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                                  
                             2493 ; 1290 |
                             2494 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             2495 ; 1292 |
                             2496 ; 1293 |typedef union               
                             2497 ; 1294 |{
                             2498 ; 1295 |    struct {
                             2499 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             2500 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                             2501 ; 1298 |    } B;
                             2502 ; 1299 |    int I;
                             2503 ; 1300 |    unsigned int U;
                             2504 ; 1301 |} adc_icr_type;
                             2505 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             2506 ; 1303 |
                             2507 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2508 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             2509 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             2510 ; 1307 |
                             2511 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             2512 ; 1309 |
                             2513 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             2514 ; 1311 |
                             2515 ; 1312 |#endif
                             2516 ; 1313 |
                             2517 
                             2519 
                             2520 ; 20   |#include "regsdcdc.h"
                             2521 
                             2523 
                             2524 ; 1    |#if !(defined(regsdcdcinc))
                             2525 ; 2    |
                             2526 ; 3    |#define regssysteminc 1
                             2527 ; 4    |
                             2528 ; 5    |
                             2529 ; 6    |
                             2530 ; 7    |#include "types.h"
                             2531 
                             2533 
                             2534 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             2535 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             2536 ; 3    |//
                             2537 ; 4    |// Filename: types.h
                             2538 ; 5    |// Description: Standard data types
                             2539 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             2540 ; 7    |
                             2541 ; 8    |#ifndef _TYPES_H
                             2542 ; 9    |#define _TYPES_H
                             2543 ; 10   |
                             2544 ; 11   |// TODO:  move this outta here!
                             2545 ; 12   |#if !defined(NOERROR)
                             2546 ; 13   |#define NOERROR 0
                             2547 ; 14   |#define SUCCESS 0
                             2548 ; 15   |#endif 
                             2549 ; 16   |#if !defined(SUCCESS)
                             2550 ; 17   |#define SUCCESS  0
                             2551 ; 18   |#endif
                             2552 ; 19   |#if !defined(ERROR)
                             2553 ; 20   |#define ERROR   -1
                             2554 ; 21   |#endif
                             2555 ; 22   |#if !defined(FALSE)
                             2556 ; 23   |#define FALSE 0
                             2557 ; 24   |#endif
                             2558 ; 25   |#if !defined(TRUE)
                             2559 ; 26   |#define TRUE  1
                             2560 ; 27   |#endif
                             2561 ; 28   |
                             2562 ; 29   |#if !defined(NULL)
                             2563 ; 30   |#define NULL 0
                             2564 ; 31   |#endif
                             2565 ; 32   |
                             2566 ; 33   |#define MAX_INT     0x7FFFFF
                             2567 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             2568 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             2569 ; 36   |#define MAX_ULONG   (-1) 
                             2570 ; 37   |
                             2571 ; 38   |#define WORD_SIZE   24              // word size in bits
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2572 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             2573 ; 40   |
                             2574 ; 41   |
                             2575 ; 42   |#define BYTE    unsigned char       // btVarName
                             2576 ; 43   |#define CHAR    signed char         // cVarName
                             2577 ; 44   |#define USHORT  unsigned short      // usVarName
                             2578 ; 45   |#define SHORT   unsigned short      // sVarName
                             2579 ; 46   |#define WORD    unsigned int        // wVarName
                             2580 ; 47   |#define INT     signed int          // iVarName
                             2581 ; 48   |#define DWORD   unsigned long       // dwVarName
                             2582 ; 49   |#define LONG    signed long         // lVarName
                             2583 ; 50   |#define BOOL    unsigned int        // bVarName
                             2584 ; 51   |#define FRACT   _fract              // frVarName
                             2585 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             2586 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             2587 ; 54   |#define FLOAT   float               // fVarName
                             2588 ; 55   |#define DBL     double              // dVarName
                             2589 ; 56   |#define ENUM    enum                // eVarName
                             2590 ; 57   |#define CMX     _complex            // cmxVarName
                             2591 ; 58   |typedef WORD UCS3;                   // 
                             2592 ; 59   |
                             2593 ; 60   |#define UINT16  unsigned short
                             2594 ; 61   |#define UINT8   unsigned char   
                             2595 ; 62   |#define UINT32  unsigned long
                             2596 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             2597 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             2598 ; 65   |#define WCHAR   UINT16
                             2599 ; 66   |
                             2600 ; 67   |//UINT128 is 16 bytes or 6 words
                             2601 ; 68   |typedef struct UINT128_3500 {   
                             2602 ; 69   |    int val[6];     
                             2603 ; 70   |} UINT128_3500;
                             2604 ; 71   |
                             2605 ; 72   |#define UINT128   UINT128_3500
                             2606 ; 73   |
                             2607 ; 74   |// Little endian word packed byte strings:   
                             2608 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             2609 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             2610 ; 77   |// Little endian word packed byte strings:   
                             2611 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             2612 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             2613 ; 80   |
                             2614 ; 81   |// Declare Memory Spaces To Use When Coding
                             2615 ; 82   |// A. Sector Buffers
                             2616 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             2617 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             2618 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             2619 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             2620 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             2621 ; 88   |// B. Media DDI Memory
                             2622 ; 89   |#define MEDIA_DDI_MEM _Y
                             2623 ; 90   |
                             2624 ; 91   |
                             2625 ; 92   |
                             2626 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             2627 ; 94   |// Examples of circular pointers:
                             2628 ; 95   |//    INT CIRC cpiVarName
                             2629 ; 96   |//    DWORD CIRC cpdwVarName
                             2630 ; 97   |
                             2631 ; 98   |#define RETCODE INT                 // rcVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2632 ; 99   |
                             2633 ; 100  |// generic bitfield structure
                             2634 ; 101  |struct Bitfield {
                             2635 ; 102  |    unsigned int B0  :1;
                             2636 ; 103  |    unsigned int B1  :1;
                             2637 ; 104  |    unsigned int B2  :1;
                             2638 ; 105  |    unsigned int B3  :1;
                             2639 ; 106  |    unsigned int B4  :1;
                             2640 ; 107  |    unsigned int B5  :1;
                             2641 ; 108  |    unsigned int B6  :1;
                             2642 ; 109  |    unsigned int B7  :1;
                             2643 ; 110  |    unsigned int B8  :1;
                             2644 ; 111  |    unsigned int B9  :1;
                             2645 ; 112  |    unsigned int B10 :1;
                             2646 ; 113  |    unsigned int B11 :1;
                             2647 ; 114  |    unsigned int B12 :1;
                             2648 ; 115  |    unsigned int B13 :1;
                             2649 ; 116  |    unsigned int B14 :1;
                             2650 ; 117  |    unsigned int B15 :1;
                             2651 ; 118  |    unsigned int B16 :1;
                             2652 ; 119  |    unsigned int B17 :1;
                             2653 ; 120  |    unsigned int B18 :1;
                             2654 ; 121  |    unsigned int B19 :1;
                             2655 ; 122  |    unsigned int B20 :1;
                             2656 ; 123  |    unsigned int B21 :1;
                             2657 ; 124  |    unsigned int B22 :1;
                             2658 ; 125  |    unsigned int B23 :1;
                             2659 ; 126  |};
                             2660 ; 127  |
                             2661 ; 128  |union BitInt {
                             2662 ; 129  |        struct Bitfield B;
                             2663 ; 130  |        int        I;
                             2664 ; 131  |};
                             2665 ; 132  |
                             2666 ; 133  |#define MAX_MSG_LENGTH 10
                             2667 ; 134  |struct CMessage
                             2668 ; 135  |{
                             2669 ; 136  |        unsigned int m_uLength;
                             2670 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             2671 ; 138  |};
                             2672 ; 139  |
                             2673 ; 140  |typedef struct {
                             2674 ; 141  |    WORD m_wLength;
                             2675 ; 142  |    WORD m_wMessage;
                             2676 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             2677 ; 144  |} Message;
                             2678 ; 145  |
                             2679 ; 146  |struct MessageQueueDescriptor
                             2680 ; 147  |{
                             2681 ; 148  |        int *m_pBase;
                             2682 ; 149  |        int m_iModulo;
                             2683 ; 150  |        int m_iSize;
                             2684 ; 151  |        int *m_pHead;
                             2685 ; 152  |        int *m_pTail;
                             2686 ; 153  |};
                             2687 ; 154  |
                             2688 ; 155  |struct ModuleEntry
                             2689 ; 156  |{
                             2690 ; 157  |    int m_iSignaledEventMask;
                             2691 ; 158  |    int m_iWaitEventMask;
                             2692 ; 159  |    int m_iResourceOfCode;
                             2693 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2694 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             2695 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             2696 ; 163  |    int m_uTimeOutHigh;
                             2697 ; 164  |    int m_uTimeOutLow;
                             2698 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             2699 ; 166  |};
                             2700 ; 167  |
                             2701 ; 168  |union WaitMask{
                             2702 ; 169  |    struct B{
                             2703 ; 170  |        unsigned int m_bNone     :1;
                             2704 ; 171  |        unsigned int m_bMessage  :1;
                             2705 ; 172  |        unsigned int m_bTimer    :1;
                             2706 ; 173  |        unsigned int m_bButton   :1;
                             2707 ; 174  |    } B;
                             2708 ; 175  |    int I;
                             2709 ; 176  |} ;
                             2710 ; 177  |
                             2711 ; 178  |
                             2712 ; 179  |struct Button {
                             2713 ; 180  |        WORD wButtonEvent;
                             2714 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             2715 ; 182  |};
                             2716 ; 183  |
                             2717 ; 184  |struct Message {
                             2718 ; 185  |        WORD wMsgLength;
                             2719 ; 186  |        WORD wMsgCommand;
                             2720 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             2721 ; 188  |};
                             2722 ; 189  |
                             2723 ; 190  |union EventTypes {
                             2724 ; 191  |        struct CMessage msg;
                             2725 ; 192  |        struct Button Button ;
                             2726 ; 193  |        struct Message Message;
                             2727 ; 194  |};
                             2728 ; 195  |
                             2729 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             2730 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             2731 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             2732 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             2733 ; 200  |
                             2734 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             2735 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             2736 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             2737 ; 204  |
                             2738 ; 205  |#if DEBUG
                             2739 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             2740 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             2741 ; 208  |#else 
                             2742 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             2743 ; 210  |#define DebugBuildAssert(x)    
                             2744 ; 211  |#endif
                             2745 ; 212  |
                             2746 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             2747 ; 214  |//  #pragma asm
                             2748 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             2749 ; 216  |//  #pragma endasm
                             2750 ; 217  |
                             2751 ; 218  |
                             2752 ; 219  |#ifdef COLOR_262K
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2753 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             2754 ; 221  |#elif defined(COLOR_65K)
                             2755 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             2756 ; 223  |#else
                             2757 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             2758 ; 225  |#endif
                             2759 ; 226  |    
                             2760 ; 227  |#endif // #ifndef _TYPES_H
                             2761 
                             2763 
                             2764 ; 8    |
                             2765 ; 9    |
                             2766 ; 10   |
                             2767 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2768 ; 12   |
                             2769 ; 13   |//   SYSTEM STMP Registers 
                             2770 ; 14   |//      Last Edited 2.19.2003 M. May
                             2771 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2772 ; 16   |
                             2773 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                             2774 ; 18   |
                             2775 ; 19   |
                             2776 ; 20   |
                             2777 ; 21   |
                             2778 ; 22   |
                             2779 ; 23   |
                             2780 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                             2781 ; 25   |
                             2782 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                             2783 ; 27   |
                             2784 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                             2785 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                             2786 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                             2787 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                             2788 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                             2789 ; 33   |
                             2790 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                             2791 ; 35   |
                             2792 ; 36   |
                             2793 ; 37   |
                             2794 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                             2795 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
                             2796 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                             2797 ; 41   |
                             2798 ; 42   |
                             2799 ; 43   |
                             2800 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBU_BITPOS)        
                             2801 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBO_BITPOS) 
                             2802 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NL
                                  EV_BITPOS)  
                             2803 ; 47   |
                             2804 ; 48   |
                             2805 ; 49   |
                             2806 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                             2807 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                             2808 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                             2809 ; 53   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2810 ; 54   |
                             2811 ; 55   |
                             2812 ; 56   |
                             2813 ; 57   |
                             2814 ; 58   |typedef union               
                             2815 ; 59   |{
                             2816 ; 60   |    struct {
                             2817 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                             2818 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                             2819 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                             2820 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                             2821 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                             2822 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                             2823 ; 67   |    } B;
                             2824 ; 68   |    unsigned int I;
                             2825 ; 69   |} dcdc1_ctrl0_type;
                             2826 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* Dc
                                  Dc#1 Limit Level Register */
                             2827 ; 71   |
                             2828 ; 72   |
                             2829 ; 73   |
                             2830 ; 74   |
                             2831 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                             2832 ; 76   |
                             2833 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                             2834 ; 78   |
                             2835 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                             2836 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                             2837 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                             2838 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                             2839 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                             2840 ; 84   |
                             2841 ; 85   |
                             2842 ; 86   |
                             2843 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                             2844 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                             2845 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                             2846 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                             2847 ; 91   |
                             2848 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS
                                  )        
                             2849 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS
                                  ) 
                             2850 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FF
                                  OR_BITPOS)  
                             2851 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CT
                                  RL1_PFMCTRL_BITPOS)   
                             2852 ; 96   |
                             2853 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                             2854 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                             2855 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                             2856 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                             2857 ; 101  |
                             2858 ; 102  |
                             2859 ; 103  |typedef union               
                             2860 ; 104  |{
                             2861 ; 105  |    struct {
                             2862 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                             2863 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                             2864 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             2865 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                             2866 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2867 ; 111  |    } B;
                             2868 ; 112  |    unsigned int I;
                             2869 ; 113  |} dcdc1_ctrl1_type;
                             2870 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* 
                                  DcDc#1 Ctrl #1 Register */
                             2871 ; 115  |
                             2872 ; 116  |
                             2873 ; 117  |
                             2874 ; 118  |
                             2875 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             2876 ; 120  |
                             2877 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                             2878 ; 122  |
                             2879 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                             2880 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                             2881 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                             2882 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                             2883 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                             2884 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                             2885 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                             2886 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                             2887 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                             2888 ; 132  |
                             2889 ; 133  |
                             2890 ; 134  |
                             2891 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                             2892 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                             2893 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                             2894 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                             2895 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                             2896 ; 140  |
                             2897 ; 141  |
                             2898 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                             2899 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<
                                  <HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                             2900 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                             2901 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                             2902 ; 146  |
                             2903 ; 147  |
                             2904 ; 148  |
                             2905 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)  
                                     
                             2906 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK)
                                   
                             2907 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMAS
                                  K)  
                             2908 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMAS
                                  K)  
                             2909 ; 153  |
                             2910 ; 154  |
                             2911 ; 155  |typedef union               
                             2912 ; 156  |{
                             2913 ; 157  |    struct {
                             2914 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                             2915 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                             2916 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                             2917 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                             2918 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                             2919 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2920 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                             2921 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                             2922 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                             2923 ; 167  |    } B;
                             2924 ; 168  |    unsigned int I;
                             2925 ; 169  |} dcdc_vddio_type;
                             2926 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* Dc
                                  Dc VDDIO Register */
                             2927 ; 171  |
                             2928 ; 172  |
                             2929 ; 173  |
                             2930 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                             2931 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                             2932 ; 176  |
                             2933 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                             2934 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                             2935 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                             2936 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                             2937 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                             2938 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                             2939 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                             2940 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                             2941 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                             2942 ; 186  |
                             2943 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                             2944 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                             2945 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                             2946 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                             2947 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                             2948 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                             2949 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                             2950 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                             2951 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                             2952 ; 196  |
                             2953 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)    
                                   
                             2954 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                             2955 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)
                                    
                             2956 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)
                                    
                             2957 ; 201  |
                             2958 ; 202  |typedef union               
                             2959 ; 203  |{
                             2960 ; 204  |    struct {
                             2961 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                             2962 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                             2963 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                             2964 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                             2965 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                             2966 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                             2967 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                             2968 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                             2969 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                             2970 ; 214  |    } B;
                             2971 ; 215  |   unsigned int I;
                             2972 ; 216  |        unsigned U;
                             2973 ; 217  |} dcdc_vddd_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2974 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc
                                   VDDD Register */
                             2975 ; 219  |
                             2976 ; 220  |
                             2977 ; 221  |
                             2978 ; 222  |
                             2979 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                             2980 ; 224  |
                             2981 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                             2982 ; 226  |
                             2983 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                             2984 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                             2985 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                             2986 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                             2987 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                             2988 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                             2989 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                             2990 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                             2991 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                             2992 ; 236  |
                             2993 ; 237  |
                             2994 ; 238  |
                             2995 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                             2996 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                             2997 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                             2998 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                             2999 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                             3000 ; 244  |
                             3001 ; 245  |
                             3002 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                             3003 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                             3004 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                             3005 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                             3006 ; 250  |
                             3007 ; 251  |
                             3008 ; 252  |
                             3009 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)    
                                   
                             3010 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                             3011 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)
                                    
                             3012 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)
                                    
                             3013 ; 257  |
                             3014 ; 258  |
                             3015 ; 259  |typedef union               
                             3016 ; 260  |{
                             3017 ; 261  |    struct {
                             3018 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                             3019 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                             3020 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                             3021 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                             3022 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                             3023 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                             3024 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                             3025 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                             3026 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                             3027 ; 271  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3028 ; 272  |    unsigned int I;
                             3029 ; 273  |} dcdc_vdda_type;
                             3030 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc
                                   VDDA Register */
                             3031 ; 275  |
                             3032 ; 276  |
                             3033 ; 277  |
                             3034 ; 278  |
                             3035 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                             3036 ; 280  |
                             3037 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                             3038 ; 282  |
                             3039 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                             3040 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                             3041 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                             3042 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                             3043 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                             3044 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                             3045 ; 289  |
                             3046 ; 290  |
                             3047 ; 291  |
                             3048 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                             3049 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                             3050 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                             3051 ; 295  |
                             3052 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBU_BITPOS)        
                             3053 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBO_BITPOS) 
                             3054 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NL
                                  EV_BITPOS)  
                             3055 ; 299  |
                             3056 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                             3057 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                             3058 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                             3059 ; 303  |
                             3060 ; 304  |
                             3061 ; 305  |typedef union               
                             3062 ; 306  |{
                             3063 ; 307  |    struct {
                             3064 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                             3065 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                             3066 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                             3067 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                             3068 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
                             3069 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                             3070 ; 314  |    } B;
                             3071 ; 315  |    unsigned int I;
                             3072 ; 316  |} dcdc2_ctrl0_type; 
                             3073 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* 
                                  DcDc#2 Limit Level Register */
                             3074 ; 318  |
                             3075 ; 319  |
                             3076 ; 320  |
                             3077 ; 321  |
                             3078 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                             3079 ; 323  |
                             3080 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                             3081 ; 325  |
                             3082 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                             3083 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                             3084 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3085 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                             3086 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                             3087 ; 331  |
                             3088 ; 332  |
                             3089 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                             3090 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                             3091 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                             3092 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                             3093 ; 337  |
                             3094 ; 338  |
                             3095 ; 339  |
                             3096 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS
                                  )        
                             3097 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS
                                  ) 
                             3098 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FF
                                  OR_BITPOS)  
                             3099 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CT
                                  RL1_PFMCTRL_BITPOS)  
                             3100 ; 344  |
                             3101 ; 345  |
                             3102 ; 346  |
                             3103 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                             3104 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                             3105 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                             3106 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                             3107 ; 351  |
                             3108 ; 352  |
                             3109 ; 353  |typedef union               
                             3110 ; 354  |{
                             3111 ; 355  |    struct {
                             3112 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                             3113 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                             3114 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             3115 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                             3116 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             3117 ; 361  |    } B;
                             3118 ; 362  |    unsigned int I;
                             3119 ; 363  |} dcdc2_ctrl1_type;
                             3120 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* 
                                  DcDc#2 Ctrl Register #1 */
                             3121 ; 365  |
                             3122 ; 366  |
                             3123 ; 367  |
                             3124 ; 368  |
                             3125 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                             3126 ; 370  |
                             3127 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                             3128 ; 372  |
                             3129 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                             3130 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                             3131 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                             3132 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                             3133 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                             3134 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                             3135 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                             3136 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                             3137 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                             3138 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                             3139 ; 383  |
                             3140 ; 384  |
                             3141 ; 385  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3142 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                             3143 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                             3144 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                             3145 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                             3146 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                             3147 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                             3148 ; 392  |
                             3149 ; 393  |
                             3150 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWR
                                  UP_BITPOS)        
                             3151 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC1_START_COUNT_BITPOS)        
                             3152 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BIT
                                  POS) 
                             3153 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWR
                                  UP_BITPOS)        
                             3154 ; 398  |
                             3155 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC2_START_COUNT_BITPOS)        
                             3156 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BIT
                                  POS) 
                             3157 ; 401  |
                             3158 ; 402  |
                             3159 ; 403  |
                             3160 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                             3161 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                             3162 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                             3163 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                             3164 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                             3165 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                             3166 ; 410  |
                             3167 ; 411  |
                             3168 ; 412  |typedef union               
                             3169 ; 413  |{
                             3170 ; 414  |    struct {
                             3171 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                             3172 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                             3173 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                             3174 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                             3175 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                             3176 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                             3177 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                             3178 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                             3179 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                             3180 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
                             3181 ; 425  |    } B;
                             3182 ; 426  |    unsigned int I;
                             3183 ; 427  |} speed_type;
                             3184 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measur
                                  ement Register */
                             3185 ; 429  |
                             3186 ; 430  |
                             3187 ; 431  |
                             3188 ; 432  |
                             3189 ; 433  |
                             3190 ; 434  |
                             3191 ; 435  |
                             3192 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                             3193 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                             3194 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                             3195 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                             3196 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3197 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                             3198 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                             3199 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                             3200 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                             3201 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                             3202 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                             3203 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                             3204 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                             3205 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                             3206 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                             3207 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                             3208 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                             3209 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                             3210 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                             3211 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                             3212 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                             3213 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                             3214 ; 458  |
                             3215 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                             3216 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                             3217 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                             3218 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                             3219 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                             3220 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                             3221 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                             3222 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                             3223 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                             3224 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                             3225 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                             3226 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                             3227 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                             3228 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                             3229 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                             3230 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                             3231 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                             3232 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                             3233 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                             3234 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                             3235 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                             3236 ; 480  |
                             3237 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC
                                  _TBR_DCDC1_ADJ_TN_BITPOS)
                             3238 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DC
                                  DC_TBR_DCDC1_BAT_ADJ_BITPOS)
                             3239 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1
                                  )<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                             3240 ; 484  |
                             3241 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                             3242 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                             3243 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMAS
                                  K)
                             3244 ; 488  |
                             3245 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the c
                                  hange should happen
                             3246 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_D
                                  CDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                             3247 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_
                                  TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                             3248 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC
                                  _TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SET
                                  MASK)+((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                             3249 ; 493  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3250 ; 494  |typedef union               
                             3251 ; 495  |{
                             3252 ; 496  |    struct {
                             3253 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                             3254 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                             3255 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                             3256 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                             3257 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                             3258 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                             3259 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                             3260 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                             3261 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                             3262 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                             3263 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                             3264 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                             3265 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                             3266 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                             3267 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                             3268 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                             3269 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                             3270 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                             3271 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                             3272 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                             3273 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                             3274 ; 518  |    } B;
                             3275 ; 519  |    unsigned int I;
                             3276 ; 520  |} usb_dcdctbr_type;
                             3277 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADD
                                  R+8))    /* Analog test bit register*/
                             3278 ; 522  |
                             3279 ; 523  |
                             3280 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                             3281 ; 525  |
                             3282 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                             3283 ; 527  |
                             3284 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                             3285 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                             3286 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                             3287 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                             3288 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                             3289 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                             3290 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                             3291 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                             3292 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
                             3293 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                             3294 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                             3295 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                             3296 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                             3297 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                             3298 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                             3299 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                             3300 ; 544  |
                             3301 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                             3302 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                             3303 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                             3304 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                             3305 ; 549  |
                             3306 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                             3307 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                             3308 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                             3309 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                             3310 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3311 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                             3312 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                             3313 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                             3314 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                             3315 ; 559  |
                             3316 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                             3317 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_PWD_BITPOS)        
                             3318 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_RES_BITPOS) 
                             3319 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5
                                  V_PWR_CHARGE_NIMH_BITPOS) 
                             3320 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<H
                                  W_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                             3321 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMI
                                  T_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                             3322 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOB
                                  RNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                             3323 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                             3324 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                             3325 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                             3326 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)
                                  -1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                             3327 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_
                                  WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                             3328 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1
                                  )<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                             3329 ; 573  |
                             3330 ; 574  |
                             3331 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_
                                  SETMASK)     
                             3332 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                             3333 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                             3334 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                             3335 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                             3336 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILI
                                  MIT_SETMASK)     
                             3337 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_I
                                  OBRNOUT_SETMASK)     
                             3338 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK)
                                   
                             3339 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_
                                  SETMASK) 
                             3340 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK)
                                   
                             3341 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETM
                                  ASK) 
                             3342 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESEN
                                  T_SETMASK) 
                             3343 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMAS
                                  K) 
                             3344 ; 588  |
                             3345 ; 589  |typedef union               
                             3346 ; 590  |{
                             3347 ; 591  |    struct {
                             3348 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                             3349 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                             3350 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3351 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                             3352 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                             3353 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                             3354 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH
                                  ;
                             3355 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WID
                                  TH;
                             3356 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                             3357 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                             3358 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                             3359 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                             3360 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                             3361 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                                  
                             3362 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                             3363 ; 607  |    } B;
                             3364 ; 608  |    unsigned int I;
                             3365 ; 609  |} usb_pwr_charge_type;
                             3366 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17
                                  ))    /* Analog Persistent Config Register */
                             3367 ; 611  |
                             3368 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                             3369 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                             3370 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                             3371 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                             3372 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                             3373 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                             3374 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                             3375 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                             3376 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                             3377 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                             3378 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                             3379 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                             3380 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                             3381 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                             3382 ; 626  |
                             3383 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                             3384 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                             3385 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                             3386 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                             3387 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                             3388 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                             3389 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
                             3390 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                             3391 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                             3392 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                             3393 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                             3394 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                             3395 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                             3396 ; 640  |
                             3397 ; 641  |typedef union               
                             3398 ; 642  |{
                             3399 ; 643  |    struct {       
                             3400 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                             3401 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                             3402 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                             3403 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                             3404 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                             3405 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                             3406 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                             3407 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                             3408 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3409 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                             3410 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                             3411 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                                  
                             3412 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                             3413 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                             3414 ; 658  |    } B;
                             3415 ; 659  |    int I;
                             3416 ; 660  |} usb_dcdcpersist_type;
                             3417 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASE
                                  ADDR+15))    /* Analog test bit register*/
                             3418 ; 662  |
                             3419 ; 663  |
                             3420 ; 664  |
                             3421 ; 665  |#endif
                             3422 ; 666  |
                             3423 ; 667  |
                             3424 ; 668  |
                             3425 
                             3427 
                             3428 ; 21   |#include "regsemc.h"
                             3429 
                             3431 
                             3432 ; 1    |#if !(defined(__REGS_EMC_INC))
                             3433 ; 2    |#define __REGS_EMC_INC 1
                             3434 ; 3    |
                             3435 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             3436 ; 5    |//   Module base addresses
                             3437 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             3438 ; 7    |#define HW_EMC_BASEADDR 0xF000
                             3439 ; 8    |
                             3440 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                             3441 ; 10   |//  EMC Registers
                             3442 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                             3443 ; 12   |
                             3444 ; 13   |
                             3445 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                             3446 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                             3447 ; 16   |
                             3448 ; 17   |typedef union               /*Flash Control Register*/
                             3449 ; 18   |{
                             3450 ; 19   |    struct
                             3451 ; 20   |    {
                             3452 ; 21   |    int KICK        :1;
                             3453 ; 22   |    int RW          :1;
                             3454 ; 23   |    int TCIE        :1;
                             3455 ; 24   |    int IRQP        :1;
                             3456 ; 25   |    unsigned MMD    :2;
                             3457 ; 26   |    unsigned NB     :11;
                             3458 ; 27   |    unsigned RSVD   :4;
                             3459 ; 28   |    int SRST        :1;
                             3460 ; 29   |    } B;
                             3461 ; 30   |    int I;
                             3462 ; 31   |} flcr_type;
                             3463 ; 32   |
                             3464 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                             3465 ; 34   |#define HW_FLCR_RW_BITPOS 1
                             3466 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                             3467 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                             3468 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                             3469 ; 38   |#define HW_FLCR_NB_BITPOS 6
                             3470 ; 39   |#define HW_FLCR_SRST_BITPOS 21
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3471 ; 40   |
                             3472 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                             3473 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                             3474 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                             3475 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                             3476 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                             3477 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                             3478 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                             3479 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                             3480 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                             3481 ; 50   |
                             3482 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                             3483 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                             3484 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                             3485 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                             3486 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                             3487 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                             3488 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                             3489 ; 58   |
                             3490 ; 59   |
                             3491 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                             3492 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                             3493 ; 62   |
                             3494 ; 63   |typedef union           /* Flash Start Address Low*/
                             3495 ; 64   |{
                             3496 ; 65   |    struct
                             3497 ; 66   |    {
                             3498 ; 67   |    unsigned XA     : 24;
                             3499 ; 68   |    } B;
                             3500 ; 69   |    int I;
                             3501 ; 70   |} flsalr_type;
                             3502 ; 71   |
                             3503 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                             3504 ; 73   |
                             3505 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                             3506 ; 75   |
                             3507 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                             3508 ; 77   |
                             3509 ; 78   |
                             3510 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                             3511 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                             3512 ; 81   |
                             3513 ; 82   |typedef union           /* Flash Start Address High*/
                             3514 ; 83   |{
                             3515 ; 84   |    struct
                             3516 ; 85   |    {
                             3517 ; 86   |    unsigned XA     :8;
                             3518 ; 87   |    unsigned DA     :16;
                             3519 ; 88   |    } B;
                             3520 ; 89   |    int I;
                             3521 ; 90   |} flsahr_type;
                             3522 ; 91   |
                             3523 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                             3524 ; 93   |
                             3525 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                             3526 ; 95   |
                             3527 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                             3528 ; 97   |
                             3529 ; 98   |
                             3530 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                             3531 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                             3532 ; 101  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3533 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                             3534 ; 103  |{
                             3535 ; 104  |    struct
                             3536 ; 105  |    {
                             3537 ; 106  |        int WP          :1;
                             3538 ; 107  |        int CDP         :1;
                             3539 ; 108  |        unsigned SM     :2;
                             3540 ; 109  |        int XATTR       :1;
                             3541 ; 110  |        int CRST        :1;
                             3542 ; 111  |        int XWT         :1;
                             3543 ; 112  |        int RI          :1;
                             3544 ; 113  |        int IFCE        :1;
                             3545 ; 114  |        int ISCE        :1;
                             3546 ; 115  |        int INCE        :1;
                             3547 ; 116  |        int IFCS        :1;
                             3548 ; 117  |        int ISCS        :1;
                             3549 ; 118  |        int INCS        :1;
                             3550 ; 119  |        unsigned CFAI   :2;
                             3551 ; 120  |        int XDDI        :1;
                             3552 ; 121  |        unsigned CS     :2;
                             3553 ; 122  |        int CRE         :1;
                             3554 ; 123  |        unsigned VS     :2;
                             3555 ; 124  |        int DASP        :1;
                             3556 ; 125  |        int MODE16      :1; 
                             3557 ; 126  |    } B;
                             3558 ; 127  |    int I;
                             3559 ; 128  |} flcfcr_type;
                             3560 ; 129  |
                             3561 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                             3562 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                             3563 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                             3564 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                             3565 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                             3566 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                             3567 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                             3568 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                             3569 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                             3570 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                             3571 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                             3572 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                             3573 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                             3574 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                             3575 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
                             3576 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                             3577 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                             3578 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                             3579 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                             3580 ; 149  |
                             3581 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                             3582 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                             3583 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                             3584 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                             3585 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                             3586 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                             3587 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                             3588 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                             3589 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                             3590 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                             3591 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                             3592 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                             3593 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                             3594 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3595 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                             3596 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                             3597 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                             3598 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                             3599 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                             3600 ; 169  |
                             3601 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                             3602 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                             3603 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                             3604 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                             3605 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                             3606 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                             3607 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                             3608 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                             3609 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                             3610 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                             3611 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                             3612 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                             3613 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                             3614 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                             3615 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                             3616 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                             3617 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                             3618 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                             3619 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                             3620 ; 189  |
                             3621 ; 190  |
                             3622 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                             3623 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                             3624 ; 193  |
                             3625 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                             3626 ; 195  |{
                             3627 ; 196  |    struct
                             3628 ; 197  |    {
                             3629 ; 198  |        unsigned TRWSU  :5;
                             3630 ; 199  |        unsigned TRPW   :7;
                             3631 ; 200  |        unsigned TWPW   :7;
                             3632 ; 201  |        unsigned TRWH   :5;
                             3633 ; 202  |    } B;
                             3634 ; 203  |    int I;
                             3635 ; 204  |} flcftmr1r_type;
                             3636 ; 205  |
                             3637 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
                             3638 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                             3639 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                             3640 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                             3641 ; 210  |
                             3642 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                             3643 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                             3644 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                             3645 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                             3646 ; 215  |
                             3647 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                             3648 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                             3649 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                             3650 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                             3651 ; 220  |
                             3652 ; 221  |
                             3653 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                             3654 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                             3655 ; 224  |
                             3656 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3657 ; 226  |{
                             3658 ; 227  |    struct
                             3659 ; 228  |    {
                             3660 ; 229  |        unsigned TWW    :4;
                             3661 ; 230  |        unsigned TWTO   :10;
                             3662 ; 231  |        unsigned THW    :5; 
                             3663 ; 232  |        unsigned TRAQ   :5;
                             3664 ; 233  |    } B;
                             3665 ; 234  |    int I;
                             3666 ; 235  |} flcftmr2r_type;
                             3667 ; 236  |
                             3668 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                             3669 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                             3670 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                             3671 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                             3672 ; 241  |
                             3673 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                             3674 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                             3675 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                             3676 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                             3677 ; 246  |
                             3678 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                             3679 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                             3680 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                             3681 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                             3682 ; 251  |
                             3683 ; 252  |
                             3684 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                             3685 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                             3686 ; 255  |
                             3687 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                             3688 ; 257  |{
                             3689 ; 258  |    struct
                             3690 ; 259  |    {
                             3691 ; 260  |        unsigned CS     :2;
                             3692 ; 261  |        int SE          :1;
                             3693 ; 262  |        int WP          :1;
                             3694 ; 263  |        int SIZE        :1;
                             3695 ; 264  |        int ICMD        :8;
                             3696 ; 265  |        int TOIE        :1;
                             3697 ; 266  |        int BPIE        :1;
                             3698 ; 267  |        int TOIRQ       :1;
                             3699 ; 268  |        int BPIRQ       :1;
                             3700 ; 269  |    } B;
                             3701 ; 270  |    int I;
                             3702 ; 271  |} flsmcr_type;
                             3703 ; 272  |
                             3704 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                             3705 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                             3706 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                             3707 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                             3708 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                             3709 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                             3710 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                             3711 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                             3712 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                             3713 ; 282  |
                             3714 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                             3715 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                             3716 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                             3717 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                             3718 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3719 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                             3720 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                             3721 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                             3722 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                             3723 ; 292  |
                             3724 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                             3725 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                             3726 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                             3727 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                             3728 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                             3729 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                             3730 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                             3731 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                             3732 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                             3733 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                             3734 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                             3735 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                             3736 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                             3737 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                             3738 ; 307  |
                             3739 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                             3740 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                             3741 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                             3742 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                             3743 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                             3744 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                             3745 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                             3746 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                             3747 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                             3748 ; 317  |
                             3749 ; 318  |
                             3750 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                             3751 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                             3752 ; 321  |
                             3753 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                             3754 ; 323  |{
                             3755 ; 324  |    struct
                             3756 ; 325  |    {
                             3757 ; 326  |        unsigned TRWSU  :5;
                             3758 ; 327  |        unsigned TRPW   :6;
                             3759 ; 328  |        unsigned TWPW   :6;
                             3760 ; 329  |        unsigned TRWH   :5;
                             3761 ; 330  |    } B;
                             3762 ; 331  |    int I;
                             3763 ; 332  |} flsmtmr1r_type;
                             3764 ; 333  |
                             3765 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                             3766 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                             3767 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                             3768 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                             3769 ; 338  |
                             3770 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                             3771 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                             3772 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                             3773 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                             3774 ; 343  |
                             3775 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                             3776 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                             3777 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                             3778 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                             3779 ; 348  |
                             3780 ; 349  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3781 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                             3782 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                             3783 ; 352  |
                             3784 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                             3785 ; 354  |{
                             3786 ; 355  |    struct
                             3787 ; 356  |    {
                             3788 ; 357  |        unsigned TWT    :6;
                             3789 ; 358  |        unsigned TWTO   :18;
                             3790 ; 359  |    } B;
                             3791 ; 360  |    int I;
                             3792 ; 361  |} flsmtmr2r_type;
                             3793 ; 362  |
                             3794 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                             3795 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                             3796 ; 365  |
                             3797 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                             3798 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                             3799 ; 368  |
                             3800 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                             3801 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                             3802 ; 371  |
                             3803 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                             3804 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                             3805 ; 374  |typedef union 
                             3806 ; 375  |{
                             3807 ; 376  |  struct
                             3808 ; 377  |  {
                             3809 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                             3810 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers
                                   */
                             3811 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers
                                   */
                             3812 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                             3813 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                             3814 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                             3815 ; 384  |    int PAD0          :17;    
                             3816 ; 385  |  } B;
                             3817 ; 386  |  int I;
                             3818 ; 387  |} flcr2_type;
                             3819 ; 388  |
                             3820 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                             3821 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
                             3822 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                             3823 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                             3824 ; 393  |
                             3825 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Co
                                  ntrol Register */
                             3826 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash St
                                  art Address Low Register */
                             3827 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash St
                                  art Address High Register */
                             3828 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                             3829 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Co
                                  ntrol Register2 */
                             3830 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash Co
                                  mpactFlash Control Register*/
                             3831 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Co
                                  mpact Flash Timer1 Register*/
                             3832 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Co
                                  mpact Flash Timer2 Register*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3833 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash Sm
                                  artMedia Control Register*/
                             3834 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash Sm
                                  artMedia Timer1 Register*/
                             3835 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash Sm
                                  artMedia Timer2 Register*/
                             3836 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                             3837 ; 406  |
                             3838 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             3839 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             3840 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             3841 ; 410  |
                             3842 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                             3843 ; 412  |
                             3844 ; 413  |#endif
                             3845 ; 414  |
                             3846 
                             3848 
                             3849 ; 22   |#include "regsgpio.h"
                             3850 
                             3852 
                             3853 ; 1    |#if !(defined(__REGS_GPIO_INC))
                             3854 ; 2    |#define __REGS_GPIO_INC 1
                             3855 ; 3    |
                             3856 ; 4    |#include "types.h"
                             3857 
                             3859 
                             3860 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             3861 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             3862 ; 3    |//
                             3863 ; 4    |// Filename: types.h
                             3864 ; 5    |// Description: Standard data types
                             3865 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             3866 ; 7    |
                             3867 ; 8    |#ifndef _TYPES_H
                             3868 ; 9    |#define _TYPES_H
                             3869 ; 10   |
                             3870 ; 11   |// TODO:  move this outta here!
                             3871 ; 12   |#if !defined(NOERROR)
                             3872 ; 13   |#define NOERROR 0
                             3873 ; 14   |#define SUCCESS 0
                             3874 ; 15   |#endif 
                             3875 ; 16   |#if !defined(SUCCESS)
                             3876 ; 17   |#define SUCCESS  0
                             3877 ; 18   |#endif
                             3878 ; 19   |#if !defined(ERROR)
                             3879 ; 20   |#define ERROR   -1
                             3880 ; 21   |#endif
                             3881 ; 22   |#if !defined(FALSE)
                             3882 ; 23   |#define FALSE 0
                             3883 ; 24   |#endif
                             3884 ; 25   |#if !defined(TRUE)
                             3885 ; 26   |#define TRUE  1
                             3886 ; 27   |#endif
                             3887 ; 28   |
                             3888 ; 29   |#if !defined(NULL)
                             3889 ; 30   |#define NULL 0
                             3890 ; 31   |#endif
                             3891 ; 32   |
                             3892 ; 33   |#define MAX_INT     0x7FFFFF
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3893 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             3894 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             3895 ; 36   |#define MAX_ULONG   (-1) 
                             3896 ; 37   |
                             3897 ; 38   |#define WORD_SIZE   24              // word size in bits
                             3898 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             3899 ; 40   |
                             3900 ; 41   |
                             3901 ; 42   |#define BYTE    unsigned char       // btVarName
                             3902 ; 43   |#define CHAR    signed char         // cVarName
                             3903 ; 44   |#define USHORT  unsigned short      // usVarName
                             3904 ; 45   |#define SHORT   unsigned short      // sVarName
                             3905 ; 46   |#define WORD    unsigned int        // wVarName
                             3906 ; 47   |#define INT     signed int          // iVarName
                             3907 ; 48   |#define DWORD   unsigned long       // dwVarName
                             3908 ; 49   |#define LONG    signed long         // lVarName
                             3909 ; 50   |#define BOOL    unsigned int        // bVarName
                             3910 ; 51   |#define FRACT   _fract              // frVarName
                             3911 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             3912 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             3913 ; 54   |#define FLOAT   float               // fVarName
                             3914 ; 55   |#define DBL     double              // dVarName
                             3915 ; 56   |#define ENUM    enum                // eVarName
                             3916 ; 57   |#define CMX     _complex            // cmxVarName
                             3917 ; 58   |typedef WORD UCS3;                   // 
                             3918 ; 59   |
                             3919 ; 60   |#define UINT16  unsigned short
                             3920 ; 61   |#define UINT8   unsigned char   
                             3921 ; 62   |#define UINT32  unsigned long
                             3922 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             3923 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             3924 ; 65   |#define WCHAR   UINT16
                             3925 ; 66   |
                             3926 ; 67   |//UINT128 is 16 bytes or 6 words
                             3927 ; 68   |typedef struct UINT128_3500 {   
                             3928 ; 69   |    int val[6];     
                             3929 ; 70   |} UINT128_3500;
                             3930 ; 71   |
                             3931 ; 72   |#define UINT128   UINT128_3500
                             3932 ; 73   |
                             3933 ; 74   |// Little endian word packed byte strings:   
                             3934 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             3935 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             3936 ; 77   |// Little endian word packed byte strings:   
                             3937 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             3938 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             3939 ; 80   |
                             3940 ; 81   |// Declare Memory Spaces To Use When Coding
                             3941 ; 82   |// A. Sector Buffers
                             3942 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             3943 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             3944 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             3945 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             3946 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             3947 ; 88   |// B. Media DDI Memory
                             3948 ; 89   |#define MEDIA_DDI_MEM _Y
                             3949 ; 90   |
                             3950 ; 91   |
                             3951 ; 92   |
                             3952 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3953 ; 94   |// Examples of circular pointers:
                             3954 ; 95   |//    INT CIRC cpiVarName
                             3955 ; 96   |//    DWORD CIRC cpdwVarName
                             3956 ; 97   |
                             3957 ; 98   |#define RETCODE INT                 // rcVarName
                             3958 ; 99   |
                             3959 ; 100  |// generic bitfield structure
                             3960 ; 101  |struct Bitfield {
                             3961 ; 102  |    unsigned int B0  :1;
                             3962 ; 103  |    unsigned int B1  :1;
                             3963 ; 104  |    unsigned int B2  :1;
                             3964 ; 105  |    unsigned int B3  :1;
                             3965 ; 106  |    unsigned int B4  :1;
                             3966 ; 107  |    unsigned int B5  :1;
                             3967 ; 108  |    unsigned int B6  :1;
                             3968 ; 109  |    unsigned int B7  :1;
                             3969 ; 110  |    unsigned int B8  :1;
                             3970 ; 111  |    unsigned int B9  :1;
                             3971 ; 112  |    unsigned int B10 :1;
                             3972 ; 113  |    unsigned int B11 :1;
                             3973 ; 114  |    unsigned int B12 :1;
                             3974 ; 115  |    unsigned int B13 :1;
                             3975 ; 116  |    unsigned int B14 :1;
                             3976 ; 117  |    unsigned int B15 :1;
                             3977 ; 118  |    unsigned int B16 :1;
                             3978 ; 119  |    unsigned int B17 :1;
                             3979 ; 120  |    unsigned int B18 :1;
                             3980 ; 121  |    unsigned int B19 :1;
                             3981 ; 122  |    unsigned int B20 :1;
                             3982 ; 123  |    unsigned int B21 :1;
                             3983 ; 124  |    unsigned int B22 :1;
                             3984 ; 125  |    unsigned int B23 :1;
                             3985 ; 126  |};
                             3986 ; 127  |
                             3987 ; 128  |union BitInt {
                             3988 ; 129  |        struct Bitfield B;
                             3989 ; 130  |        int        I;
                             3990 ; 131  |};
                             3991 ; 132  |
                             3992 ; 133  |#define MAX_MSG_LENGTH 10
                             3993 ; 134  |struct CMessage
                             3994 ; 135  |{
                             3995 ; 136  |        unsigned int m_uLength;
                             3996 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             3997 ; 138  |};
                             3998 ; 139  |
                             3999 ; 140  |typedef struct {
                             4000 ; 141  |    WORD m_wLength;
                             4001 ; 142  |    WORD m_wMessage;
                             4002 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4003 ; 144  |} Message;
                             4004 ; 145  |
                             4005 ; 146  |struct MessageQueueDescriptor
                             4006 ; 147  |{
                             4007 ; 148  |        int *m_pBase;
                             4008 ; 149  |        int m_iModulo;
                             4009 ; 150  |        int m_iSize;
                             4010 ; 151  |        int *m_pHead;
                             4011 ; 152  |        int *m_pTail;
                             4012 ; 153  |};
                             4013 ; 154  |
                             4014 ; 155  |struct ModuleEntry
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4015 ; 156  |{
                             4016 ; 157  |    int m_iSignaledEventMask;
                             4017 ; 158  |    int m_iWaitEventMask;
                             4018 ; 159  |    int m_iResourceOfCode;
                             4019 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4020 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4021 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4022 ; 163  |    int m_uTimeOutHigh;
                             4023 ; 164  |    int m_uTimeOutLow;
                             4024 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4025 ; 166  |};
                             4026 ; 167  |
                             4027 ; 168  |union WaitMask{
                             4028 ; 169  |    struct B{
                             4029 ; 170  |        unsigned int m_bNone     :1;
                             4030 ; 171  |        unsigned int m_bMessage  :1;
                             4031 ; 172  |        unsigned int m_bTimer    :1;
                             4032 ; 173  |        unsigned int m_bButton   :1;
                             4033 ; 174  |    } B;
                             4034 ; 175  |    int I;
                             4035 ; 176  |} ;
                             4036 ; 177  |
                             4037 ; 178  |
                             4038 ; 179  |struct Button {
                             4039 ; 180  |        WORD wButtonEvent;
                             4040 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4041 ; 182  |};
                             4042 ; 183  |
                             4043 ; 184  |struct Message {
                             4044 ; 185  |        WORD wMsgLength;
                             4045 ; 186  |        WORD wMsgCommand;
                             4046 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4047 ; 188  |};
                             4048 ; 189  |
                             4049 ; 190  |union EventTypes {
                             4050 ; 191  |        struct CMessage msg;
                             4051 ; 192  |        struct Button Button ;
                             4052 ; 193  |        struct Message Message;
                             4053 ; 194  |};
                             4054 ; 195  |
                             4055 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4056 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4057 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4058 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4059 ; 200  |
                             4060 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4061 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4062 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4063 ; 204  |
                             4064 ; 205  |#if DEBUG
                             4065 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4066 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4067 ; 208  |#else 
                             4068 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4069 ; 210  |#define DebugBuildAssert(x)    
                             4070 ; 211  |#endif
                             4071 ; 212  |
                             4072 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4073 ; 214  |//  #pragma asm
                             4074 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4075 ; 216  |//  #pragma endasm
                             4076 ; 217  |
                             4077 ; 218  |
                             4078 ; 219  |#ifdef COLOR_262K
                             4079 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             4080 ; 221  |#elif defined(COLOR_65K)
                             4081 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             4082 ; 223  |#else
                             4083 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             4084 ; 225  |#endif
                             4085 ; 226  |    
                             4086 ; 227  |#endif // #ifndef _TYPES_H
                             4087 
                             4089 
                             4090 ; 5    |
                             4091 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             4092 ; 7    |//  Interrupt Collector Registers
                             4093 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                             4094 ; 9    |
                             4095 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                             4096 ; 11   |
                             4097 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                             4098 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                             4099 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                             4100 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                             4101 ; 16   |
                             4102 ; 17   |#define HW_GPB0_BLOCKNUM 0
                             4103 ; 18   |#define HW_GPB1_BLOCKNUM 1
                             4104 ; 19   |#define HW_GPB2_BLOCKNUM 2
                             4105 ; 20   |#define HW_GPB3_BLOCKNUM 3
                             4106 ; 21   |
                             4107 ; 22   |#define HW_GPB_GPENR 0
                             4108 ; 23   |#define HW_GPB_GPDOR 1
                             4109 ; 24   |#define HW_GPB_GPDIR 2
                             4110 ; 25   |#define HW_GPB_GPDOER 3
                             4111 ; 26   |#define HW_GPB_GPIPENR 4
                             4112 ; 27   |#define HW_GPB_GPIENR 5
                             4113 ; 28   |#define HW_GPB_GPILVLR 6
                             4114 ; 29   |#define HW_GPB_GPIPOLR 7
                             4115 ; 30   |#define HW_GPB_GPISTATR 8
                             4116 ; 31   |#define HW_GPB_GPPWR 9
                             4117 ; 32   |#define HW_GPB_GP8MA 10
                             4118 ; 33   |
                             4119 ; 34   |
                             4120 ; 35   |
                             4121 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                             4122 ; 37   |//  GPIO Register Bit Positions
                             4123 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                             4124 ; 39   |{
                             4125 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                             4126 ; 41   |    unsigned int I;
                             4127 ; 42   |    unsigned int U;
                             4128 ; 43   |} gpr_type;
                             4129 ; 44   |
                             4130 ; 45   |#define HW_GP_B0_BITPOS 0
                             4131 ; 46   |#define HW_GP_B1_BITPOS 1
                             4132 ; 47   |#define HW_GP_B2_BITPOS 2
                             4133 ; 48   |#define HW_GP_B3_BITPOS 3
                             4134 ; 49   |#define HW_GP_B4_BITPOS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4135 ; 50   |#define HW_GP_B5_BITPOS 5
                             4136 ; 51   |#define HW_GP_B6_BITPOS 6
                             4137 ; 52   |#define HW_GP_B7_BITPOS 7
                             4138 ; 53   |#define HW_GP_B8_BITPOS 8
                             4139 ; 54   |#define HW_GP_B9_BITPOS 9
                             4140 ; 55   |#define HW_GP_B10_BITPOS 10
                             4141 ; 56   |#define HW_GP_B11_BITPOS 11
                             4142 ; 57   |#define HW_GP_B12_BITPOS 12
                             4143 ; 58   |#define HW_GP_B13_BITPOS 13
                             4144 ; 59   |#define HW_GP_B14_BITPOS 14
                             4145 ; 60   |#define HW_GP_B15_BITPOS 15
                             4146 ; 61   |#define HW_GP_B16_BITPOS 16
                             4147 ; 62   |#define HW_GP_B17_BITPOS 17
                             4148 ; 63   |#define HW_GP_B18_BITPOS 18
                             4149 ; 64   |#define HW_GP_B19_BITPOS 19
                             4150 ; 65   |#define HW_GP_B20_BITPOS 20
                             4151 ; 66   |#define HW_GP_B21_BITPOS 21
                             4152 ; 67   |#define HW_GP_B22_BITPOS 22
                             4153 ; 68   |#define HW_GP_B23_BITPOS 23
                             4154 ; 69   |
                             4155 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                             4156 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                             4157 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                             4158 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                             4159 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                             4160 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                             4161 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                             4162 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                             4163 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                             4164 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                             4165 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                             4166 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                             4167 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                             4168 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                             4169 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                             4170 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                             4171 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                             4172 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                             4173 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                             4174 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                             4175 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                             4176 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                             4177 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                             4178 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                             4179 ; 94   |
                             4180 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                             4181 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                             4182 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                             4183 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                             4184 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                             4185 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                             4186 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                             4187 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                             4188 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                             4189 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                             4190 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                             4191 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                             4192 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                             4193 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                             4194 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                             4195 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                             4196 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4197 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                             4198 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                             4199 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                             4200 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                             4201 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                             4202 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                             4203 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                             4204 ; 119  |
                             4205 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             4206 ; 121  |//  GPIO 8mA Register Bit Positions
                             4207 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                             4208 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                             4209 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                             4210 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                             4211 ; 126  |
                             4212 ; 127  |
                             4213 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                             4214 ; 129  |//  Logical GPIO numbers
                             4215 ; 130  |#define HW_GPIO_000 0
                             4216 ; 131  |#define HW_GPIO_001 1
                             4217 ; 132  |#define HW_GPIO_002 2
                             4218 ; 133  |#define HW_GPIO_003 3
                             4219 ; 134  |#define HW_GPIO_004 4
                             4220 ; 135  |#define HW_GPIO_005 5
                             4221 ; 136  |#define HW_GPIO_006 6
                             4222 ; 137  |#define HW_GPIO_007 7
                             4223 ; 138  |#define HW_GPIO_008 8
                             4224 ; 139  |#define HW_GPIO_009 9
                             4225 ; 140  |#define HW_GPIO_010 10
                             4226 ; 141  |#define HW_GPIO_011 11
                             4227 ; 142  |#define HW_GPIO_012 12
                             4228 ; 143  |#define HW_GPIO_013 13
                             4229 ; 144  |#define HW_GPIO_014 14
                             4230 ; 145  |#define HW_GPIO_015 15
                             4231 ; 146  |#define HW_GPIO_016 16
                             4232 ; 147  |#define HW_GPIO_017 17
                             4233 ; 148  |#define HW_GPIO_018 18
                             4234 ; 149  |#define HW_GPIO_019 19
                             4235 ; 150  |#define HW_GPIO_020 20
                             4236 ; 151  |#define HW_GPIO_021 21
                             4237 ; 152  |#define HW_GPIO_022 22
                             4238 ; 153  |#define HW_GPIO_023 23
                             4239 ; 154  |#define HW_GPIO_024 24
                             4240 ; 155  |#define HW_GPIO_025 25
                             4241 ; 156  |#define HW_GPIO_026 26
                             4242 ; 157  |#define HW_GPIO_027 27
                             4243 ; 158  |#define HW_GPIO_028 28
                             4244 ; 159  |#define HW_GPIO_029 29
                             4245 ; 160  |#define HW_GPIO_030 30
                             4246 ; 161  |#define HW_GPIO_031 31
                             4247 ; 162  |#define HW_GPIO_032 32
                             4248 ; 163  |#define HW_GPIO_033 33
                             4249 ; 164  |#define HW_GPIO_034 34
                             4250 ; 165  |#define HW_GPIO_035 35
                             4251 ; 166  |#define HW_GPIO_036 36
                             4252 ; 167  |#define HW_GPIO_037 37
                             4253 ; 168  |#define HW_GPIO_038 38
                             4254 ; 169  |#define HW_GPIO_039 39
                             4255 ; 170  |#define HW_GPIO_040 40
                             4256 ; 171  |#define HW_GPIO_041 41
                             4257 ; 172  |#define HW_GPIO_042 42
                             4258 ; 173  |#define HW_GPIO_043 43
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4259 ; 174  |#define HW_GPIO_044 44
                             4260 ; 175  |#define HW_GPIO_045 45
                             4261 ; 176  |#define HW_GPIO_046 46
                             4262 ; 177  |#define HW_GPIO_047 47
                             4263 ; 178  |#define HW_GPIO_048 48
                             4264 ; 179  |#define HW_GPIO_049 49
                             4265 ; 180  |#define HW_GPIO_050 50
                             4266 ; 181  |#define HW_GPIO_051 51
                             4267 ; 182  |#define HW_GPIO_052 52
                             4268 ; 183  |#define HW_GPIO_053 53
                             4269 ; 184  |#define HW_GPIO_054 54
                             4270 ; 185  |#define HW_GPIO_055 55
                             4271 ; 186  |#define HW_GPIO_056 56
                             4272 ; 187  |#define HW_GPIO_057 57
                             4273 ; 188  |#define HW_GPIO_058 58
                             4274 ; 189  |#define HW_GPIO_059 59
                             4275 ; 190  |#define HW_GPIO_060 60
                             4276 ; 191  |#define HW_GPIO_061 61
                             4277 ; 192  |#define HW_GPIO_062 62
                             4278 ; 193  |#define HW_GPIO_063 63
                             4279 ; 194  |#define HW_GPIO_064 64
                             4280 ; 195  |#define HW_GPIO_065 65
                             4281 ; 196  |#define HW_GPIO_066 66
                             4282 ; 197  |#define HW_GPIO_067 67
                             4283 ; 198  |#define HW_GPIO_068 68
                             4284 ; 199  |#define HW_GPIO_069 69
                             4285 ; 200  |#define HW_GPIO_070 70
                             4286 ; 201  |#define HW_GPIO_071 71
                             4287 ; 202  |#define HW_GPIO_072 72
                             4288 ; 203  |#define HW_GPIO_073 73
                             4289 ; 204  |#define HW_GPIO_074 74
                             4290 ; 205  |#define HW_GPIO_075 75
                             4291 ; 206  |#define HW_GPIO_076 76
                             4292 ; 207  |#define HW_GPIO_077 77
                             4293 ; 208  |#define HW_GPIO_078 78
                             4294 ; 209  |#define HW_GPIO_079 79
                             4295 ; 210  |#define HW_GPIO_080 80
                             4296 ; 211  |#define HW_GPIO_081 81
                             4297 ; 212  |#define HW_GPIO_082 82
                             4298 ; 213  |#define HW_GPIO_083 83
                             4299 ; 214  |#define HW_GPIO_084 84
                             4300 ; 215  |#define HW_GPIO_085 85
                             4301 ; 216  |#define HW_GPIO_086 86
                             4302 ; 217  |#define HW_GPIO_087 87
                             4303 ; 218  |#define HW_GPIO_088 88
                             4304 ; 219  |#define HW_GPIO_089 89
                             4305 ; 220  |#define HW_GPIO_090 90
                             4306 ; 221  |#define HW_GPIO_091 91
                             4307 ; 222  |#define HW_GPIO_092 92
                             4308 ; 223  |#define HW_GPIO_093 93
                             4309 ; 224  |#define HW_GPIO_094 94
                             4310 ; 225  |#define HW_GPIO_095 95
                             4311 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                             4312 ; 227  |
                             4313 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO
                                   0 Enable Register   */
                             4314 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  0 Data Out Register */
                             4315 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  0 Dait In Register  */
                             4316 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   0 Dait Out Enable Register  */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4317 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 0 Interrupt Pin Enable Register */
                             4318 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   0 Interrupt Enable Register */
                             4319 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 0 Interrupt Level Register  */
                             4320 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 0 Interrupt Polarity Register   */
                             4321 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 0 Interrupt Status Register */
                             4322 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             4323 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                             4324 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 1 Enable Register   */
                             4325 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  1 Data Out Register */
                             4326 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  1 Dait In Register  */
                             4327 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   1 Dait Out Enable Register  */
                             4328 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 1 Interrupt Pin Enable Register */
                             4329 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   1 Interrupt Enable Register */
                             4330 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 1 Interrupt Level Register  */
                             4331 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 1 Interrupt Polarity Register   */
                             4332 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 1 Interrupt Status Register */
                             4333 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             4334 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                             4335 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                             4336 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                             4337 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                             4338 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                             4339 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                             4340 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                             4341 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                             4342 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                             4343 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                             4344 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             4345 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                             4346 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                             4347 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                             4348 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4349 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                             4350 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                             4351 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                             4352 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                             4353 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                             4354 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                             4355 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             4356 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                             4357 ; 272  |
                             4358 ; 273  |#endif
                             4359 ; 274  |
                             4360 
                             4362 
                             4363 ; 23   |#include "regsi2c.h"
                             4364 
                             4366 
                             4367 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             4368 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             4369 ; 3    |// Filename: regsI2C.inc
                             4370 ; 4    |// Description: Register definitions for GPFLASH interface
                             4371 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             4372 ; 6    |// The following naming conventions are followed in this file.
                             4373 ; 7    |// All registers are named using the format...
                             4374 ; 8    |//     HW_<module>_<regname>
                             4375 ; 9    |// where <module> is the module name which can be any of the following...
                             4376 ; 10   |//     USB20
                             4377 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             4378 ; 12   |// module name includes a number starting from 0 for the first instance of
                             4379 ; 13   |// that module)
                             4380 ; 14   |// <regname> is the specific register within that module
                             4381 ; 15   |// We also define the following...
                             4382 ; 16   |//     HW_<module>_<regname>_BITPOS
                             4383 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             4384 ; 18   |//     HW_<module>_<regname>_SETMASK
                             4385 ; 19   |// which does something else, and
                             4386 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             4387 ; 21   |// which does something else.
                             4388 ; 22   |// Other rules
                             4389 ; 23   |//     All caps
                             4390 ; 24   |//     Numeric identifiers start at 0
                             4391 ; 25   |#if !(defined(regsi2cinc))
                             4392 ; 26   |#define regsi2cinc 1
                             4393 ; 27   |
                             4394 ; 28   |#include "types.h"
                             4395 
                             4397 
                             4398 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4399 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4400 ; 3    |//
                             4401 ; 4    |// Filename: types.h
                             4402 ; 5    |// Description: Standard data types
                             4403 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4404 ; 7    |
                             4405 ; 8    |#ifndef _TYPES_H
                             4406 ; 9    |#define _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4407 ; 10   |
                             4408 ; 11   |// TODO:  move this outta here!
                             4409 ; 12   |#if !defined(NOERROR)
                             4410 ; 13   |#define NOERROR 0
                             4411 ; 14   |#define SUCCESS 0
                             4412 ; 15   |#endif 
                             4413 ; 16   |#if !defined(SUCCESS)
                             4414 ; 17   |#define SUCCESS  0
                             4415 ; 18   |#endif
                             4416 ; 19   |#if !defined(ERROR)
                             4417 ; 20   |#define ERROR   -1
                             4418 ; 21   |#endif
                             4419 ; 22   |#if !defined(FALSE)
                             4420 ; 23   |#define FALSE 0
                             4421 ; 24   |#endif
                             4422 ; 25   |#if !defined(TRUE)
                             4423 ; 26   |#define TRUE  1
                             4424 ; 27   |#endif
                             4425 ; 28   |
                             4426 ; 29   |#if !defined(NULL)
                             4427 ; 30   |#define NULL 0
                             4428 ; 31   |#endif
                             4429 ; 32   |
                             4430 ; 33   |#define MAX_INT     0x7FFFFF
                             4431 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4432 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4433 ; 36   |#define MAX_ULONG   (-1) 
                             4434 ; 37   |
                             4435 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4436 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4437 ; 40   |
                             4438 ; 41   |
                             4439 ; 42   |#define BYTE    unsigned char       // btVarName
                             4440 ; 43   |#define CHAR    signed char         // cVarName
                             4441 ; 44   |#define USHORT  unsigned short      // usVarName
                             4442 ; 45   |#define SHORT   unsigned short      // sVarName
                             4443 ; 46   |#define WORD    unsigned int        // wVarName
                             4444 ; 47   |#define INT     signed int          // iVarName
                             4445 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4446 ; 49   |#define LONG    signed long         // lVarName
                             4447 ; 50   |#define BOOL    unsigned int        // bVarName
                             4448 ; 51   |#define FRACT   _fract              // frVarName
                             4449 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4450 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4451 ; 54   |#define FLOAT   float               // fVarName
                             4452 ; 55   |#define DBL     double              // dVarName
                             4453 ; 56   |#define ENUM    enum                // eVarName
                             4454 ; 57   |#define CMX     _complex            // cmxVarName
                             4455 ; 58   |typedef WORD UCS3;                   // 
                             4456 ; 59   |
                             4457 ; 60   |#define UINT16  unsigned short
                             4458 ; 61   |#define UINT8   unsigned char   
                             4459 ; 62   |#define UINT32  unsigned long
                             4460 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4461 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4462 ; 65   |#define WCHAR   UINT16
                             4463 ; 66   |
                             4464 ; 67   |//UINT128 is 16 bytes or 6 words
                             4465 ; 68   |typedef struct UINT128_3500 {   
                             4466 ; 69   |    int val[6];     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4467 ; 70   |} UINT128_3500;
                             4468 ; 71   |
                             4469 ; 72   |#define UINT128   UINT128_3500
                             4470 ; 73   |
                             4471 ; 74   |// Little endian word packed byte strings:   
                             4472 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4473 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4474 ; 77   |// Little endian word packed byte strings:   
                             4475 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4476 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4477 ; 80   |
                             4478 ; 81   |// Declare Memory Spaces To Use When Coding
                             4479 ; 82   |// A. Sector Buffers
                             4480 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4481 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             4482 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4483 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4484 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4485 ; 88   |// B. Media DDI Memory
                             4486 ; 89   |#define MEDIA_DDI_MEM _Y
                             4487 ; 90   |
                             4488 ; 91   |
                             4489 ; 92   |
                             4490 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4491 ; 94   |// Examples of circular pointers:
                             4492 ; 95   |//    INT CIRC cpiVarName
                             4493 ; 96   |//    DWORD CIRC cpdwVarName
                             4494 ; 97   |
                             4495 ; 98   |#define RETCODE INT                 // rcVarName
                             4496 ; 99   |
                             4497 ; 100  |// generic bitfield structure
                             4498 ; 101  |struct Bitfield {
                             4499 ; 102  |    unsigned int B0  :1;
                             4500 ; 103  |    unsigned int B1  :1;
                             4501 ; 104  |    unsigned int B2  :1;
                             4502 ; 105  |    unsigned int B3  :1;
                             4503 ; 106  |    unsigned int B4  :1;
                             4504 ; 107  |    unsigned int B5  :1;
                             4505 ; 108  |    unsigned int B6  :1;
                             4506 ; 109  |    unsigned int B7  :1;
                             4507 ; 110  |    unsigned int B8  :1;
                             4508 ; 111  |    unsigned int B9  :1;
                             4509 ; 112  |    unsigned int B10 :1;
                             4510 ; 113  |    unsigned int B11 :1;
                             4511 ; 114  |    unsigned int B12 :1;
                             4512 ; 115  |    unsigned int B13 :1;
                             4513 ; 116  |    unsigned int B14 :1;
                             4514 ; 117  |    unsigned int B15 :1;
                             4515 ; 118  |    unsigned int B16 :1;
                             4516 ; 119  |    unsigned int B17 :1;
                             4517 ; 120  |    unsigned int B18 :1;
                             4518 ; 121  |    unsigned int B19 :1;
                             4519 ; 122  |    unsigned int B20 :1;
                             4520 ; 123  |    unsigned int B21 :1;
                             4521 ; 124  |    unsigned int B22 :1;
                             4522 ; 125  |    unsigned int B23 :1;
                             4523 ; 126  |};
                             4524 ; 127  |
                             4525 ; 128  |union BitInt {
                             4526 ; 129  |        struct Bitfield B;
                             4527 ; 130  |        int        I;
                             4528 ; 131  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4529 ; 132  |
                             4530 ; 133  |#define MAX_MSG_LENGTH 10
                             4531 ; 134  |struct CMessage
                             4532 ; 135  |{
                             4533 ; 136  |        unsigned int m_uLength;
                             4534 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4535 ; 138  |};
                             4536 ; 139  |
                             4537 ; 140  |typedef struct {
                             4538 ; 141  |    WORD m_wLength;
                             4539 ; 142  |    WORD m_wMessage;
                             4540 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4541 ; 144  |} Message;
                             4542 ; 145  |
                             4543 ; 146  |struct MessageQueueDescriptor
                             4544 ; 147  |{
                             4545 ; 148  |        int *m_pBase;
                             4546 ; 149  |        int m_iModulo;
                             4547 ; 150  |        int m_iSize;
                             4548 ; 151  |        int *m_pHead;
                             4549 ; 152  |        int *m_pTail;
                             4550 ; 153  |};
                             4551 ; 154  |
                             4552 ; 155  |struct ModuleEntry
                             4553 ; 156  |{
                             4554 ; 157  |    int m_iSignaledEventMask;
                             4555 ; 158  |    int m_iWaitEventMask;
                             4556 ; 159  |    int m_iResourceOfCode;
                             4557 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4558 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4559 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4560 ; 163  |    int m_uTimeOutHigh;
                             4561 ; 164  |    int m_uTimeOutLow;
                             4562 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4563 ; 166  |};
                             4564 ; 167  |
                             4565 ; 168  |union WaitMask{
                             4566 ; 169  |    struct B{
                             4567 ; 170  |        unsigned int m_bNone     :1;
                             4568 ; 171  |        unsigned int m_bMessage  :1;
                             4569 ; 172  |        unsigned int m_bTimer    :1;
                             4570 ; 173  |        unsigned int m_bButton   :1;
                             4571 ; 174  |    } B;
                             4572 ; 175  |    int I;
                             4573 ; 176  |} ;
                             4574 ; 177  |
                             4575 ; 178  |
                             4576 ; 179  |struct Button {
                             4577 ; 180  |        WORD wButtonEvent;
                             4578 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4579 ; 182  |};
                             4580 ; 183  |
                             4581 ; 184  |struct Message {
                             4582 ; 185  |        WORD wMsgLength;
                             4583 ; 186  |        WORD wMsgCommand;
                             4584 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4585 ; 188  |};
                             4586 ; 189  |
                             4587 ; 190  |union EventTypes {
                             4588 ; 191  |        struct CMessage msg;
                             4589 ; 192  |        struct Button Button ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4590 ; 193  |        struct Message Message;
                             4591 ; 194  |};
                             4592 ; 195  |
                             4593 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4594 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4595 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4596 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4597 ; 200  |
                             4598 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4599 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4600 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4601 ; 204  |
                             4602 ; 205  |#if DEBUG
                             4603 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4604 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4605 ; 208  |#else 
                             4606 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4607 ; 210  |#define DebugBuildAssert(x)    
                             4608 ; 211  |#endif
                             4609 ; 212  |
                             4610 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4611 ; 214  |//  #pragma asm
                             4612 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4613 ; 216  |//  #pragma endasm
                             4614 ; 217  |
                             4615 ; 218  |
                             4616 ; 219  |#ifdef COLOR_262K
                             4617 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             4618 ; 221  |#elif defined(COLOR_65K)
                             4619 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             4620 ; 223  |#else
                             4621 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             4622 ; 225  |#endif
                             4623 ; 226  |    
                             4624 ; 227  |#endif // #ifndef _TYPES_H
                             4625 
                             4627 
                             4628 ; 29   |
                             4629 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                             4630 ; 31   |////   I2C STMP Registers
                             4631 ; 32   |/////////////////////////////////////////////////////////////////////////////////
                             4632 ; 33   |
                             4633 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                             4634 ; 35   |
                             4635 ; 36   |
                             4636 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                             4637 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                             4638 ; 39   |
                             4639 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                             4640 ; 41   |
                             4641 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                             4642 ; 43   |
                             4643 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                             4644 ; 45   |
                             4645 ; 46   |typedef union               /* I2C Clock Divider Register */
                             4646 ; 47   |{
                             4647 ; 48   |    struct {
                             4648 ; 49   |        int                :1; 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4649 ; 50   |        unsigned FACT      :8;
                             4650 ; 51   |    } B;
                             4651 ; 52   |    int I;
                             4652 ; 53   |    unsigned U;
                             4653 ; 54   |} i2cdivr_type;
                             4654 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Re
                                  gisters        */
                             4655 ; 56   |
                             4656 ; 57   |
                             4657 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                             4658 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                             4659 ; 60   |
                             4660 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                             4661 ; 62   |
                             4662 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                             4663 ; 64   |
                             4664 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                             4665 ; 66   |
                             4666 ; 67   |typedef union               /* I2C Data Register */
                             4667 ; 68   |{
                             4668 ; 69   |    struct {
                             4669 ; 70   |         unsigned DATA :24; 
                             4670 ; 71   |    } B;
                             4671 ; 72   |    int I;
                             4672 ; 73   |    unsigned U;
                             4673 ; 74   |} i2cdatr_type;
                             4674 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers
                                   (I2CDAT)      */
                             4675 ; 76   |
                             4676 ; 77   |
                             4677 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                             4678 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                             4679 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                             4680 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                             4681 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                             4682 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                             4683 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                             4684 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                             4685 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                             4686 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                             4687 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                             4688 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                             4689 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                             4690 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                             4691 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
                             4692 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                             4693 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                             4694 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                             4695 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                             4696 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                             4697 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                             4698 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                             4699 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                             4700 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                             4701 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                             4702 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                             4703 ; 104  |
                             4704 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                             4705 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                             4706 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                             4707 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                             4708 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4709 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                             4710 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                             4711 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                             4712 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                             4713 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                             4714 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                             4715 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                             4716 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                             4717 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                             4718 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                             4719 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                             4720 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                             4721 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                             4722 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                             4723 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                             4724 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                             4725 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                             4726 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                             4727 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                             4728 ; 129  |
                             4729 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                             4730 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                             4731 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                             4732 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                             4733 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                             4734 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                             4735 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                             4736 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                             4737 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                             4738 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                             4739 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                             4740 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                             4741 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                             4742 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                             4743 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                             4744 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                             4745 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                             4746 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                             4747 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                             4748 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                             4749 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                             4750 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                             4751 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                             4752 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                             4753 ; 154  |
                             4754 ; 155  |typedef union               /* I2C Control Register         */
                             4755 ; 156  |{
                             4756 ; 157  |    struct {
                             4757 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                             4758 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                             4759 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                             4760 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                             4761 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                             4762 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                             4763 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                             4764 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                             4765 ; 166  |       int RWN         :1; /* Read/Not Write           */
                             4766 ; 167  |       unsigned WL     :2; /* Word Length              */
                             4767 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                             4768 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                             4769 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                             4770 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4771 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                             4772 ; 173  |        int LWORD       :1; /* Last Word                */
                             4773 ; 174  |        int SUBA        :1; /* Sub Address              */
                             4774 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                             4775 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                             4776 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                             4777 ; 178  |    } B;
                             4778 ; 179  |    int I;
                             4779 ; 180  |    unsigned U;
                             4780 ; 181  |} i2ccsr_type;
                             4781 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status 
                                  Register (I2CCSR) */
                             4782 ; 183  |
                             4783 ; 184  |#endif
                             4784 
                             4786 
                             4787 ; 24   |#include "regsi2s.h"
                             4788 
                             4790 
                             4791 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             4792 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             4793 ; 3    |// Filename: regsi2s.inc
                             4794 ; 4    |// Description: Register definitions for I2S interface
                             4795 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             4796 ; 6    |// The following naming conventions are followed in this file.
                             4797 ; 7    |// All registers are named using the format...
                             4798 ; 8    |//     HW_<module>_<regname>
                             4799 ; 9    |// where <module> is the module name which can be any of the following...
                             4800 ; 10   |//     USB20
                             4801 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             4802 ; 12   |// module name includes a number starting from 0 for the first instance of
                             4803 ; 13   |// that module)
                             4804 ; 14   |// <regname> is the specific register within that module
                             4805 ; 15   |// We also define the following...
                             4806 ; 16   |//     HW_<module>_<regname>_BITPOS
                             4807 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             4808 ; 18   |//     HW_<module>_<regname>_SETMASK
                             4809 ; 19   |// which does something else, and
                             4810 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             4811 ; 21   |// which does something else.
                             4812 ; 22   |// Other rules
                             4813 ; 23   |//     All caps
                             4814 ; 24   |//     Numeric identifiers start at 0
                             4815 ; 25   |#if !(defined(regsi2sinc))
                             4816 ; 26   |#define regsi2sinc 1
                             4817 ; 27   |
                             4818 ; 28   |#include "types.h"
                             4819 
                             4821 
                             4822 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4823 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4824 ; 3    |//
                             4825 ; 4    |// Filename: types.h
                             4826 ; 5    |// Description: Standard data types
                             4827 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4828 ; 7    |
                             4829 ; 8    |#ifndef _TYPES_H
                             4830 ; 9    |#define _TYPES_H
                             4831 ; 10   |
                             4832 ; 11   |// TODO:  move this outta here!
                             4833 ; 12   |#if !defined(NOERROR)
                             4834 ; 13   |#define NOERROR 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4835 ; 14   |#define SUCCESS 0
                             4836 ; 15   |#endif 
                             4837 ; 16   |#if !defined(SUCCESS)
                             4838 ; 17   |#define SUCCESS  0
                             4839 ; 18   |#endif
                             4840 ; 19   |#if !defined(ERROR)
                             4841 ; 20   |#define ERROR   -1
                             4842 ; 21   |#endif
                             4843 ; 22   |#if !defined(FALSE)
                             4844 ; 23   |#define FALSE 0
                             4845 ; 24   |#endif
                             4846 ; 25   |#if !defined(TRUE)
                             4847 ; 26   |#define TRUE  1
                             4848 ; 27   |#endif
                             4849 ; 28   |
                             4850 ; 29   |#if !defined(NULL)
                             4851 ; 30   |#define NULL 0
                             4852 ; 31   |#endif
                             4853 ; 32   |
                             4854 ; 33   |#define MAX_INT     0x7FFFFF
                             4855 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4856 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4857 ; 36   |#define MAX_ULONG   (-1) 
                             4858 ; 37   |
                             4859 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4860 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4861 ; 40   |
                             4862 ; 41   |
                             4863 ; 42   |#define BYTE    unsigned char       // btVarName
                             4864 ; 43   |#define CHAR    signed char         // cVarName
                             4865 ; 44   |#define USHORT  unsigned short      // usVarName
                             4866 ; 45   |#define SHORT   unsigned short      // sVarName
                             4867 ; 46   |#define WORD    unsigned int        // wVarName
                             4868 ; 47   |#define INT     signed int          // iVarName
                             4869 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4870 ; 49   |#define LONG    signed long         // lVarName
                             4871 ; 50   |#define BOOL    unsigned int        // bVarName
                             4872 ; 51   |#define FRACT   _fract              // frVarName
                             4873 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4874 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4875 ; 54   |#define FLOAT   float               // fVarName
                             4876 ; 55   |#define DBL     double              // dVarName
                             4877 ; 56   |#define ENUM    enum                // eVarName
                             4878 ; 57   |#define CMX     _complex            // cmxVarName
                             4879 ; 58   |typedef WORD UCS3;                   // 
                             4880 ; 59   |
                             4881 ; 60   |#define UINT16  unsigned short
                             4882 ; 61   |#define UINT8   unsigned char   
                             4883 ; 62   |#define UINT32  unsigned long
                             4884 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4885 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4886 ; 65   |#define WCHAR   UINT16
                             4887 ; 66   |
                             4888 ; 67   |//UINT128 is 16 bytes or 6 words
                             4889 ; 68   |typedef struct UINT128_3500 {   
                             4890 ; 69   |    int val[6];     
                             4891 ; 70   |} UINT128_3500;
                             4892 ; 71   |
                             4893 ; 72   |#define UINT128   UINT128_3500
                             4894 ; 73   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4895 ; 74   |// Little endian word packed byte strings:   
                             4896 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4897 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4898 ; 77   |// Little endian word packed byte strings:   
                             4899 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4900 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4901 ; 80   |
                             4902 ; 81   |// Declare Memory Spaces To Use When Coding
                             4903 ; 82   |// A. Sector Buffers
                             4904 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4905 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             4906 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4907 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4908 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4909 ; 88   |// B. Media DDI Memory
                             4910 ; 89   |#define MEDIA_DDI_MEM _Y
                             4911 ; 90   |
                             4912 ; 91   |
                             4913 ; 92   |
                             4914 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4915 ; 94   |// Examples of circular pointers:
                             4916 ; 95   |//    INT CIRC cpiVarName
                             4917 ; 96   |//    DWORD CIRC cpdwVarName
                             4918 ; 97   |
                             4919 ; 98   |#define RETCODE INT                 // rcVarName
                             4920 ; 99   |
                             4921 ; 100  |// generic bitfield structure
                             4922 ; 101  |struct Bitfield {
                             4923 ; 102  |    unsigned int B0  :1;
                             4924 ; 103  |    unsigned int B1  :1;
                             4925 ; 104  |    unsigned int B2  :1;
                             4926 ; 105  |    unsigned int B3  :1;
                             4927 ; 106  |    unsigned int B4  :1;
                             4928 ; 107  |    unsigned int B5  :1;
                             4929 ; 108  |    unsigned int B6  :1;
                             4930 ; 109  |    unsigned int B7  :1;
                             4931 ; 110  |    unsigned int B8  :1;
                             4932 ; 111  |    unsigned int B9  :1;
                             4933 ; 112  |    unsigned int B10 :1;
                             4934 ; 113  |    unsigned int B11 :1;
                             4935 ; 114  |    unsigned int B12 :1;
                             4936 ; 115  |    unsigned int B13 :1;
                             4937 ; 116  |    unsigned int B14 :1;
                             4938 ; 117  |    unsigned int B15 :1;
                             4939 ; 118  |    unsigned int B16 :1;
                             4940 ; 119  |    unsigned int B17 :1;
                             4941 ; 120  |    unsigned int B18 :1;
                             4942 ; 121  |    unsigned int B19 :1;
                             4943 ; 122  |    unsigned int B20 :1;
                             4944 ; 123  |    unsigned int B21 :1;
                             4945 ; 124  |    unsigned int B22 :1;
                             4946 ; 125  |    unsigned int B23 :1;
                             4947 ; 126  |};
                             4948 ; 127  |
                             4949 ; 128  |union BitInt {
                             4950 ; 129  |        struct Bitfield B;
                             4951 ; 130  |        int        I;
                             4952 ; 131  |};
                             4953 ; 132  |
                             4954 ; 133  |#define MAX_MSG_LENGTH 10
                             4955 ; 134  |struct CMessage
                             4956 ; 135  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4957 ; 136  |        unsigned int m_uLength;
                             4958 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4959 ; 138  |};
                             4960 ; 139  |
                             4961 ; 140  |typedef struct {
                             4962 ; 141  |    WORD m_wLength;
                             4963 ; 142  |    WORD m_wMessage;
                             4964 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4965 ; 144  |} Message;
                             4966 ; 145  |
                             4967 ; 146  |struct MessageQueueDescriptor
                             4968 ; 147  |{
                             4969 ; 148  |        int *m_pBase;
                             4970 ; 149  |        int m_iModulo;
                             4971 ; 150  |        int m_iSize;
                             4972 ; 151  |        int *m_pHead;
                             4973 ; 152  |        int *m_pTail;
                             4974 ; 153  |};
                             4975 ; 154  |
                             4976 ; 155  |struct ModuleEntry
                             4977 ; 156  |{
                             4978 ; 157  |    int m_iSignaledEventMask;
                             4979 ; 158  |    int m_iWaitEventMask;
                             4980 ; 159  |    int m_iResourceOfCode;
                             4981 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4982 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4983 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4984 ; 163  |    int m_uTimeOutHigh;
                             4985 ; 164  |    int m_uTimeOutLow;
                             4986 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4987 ; 166  |};
                             4988 ; 167  |
                             4989 ; 168  |union WaitMask{
                             4990 ; 169  |    struct B{
                             4991 ; 170  |        unsigned int m_bNone     :1;
                             4992 ; 171  |        unsigned int m_bMessage  :1;
                             4993 ; 172  |        unsigned int m_bTimer    :1;
                             4994 ; 173  |        unsigned int m_bButton   :1;
                             4995 ; 174  |    } B;
                             4996 ; 175  |    int I;
                             4997 ; 176  |} ;
                             4998 ; 177  |
                             4999 ; 178  |
                             5000 ; 179  |struct Button {
                             5001 ; 180  |        WORD wButtonEvent;
                             5002 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5003 ; 182  |};
                             5004 ; 183  |
                             5005 ; 184  |struct Message {
                             5006 ; 185  |        WORD wMsgLength;
                             5007 ; 186  |        WORD wMsgCommand;
                             5008 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5009 ; 188  |};
                             5010 ; 189  |
                             5011 ; 190  |union EventTypes {
                             5012 ; 191  |        struct CMessage msg;
                             5013 ; 192  |        struct Button Button ;
                             5014 ; 193  |        struct Message Message;
                             5015 ; 194  |};
                             5016 ; 195  |
                             5017 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5018 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5019 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5020 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5021 ; 200  |
                             5022 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5023 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5024 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5025 ; 204  |
                             5026 ; 205  |#if DEBUG
                             5027 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5028 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5029 ; 208  |#else 
                             5030 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             5031 ; 210  |#define DebugBuildAssert(x)    
                             5032 ; 211  |#endif
                             5033 ; 212  |
                             5034 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5035 ; 214  |//  #pragma asm
                             5036 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5037 ; 216  |//  #pragma endasm
                             5038 ; 217  |
                             5039 ; 218  |
                             5040 ; 219  |#ifdef COLOR_262K
                             5041 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5042 ; 221  |#elif defined(COLOR_65K)
                             5043 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5044 ; 223  |#else
                             5045 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5046 ; 225  |#endif
                             5047 ; 226  |    
                             5048 ; 227  |#endif // #ifndef _TYPES_H
                             5049 
                             5051 
                             5052 ; 29   |
                             5053 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                             5054 ; 31   |////  I2S Registers (SAI)
                             5055 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                             5056 ; 33   |
                             5057 ; 34   |
                             5058 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                             5059 ; 36   |
                             5060 ; 37   |
                             5061 ; 38   |
                             5062 ; 39   |
                             5063 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                             5064 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                             5065 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                             5066 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                             5067 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                             5068 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                             5069 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                             5070 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                             5071 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                             5072 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                             5073 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                             5074 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                             5075 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                             5076 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5077 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                             5078 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                             5079 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                             5080 ; 57   |
                             5081 ; 58   |
                             5082 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                             5083 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                             5084 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                             5085 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                             5086 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                             5087 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                             5088 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                             5089 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                             5090 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                             5091 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                             5092 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                             5093 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                             5094 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                             5095 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                             5096 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                             5097 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                             5098 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                             5099 ; 76   |
                             5100 ; 77   |
                             5101 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                             5102 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                             5103 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                             5104 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                             5105 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                                  
                             5106 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                             5107 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                             5108 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                             5109 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                             5110 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                             5111 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                             5112 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                             5113 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                                  
                             5114 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                             5115 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                             5116 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                                  
                             5117 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                                  
                             5118 ; 95   |
                             5119 ; 96   |
                             5120 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                             5121 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                             5122 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                             5123 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                             5124 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                             5125 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                             5126 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                             5127 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                             5128 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                             5129 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                             5130 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                             5131 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                             5132 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                             5133 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                             5134 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5135 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                             5136 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                             5137 ; 114  |
                             5138 ; 115  |typedef union
                             5139 ; 116  |{
                             5140 ; 117  |    struct {
                             5141 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                             5142 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                             5143 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                             5144 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                             5145 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                             5146 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                             5147 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                             5148 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                             5149 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                             5150 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                             5151 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                                  
                             5152 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                             5153 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                             5154 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                             5155 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                             5156 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                             5157 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                             5158 ; 135  |    } B;
                             5159 ; 136  |    int I;
                             5160 ; 137  |    unsigned U;
                             5161 ; 138  |} saircsr_type;
                             5162 ; 139  |
                             5163 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive C
                                  SR         */
                             5164 ; 141  |
                             5165 ; 142  |typedef union
                             5166 ; 143  |{
                             5167 ; 144  |    struct {
                             5168 ; 145  |        unsigned SAI :24;
                             5169 ; 146  |    } B;
                             5170 ; 147  |    int I;
                             5171 ; 148  |    unsigned U;
                             5172 ; 149  |} saixr_type;
                             5173 ; 150  |
                             5174 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received
                                   data reg 0 */
                             5175 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received
                                   data reg 1 */
                             5176 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received
                                   data reg 2 */
                             5177 ; 154  |
                             5178 ; 155  |
                             5179 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                             5180 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                             5181 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                             5182 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                             5183 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                             5184 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                             5185 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                             5186 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                             5187 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                             5188 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                             5189 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                             5190 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                             5191 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5192 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                             5193 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                             5194 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                             5195 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                             5196 ; 173  |
                             5197 ; 174  |
                             5198 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                             5199 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                             5200 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                             5201 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                             5202 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                             5203 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                             5204 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                             5205 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                             5206 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                             5207 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                             5208 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                             5209 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                             5210 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                             5211 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                             5212 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                             5213 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                             5214 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                             5215 ; 192  |
                             5216 ; 193  |
                             5217 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                             5218 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                             5219 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                             5220 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                             5221 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                                  
                             5222 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                             5223 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                             5224 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                             5225 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                             5226 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                             5227 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                             5228 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                             5229 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                                  
                             5230 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                             5231 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                             5232 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                                  
                             5233 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                                  
                             5234 ; 211  |
                             5235 ; 212  |
                             5236 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                             5237 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                             5238 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                             5239 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                             5240 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                             5241 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                             5242 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                             5243 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                             5244 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                             5245 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                             5246 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                             5247 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                             5248 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                             5249 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5250 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                             5251 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                             5252 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                             5253 ; 230  |
                             5254 ; 231  |
                             5255 ; 232  |typedef union
                             5256 ; 233  |{
                             5257 ; 234  |    struct {
                             5258 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                             5259 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                             5260 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                             5261 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                             5262 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                             5263 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                             5264 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction
                                   
                             5265 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                             5266 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                             5267 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                             5268 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justificat
                                  ion
                             5269 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                             5270 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                             5271 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                             5272 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                             5273 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                             5274 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                             5275 ; 252  |    } B;
                             5276 ; 253  |    int I;
                             5277 ; 254  |    unsigned U;
                             5278 ; 255  |} saitcsr_type;
                             5279 ; 256  |
                             5280 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR 
                                       */
                             5281 ; 258  |
                             5282 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit
                                   data reg 0 */
                             5283 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit
                                   data reg 1 */
                             5284 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit
                                   data reg 2 */
                             5285 ; 262  |
                             5286 ; 263  |#endif
                             5287 
                             5289 
                             5290 ; 25   |#include "regsicoll.h"
                             5291 
                             5293 
                             5294 ; 1    |#if !defined(__REGS_ICOLL_INC)
                             5295 ; 2    |#define __REGS_ICOLL_INC 1
                             5296 ; 3    |
                             5297 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             5298 ; 5    |//  Interrupt Collector Registers
                             5299 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             5300 ; 7    |
                             5301 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                             5302 ; 9    |
                             5303 ; 10   |
                             5304 ; 11   |
                             5305 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                             5306 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                             5307 ; 14   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5308 ; 15   |typedef union
                             5309 ; 16   |{
                             5310 ; 17   |    struct {
                             5311 ; 18   |        int SEN0        :1;
                             5312 ; 19   |        int SEN1        :1;
                             5313 ; 20   |        int SEN2        :1;
                             5314 ; 21   |        int SEN3        :1;
                             5315 ; 22   |        int SEN4        :1;
                             5316 ; 23   |        int SEN5        :1;
                             5317 ; 24   |        int SEN6        :1;
                             5318 ; 25   |        int SEN7        :1;
                             5319 ; 26   |        int SEN8        :1;
                             5320 ; 27   |        int SEN9        :1;
                             5321 ; 28   |        int SEN10       :1;
                             5322 ; 29   |        int SEN11       :1;
                             5323 ; 30   |        int SEN12       :1;
                             5324 ; 31   |        int SEN13       :1;
                             5325 ; 32   |        int SEN14       :1;
                             5326 ; 33   |        int SEN15       :1;
                             5327 ; 34   |        int SEN16       :1;
                             5328 ; 35   |        int SEN17       :1;
                             5329 ; 36   |        int SEN18       :1;
                             5330 ; 37   |        int SEN19       :1;
                             5331 ; 38   |        int SEN20       :1;
                             5332 ; 39   |        int SEN21       :1;
                             5333 ; 40   |        int SEN22       :1;
                             5334 ; 41   |        int SEN23       :1;
                             5335 ; 42   |    } B;
                             5336 ; 43   |    int I;
                             5337 ; 44   |} iclenable0_type;
                             5338 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt
                                   Priority Register Core   */
                             5339 ; 46   |
                             5340 ; 47   |
                             5341 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                             5342 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                             5343 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                             5344 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                             5345 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                             5346 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                             5347 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                             5348 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                             5349 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                             5350 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
                             5351 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                             5352 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                             5353 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                             5354 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                             5355 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                             5356 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                             5357 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                             5358 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                             5359 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                             5360 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                             5361 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                             5362 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                             5363 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                             5364 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                             5365 ; 72   |
                             5366 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                             5367 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                             5368 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5369 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                             5370 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                             5371 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                             5372 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                             5373 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                             5374 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                             5375 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                             5376 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                             5377 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                             5378 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                             5379 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                             5380 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                             5381 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                             5382 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                             5383 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                             5384 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                             5385 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                             5386 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                             5387 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                             5388 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                             5389 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                             5390 ; 97   |
                             5391 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                             5392 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                             5393 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                             5394 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                             5395 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                             5396 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                             5397 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                             5398 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                             5399 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                             5400 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                             5401 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                             5402 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                             5403 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                             5404 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                             5405 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                             5406 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                             5407 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                             5408 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                             5409 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                             5410 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                             5411 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                             5412 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
                             5413 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                             5414 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                             5415 ; 122  |
                             5416 ; 123  |
                             5417 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             5418 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                             5419 ; 126  |typedef union
                             5420 ; 127  |{
                             5421 ; 128  |    struct {
                             5422 ; 129  |        
                             5423 ; 130  |        int SEN24       :1;
                             5424 ; 131  |        int SEN25       :1;
                             5425 ; 132  |        int SEN26       :1;
                             5426 ; 133  |        int SEN27       :1;
                             5427 ; 134  |        int SEN28       :1;
                             5428 ; 135  |        int SEN29       :1;
                             5429 ; 136  |        int SEN30       :1;
                             5430 ; 137  |        int SEN31       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5431 ; 138  |        int SEN32       :1;
                             5432 ; 139  |        int SEN33       :1;
                             5433 ; 140  |    } B;
                             5434 ; 141  |    int I;
                             5435 ; 142  |} iclenable1_type;
                             5436 ; 143  |
                             5437 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interru
                                  pt Priority Register Core    */
                             5438 ; 145  |
                             5439 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                             5440 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                             5441 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                             5442 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                             5443 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                             5444 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                             5445 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                             5446 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                             5447 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                             5448 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                             5449 ; 156  |
                             5450 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                             5451 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                             5452 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                             5453 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                             5454 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                             5455 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                             5456 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                             5457 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                             5458 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                             5459 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                             5460 ; 167  |
                             5461 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                             5462 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                             5463 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                             5464 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                             5465 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                             5466 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                             5467 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                             5468 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                             5469 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                             5470 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                             5471 ; 178  |
                             5472 ; 179  |
                             5473 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                             5474 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                             5475 ; 182  |typedef union
                             5476 ; 183  |{
                             5477 ; 184  |    struct {
                             5478 ; 185  |        int SST0        :1;
                             5479 ; 186  |        int SST1        :1;
                             5480 ; 187  |        int SST2        :1;
                             5481 ; 188  |        int SST3        :1;
                             5482 ; 189  |        int SST4        :1;
                             5483 ; 190  |        int SST5        :1;
                             5484 ; 191  |        int SST6        :1;
                             5485 ; 192  |        int SST7        :1;
                             5486 ; 193  |        int SST8        :1;
                             5487 ; 194  |        int SST9        :1;
                             5488 ; 195  |        int SST10       :1;
                             5489 ; 196  |        int SST11       :1;
                             5490 ; 197  |        int SST12       :1;
                             5491 ; 198  |        int SST13       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5492 ; 199  |        int SST14       :1;
                             5493 ; 200  |        int SST15       :1;
                             5494 ; 201  |        int SST16       :1;
                             5495 ; 202  |        int SST17       :1;
                             5496 ; 203  |        int SST18       :1;
                             5497 ; 204  |        int SST19       :1;
                             5498 ; 205  |        int SST20       :1;
                             5499 ; 206  |        int SST21       :1;
                             5500 ; 207  |        int SST22       :1;
                             5501 ; 208  |        int SST23       :1;
                             5502 ; 209  |    } B;
                             5503 ; 210  |    int I;
                             5504 ; 211  |} iclstatus0_type;
                             5505 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interru
                                  pt Priority Register Core */
                             5506 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                             5507 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                             5508 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                             5509 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                             5510 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                             5511 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                             5512 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                             5513 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                             5514 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                             5515 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                             5516 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                             5517 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                             5518 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                             5519 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                             5520 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                             5521 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                             5522 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                             5523 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                             5524 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                             5525 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                             5526 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                             5527 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                             5528 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                             5529 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                             5530 ; 237  |
                             5531 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                             5532 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                             5533 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                             5534 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
                             5535 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                             5536 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                             5537 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                             5538 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                             5539 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                             5540 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                             5541 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                             5542 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                             5543 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                             5544 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                             5545 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                             5546 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                             5547 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                             5548 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                             5549 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                             5550 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                             5551 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                             5552 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5553 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                             5554 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                             5555 ; 262  |
                             5556 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                             5557 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                             5558 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                             5559 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                             5560 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                             5561 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                             5562 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                             5563 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                             5564 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                             5565 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                             5566 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                             5567 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                             5568 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                             5569 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                             5570 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                             5571 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                             5572 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                             5573 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                             5574 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                             5575 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                             5576 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                             5577 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                             5578 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                             5579 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                             5580 ; 287  |
                             5581 ; 288  |
                             5582 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                             5583 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                             5584 ; 291  |typedef union
                             5585 ; 292  |{
                             5586 ; 293  |    struct {
                             5587 ; 294  |        int SST24       :1;
                             5588 ; 295  |        int SST25       :1;
                             5589 ; 296  |        int SST26       :1;
                             5590 ; 297  |        int SST27       :1;
                             5591 ; 298  |        int SST28       :1;
                             5592 ; 299  |        int SST29       :1;
                             5593 ; 300  |        int SST30       :1;
                             5594 ; 301  |        int SST31       :1;
                             5595 ; 302  |        int SST32       :1;
                             5596 ; 303  |        int SST33       :1;
                             5597 ; 304  |    } B;
                             5598 ; 305  |    int I;
                             5599 ; 306  |} iclstatus1_type;
                             5600 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interru
                                  pt Priority Register Core */
                             5601 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                             5602 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                             5603 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                             5604 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                             5605 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                             5606 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                             5607 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                             5608 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                             5609 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                             5610 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                             5611 ; 318  |
                             5612 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                             5613 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5614 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                             5615 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                             5616 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                             5617 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                             5618 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                             5619 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                             5620 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                             5621 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                             5622 ; 329  |
                             5623 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                             5624 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                             5625 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                             5626 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                             5627 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                             5628 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                             5629 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                             5630 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                             5631 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                             5632 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                             5633 ; 340  |
                             5634 ; 341  |
                             5635 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                             5636 ; 343  |//  Interrupt Collector Priority Defs
                             5637 ; 344  |typedef union
                             5638 ; 345  |{
                             5639 ; 346  |    struct {
                             5640 ; 347  |        unsigned S0P    :3;
                             5641 ; 348  |        unsigned S1P    :3;
                             5642 ; 349  |        unsigned S2P    :3;
                             5643 ; 350  |        unsigned S3P    :3;
                             5644 ; 351  |        unsigned S4P    :3;
                             5645 ; 352  |        unsigned S5P    :3;
                             5646 ; 353  |        unsigned S6P    :3;
                             5647 ; 354  |        unsigned S7P    :3;
                             5648 ; 355  |    } B;
                             5649 ; 356  |    int I;
                             5650 ; 357  |
                             5651 ; 358  |} iclprior0_type;
                             5652 ; 359  |
                             5653 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrup
                                  t Collector Register 0 Priority   */
                             5654 ; 361  |
                             5655 ; 362  |#define HW_ICLPRIORR_SP_0 0
                             5656 ; 363  |#define HW_ICLPRIORR_SP_1 1
                             5657 ; 364  |#define HW_ICLPRIORR_SP_2 2
                             5658 ; 365  |#define HW_ICLPRIORR_SP_3 3
                             5659 ; 366  |#define HW_ICLPRIORR_SP_4 4
                             5660 ; 367  |#define HW_ICLPRIORR_SP_5 5
                             5661 ; 368  |#define HW_ICLPRIORR_SP_6 6
                             5662 ; 369  |#define HW_ICLPRIORR_SP_7 7
                             5663 ; 370  |
                             5664 ; 371  |
                             5665 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                             5666 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                             5667 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                             5668 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                             5669 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                             5670 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                             5671 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                             5672 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                             5673 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                             5674 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5675 ; 382  |
                             5676 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                             5677 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                             5678 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                             5679 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                             5680 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                             5681 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                             5682 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                             5683 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                             5684 ; 391  |
                             5685 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                             5686 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                             5687 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                             5688 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                             5689 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                             5690 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                             5691 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                             5692 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                             5693 ; 400  |
                             5694 ; 401  |
                             5695 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                             5696 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                             5697 ; 404  |typedef union
                             5698 ; 405  |{
                             5699 ; 406  |    struct {
                             5700 ; 407  |        unsigned S8P    :3;
                             5701 ; 408  |        unsigned S9P    :3;
                             5702 ; 409  |        unsigned S10P   :3;
                             5703 ; 410  |        unsigned S11P   :3;
                             5704 ; 411  |        unsigned S12P   :3;
                             5705 ; 412  |        unsigned S13P   :3;
                             5706 ; 413  |        unsigned S14P   :3;
                             5707 ; 414  |        unsigned S15P   :3;
                             5708 ; 415  |    } B;
                             5709 ; 416  |    int I;
                             5710 ; 417  |} iclprior1_type;
                             5711 ; 418  |
                             5712 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrup
                                  t Collector Register 1 Priority   */
                             5713 ; 420  |
                             5714 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                             5715 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                             5716 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                             5717 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
                             5718 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                             5719 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                             5720 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                             5721 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                             5722 ; 429  |
                             5723 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                             5724 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                             5725 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                             5726 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                             5727 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                             5728 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                             5729 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                             5730 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                             5731 ; 438  |
                             5732 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                             5733 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                             5734 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                             5735 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5736 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                             5737 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                             5738 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                             5739 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                             5740 ; 447  |
                             5741 ; 448  |
                             5742 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                             5743 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                             5744 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                             5745 ; 452  |{
                             5746 ; 453  |    struct {
                             5747 ; 454  |        unsigned S16P   :3;
                             5748 ; 455  |        unsigned S17P   :3;
                             5749 ; 456  |        unsigned S18P   :3;
                             5750 ; 457  |        unsigned S19P   :3;
                             5751 ; 458  |        unsigned S20P   :3;
                             5752 ; 459  |        unsigned S21P   :3;
                             5753 ; 460  |        unsigned S22P   :3;
                             5754 ; 461  |        unsigned S23P   :3;
                             5755 ; 462  |    } B;
                             5756 ; 463  |    int I;
                             5757 ; 464  |} iclprior2_type;
                             5758 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrup
                                  t Collector Register 2 Priority   */
                             5759 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                             5760 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                             5761 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                             5762 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                             5763 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                             5764 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                             5765 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                             5766 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                             5767 ; 474  |
                             5768 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                             5769 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                             5770 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                             5771 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                             5772 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                             5773 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                             5774 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                             5775 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                             5776 ; 483  |
                             5777 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                             5778 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
                             5779 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                             5780 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                             5781 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                             5782 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                             5783 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                             5784 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                             5785 ; 492  |
                             5786 ; 493  |
                             5787 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                             5788 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                             5789 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                             5790 ; 497  |{
                             5791 ; 498  |    struct {
                             5792 ; 499  |        unsigned S24P   :3;
                             5793 ; 500  |        unsigned S25P   :3;
                             5794 ; 501  |        unsigned S26P   :3;
                             5795 ; 502  |        unsigned S27P   :3;
                             5796 ; 503  |        unsigned S28P   :3;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5797 ; 504  |        unsigned S29P   :3;
                             5798 ; 505  |        unsigned S30P   :3;
                             5799 ; 506  |        unsigned S31P   :3;
                             5800 ; 507  |    } B;
                             5801 ; 508  |    int I;
                             5802 ; 509  |} iclprior3_type;
                             5803 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrup
                                  t Collector Register 3 Priority   */
                             5804 ; 511  |
                             5805 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                             5806 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                             5807 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                             5808 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                             5809 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                             5810 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                             5811 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                             5812 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                             5813 ; 520  |
                             5814 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                             5815 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                             5816 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                             5817 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                             5818 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                             5819 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                             5820 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                             5821 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                             5822 ; 529  |
                             5823 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                             5824 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                             5825 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                             5826 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                             5827 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                             5828 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                             5829 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                             5830 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                             5831 ; 538  |
                             5832 ; 539  |
                             5833 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             5834 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                             5835 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                             5836 ; 543  |{
                             5837 ; 544  |    struct {
                             5838 ; 545  |        unsigned S32P   :3;
                             5839 ; 546  |        unsigned S33P   :3;
                             5840 ; 547  |    } B;
                             5841 ; 548  |    int I;
                             5842 ; 549  |} iclprior4_type;
                             5843 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt
                                   Collector Register 4 Priority   */
                             5844 ; 551  |
                             5845 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                             5846 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                             5847 ; 554  |
                             5848 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                             5849 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                             5850 ; 557  |
                             5851 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                             5852 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                             5853 ; 560  |
                             5854 ; 561  |
                             5855 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                             5856 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5857 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                             5858 ; 565  |{
                             5859 ; 566  |    struct {
                             5860 ; 567  |        unsigned S0S    :2;
                             5861 ; 568  |        unsigned S1S    :2;
                             5862 ; 569  |        unsigned S2S    :2;
                             5863 ; 570  |        unsigned S3S    :2;
                             5864 ; 571  |        unsigned S4S    :2;
                             5865 ; 572  |        unsigned S5S    :2;
                             5866 ; 573  |        unsigned S6S    :2;
                             5867 ; 574  |        unsigned S7S    :2;
                             5868 ; 575  |        unsigned S8S    :2;
                             5869 ; 576  |        unsigned S9S    :2;
                             5870 ; 577  |        unsigned S10S   :2;
                             5871 ; 578  |        unsigned S11S   :2;
                             5872 ; 579  |    } B;
                             5873 ; 580  |    int I;
                             5874 ; 581  |} iclsteer0_type;
                             5875 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrup
                                  t Collector Steering Register 0   */
                             5876 ; 583  |
                             5877 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                             5878 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                             5879 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                             5880 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                             5881 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                             5882 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                             5883 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                             5884 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                             5885 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                             5886 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                             5887 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                             5888 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                             5889 ; 596  |
                             5890 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                             5891 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                             5892 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                             5893 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                             5894 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                             5895 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                             5896 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                             5897 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                             5898 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                             5899 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
                             5900 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                             5901 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                             5902 ; 609  |
                             5903 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                             5904 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                             5905 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                             5906 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                             5907 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                             5908 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                             5909 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                             5910 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                             5911 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                             5912 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                             5913 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                             5914 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                             5915 ; 622  |
                             5916 ; 623  |
                             5917 ; 624  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5918 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                             5919 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                             5920 ; 627  |{
                             5921 ; 628  |    struct {
                             5922 ; 629  |        unsigned S12S   :2;
                             5923 ; 630  |        unsigned S13S   :2;
                             5924 ; 631  |        unsigned S14S   :2;
                             5925 ; 632  |        unsigned S15S   :2;
                             5926 ; 633  |        unsigned S16S   :2;
                             5927 ; 634  |        unsigned S17S   :2;
                             5928 ; 635  |        unsigned S18S   :2;
                             5929 ; 636  |        unsigned S19S   :2;
                             5930 ; 637  |        unsigned S20S   :2;
                             5931 ; 638  |        unsigned S21S   :2;
                             5932 ; 639  |        unsigned S22S   :2;
                             5933 ; 640  |        unsigned S23S   :2;
                             5934 ; 641  |    } B;
                             5935 ; 642  |    int I;
                             5936 ; 643  |} iclsteer1_type;
                             5937 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrup
                                  t Collector Steering Register 1   */
                             5938 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                             5939 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                             5940 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                             5941 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                             5942 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                             5943 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                             5944 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                             5945 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                             5946 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                             5947 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                             5948 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                             5949 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                             5950 ; 657  |
                             5951 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                             5952 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                             5953 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                             5954 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                             5955 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                             5956 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                             5957 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                             5958 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                             5959 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                             5960 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
                             5961 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                             5962 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                             5963 ; 670  |
                             5964 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                             5965 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                             5966 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                             5967 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                             5968 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                             5969 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                             5970 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                             5971 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                             5972 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                             5973 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                             5974 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                             5975 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                             5976 ; 683  |
                             5977 ; 684  |
                             5978 ; 685  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5979 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                             5980 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                             5981 ; 688  |{
                             5982 ; 689  |    struct {
                             5983 ; 690  |        unsigned S24S   :2;
                             5984 ; 691  |        unsigned S25S   :2;
                             5985 ; 692  |        unsigned S26S   :2;
                             5986 ; 693  |        unsigned S27S   :2;
                             5987 ; 694  |        unsigned S28S   :2;
                             5988 ; 695  |        unsigned S29S   :2;
                             5989 ; 696  |        unsigned S30S   :2;
                             5990 ; 697  |        unsigned S31S   :2;
                             5991 ; 698  |        unsigned S32S   :2;
                             5992 ; 699  |        unsigned S33S   :2;
                             5993 ; 700  |    } B;
                             5994 ; 701  |    int I;
                             5995 ; 702  |} iclsteer2_type;
                             5996 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interru
                                  pt Collector Steering Register 2  */
                             5997 ; 704  |
                             5998 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                             5999 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                             6000 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                             6001 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                             6002 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                             6003 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                             6004 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                             6005 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                             6006 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                             6007 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                             6008 ; 715  |
                             6009 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                             6010 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                             6011 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                             6012 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                             6013 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                             6014 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                             6015 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                             6016 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                             6017 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                             6018 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                             6019 ; 726  |
                             6020 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                             6021 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
                             6022 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                             6023 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                             6024 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                             6025 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                             6026 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                             6027 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                             6028 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                             6029 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                             6030 ; 737  |
                             6031 ; 738  |
                             6032 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                             6033 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                             6034 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                             6035 ; 742  |{
                             6036 ; 743  |    struct {
                             6037 ; 744  |        int S0FV        :1;
                             6038 ; 745  |        int S1FV        :1;
                             6039 ; 746  |        int S2FV        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6040 ; 747  |        int S3FV        :1;
                             6041 ; 748  |        int S4FV        :1;
                             6042 ; 749  |        int S5FV        :1;
                             6043 ; 750  |        int S6FV        :1;
                             6044 ; 751  |        int S7FV        :1;
                             6045 ; 752  |        int S8FV        :1;
                             6046 ; 753  |        int S9FV        :1;
                             6047 ; 754  |        int S10FV       :1;
                             6048 ; 755  |        int S11FV       :1;
                             6049 ; 756  |        int S12FV       :1;
                             6050 ; 757  |        int S13FV       :1;
                             6051 ; 758  |        int S14FV       :1;
                             6052 ; 759  |        int S15FV       :1;
                             6053 ; 760  |        int S16FV       :1;
                             6054 ; 761  |        int S17FV       :1;
                             6055 ; 762  |        int S18FV       :1;
                             6056 ; 763  |        int S19FV       :1;
                             6057 ; 764  |        int S20FV       :1;
                             6058 ; 765  |        int S21FV       :1;
                             6059 ; 766  |        int S22FV       :1;
                             6060 ; 767  |        int S23FV       :1;
                             6061 ; 768  |    } B;
                             6062 ; 769  |    int I;
                             6063 ; 770  |} iclforce0_type;
                             6064 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interru
                                  pt Collector Debug Force Register 0   */
                             6065 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                             6066 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                             6067 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                             6068 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                             6069 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                             6070 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                             6071 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                             6072 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                             6073 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                             6074 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                             6075 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                             6076 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                             6077 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                             6078 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                             6079 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                             6080 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                             6081 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                             6082 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
                             6083 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                             6084 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                             6085 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                             6086 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                             6087 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                             6088 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                             6089 ; 796  |
                             6090 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                             6091 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                             6092 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                             6093 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                             6094 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                             6095 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                             6096 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                             6097 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                             6098 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                             6099 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                             6100 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6101 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                             6102 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                             6103 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                             6104 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                             6105 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                             6106 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                             6107 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                             6108 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                             6109 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                             6110 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                             6111 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                             6112 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                             6113 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                             6114 ; 821  |
                             6115 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                             6116 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                             6117 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                             6118 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                             6119 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                             6120 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                             6121 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                             6122 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                             6123 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                             6124 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                             6125 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                             6126 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                             6127 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                             6128 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                             6129 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                             6130 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                             6131 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                             6132 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                             6133 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                             6134 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                             6135 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                             6136 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                             6137 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                             6138 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                             6139 ; 846  |
                             6140 ; 847  |
                             6141 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                             6142 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                             6143 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                             6144 ; 851  |{
                             6145 ; 852  |    struct {
                             6146 ; 853  |        int S24FV       :1;
                             6147 ; 854  |        int S25FV       :1;
                             6148 ; 855  |        int S26FV       :1;
                             6149 ; 856  |        int S27FV       :1;
                             6150 ; 857  |        int S28FV       :1;
                             6151 ; 858  |        int S29FV       :1;
                             6152 ; 859  |        int S30FV       :1;
                             6153 ; 860  |        int S31FV       :1;
                             6154 ; 861  |        int S32FV       :1;
                             6155 ; 862  |        int S33FV       :1;
                             6156 ; 863  |    } B;
                             6157 ; 864  |    int I;
                             6158 ; 865  |} iclforce1_type;
                             6159 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interru
                                  pt Collector Debug Force Register 1   */
                             6160 ; 867  |
                             6161 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6162 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                             6163 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                             6164 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                             6165 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                             6166 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                             6167 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                             6168 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                             6169 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                             6170 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                             6171 ; 878  |
                             6172 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                             6173 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                             6174 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                             6175 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                             6176 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                             6177 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                             6178 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                             6179 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                             6180 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                             6181 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                             6182 ; 889  |
                             6183 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                             6184 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                             6185 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                             6186 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                             6187 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                             6188 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                             6189 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                             6190 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                             6191 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                             6192 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                             6193 ; 900  |
                             6194 ; 901  |
                             6195 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                             6196 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                             6197 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                             6198 ; 905  |{
                             6199 ; 906  |    struct {
                             6200 ; 907  |        int S0FE        :1;
                             6201 ; 908  |        int S1FE        :1;
                             6202 ; 909  |        int S2FE        :1;
                             6203 ; 910  |        int S3FE        :1;
                             6204 ; 911  |        int S4FE        :1;
                             6205 ; 912  |        int S5FE        :1;
                             6206 ; 913  |        int S6FE        :1;
                             6207 ; 914  |        int S7FE        :1;
                             6208 ; 915  |        int S8FE        :1;
                             6209 ; 916  |        int S9FE        :1;
                             6210 ; 917  |        int S10FE       :1;
                             6211 ; 918  |        int S11FE       :1;
                             6212 ; 919  |        int S12FE       :1;
                             6213 ; 920  |        int S13FE       :1;
                             6214 ; 921  |        int S14FE       :1;
                             6215 ; 922  |        int S15FE       :1;
                             6216 ; 923  |        int S16FE       :1;
                             6217 ; 924  |        int S17FE       :1;
                             6218 ; 925  |        int S18FE       :1;
                             6219 ; 926  |        int S19FE       :1;
                             6220 ; 927  |        int S20FE       :1;
                             6221 ; 928  |        int S21FE       :1;
                             6222 ; 929  |        int S22FE       :1;
                             6223 ; 930  |        int S23FE       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6224 ; 931  |    } B;
                             6225 ; 932  |    int I;
                             6226 ; 933  |} iclfenable0_type;
                             6227 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Inter
                                  rupt Collector Force Enable Register 0    */
                             6228 ; 935  |
                             6229 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                             6230 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                             6231 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                             6232 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                             6233 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                             6234 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                             6235 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                             6236 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                             6237 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                             6238 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                             6239 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                             6240 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                             6241 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                             6242 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                             6243 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                             6244 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                             6245 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                             6246 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                             6247 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                             6248 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                             6249 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                             6250 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                             6251 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                             6252 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                             6253 ; 960  |
                             6254 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                             6255 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                             6256 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                             6257 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                             6258 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                             6259 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                             6260 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                             6261 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                             6262 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                             6263 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                             6264 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                             6265 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                             6266 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
                             6267 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                             6268 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                             6269 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                             6270 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                             6271 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                             6272 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                             6273 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                             6274 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                             6275 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                             6276 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                             6277 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                             6278 ; 985  |
                             6279 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                             6280 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                             6281 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                             6282 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                             6283 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                             6284 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6285 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                             6286 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                             6287 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                             6288 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                             6289 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                             6290 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                             6291 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                             6292 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                             6293 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                             6294 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                             6295 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                             6296 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                             6297 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                             6298 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                             6299 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                             6300 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                             6301 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                             6302 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                             6303 ; 1010 |
                             6304 ; 1011 |
                             6305 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                             6306 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                             6307 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                             6308 ; 1015 |{
                             6309 ; 1016 |    struct {
                             6310 ; 1017 |        int S24FE       :1;
                             6311 ; 1018 |        int S25FE       :1;
                             6312 ; 1019 |        int S26FE       :1;
                             6313 ; 1020 |        int S27FE       :1;
                             6314 ; 1021 |        int S28FE       :1;
                             6315 ; 1022 |        int S29FE       :1;
                             6316 ; 1023 |        int S30FE       :1;
                             6317 ; 1024 |        int S31FE       :1;
                             6318 ; 1025 |        int S32FE       :1;
                             6319 ; 1026 |        int S33FE       :1;
                             6320 ; 1027 |    } B;
                             6321 ; 1028 |    int I;
                             6322 ; 1029 |} iclfenable1_type;
                             6323 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Inter
                                  rupt Collector Force Enable Register 1    */
                             6324 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                             6325 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                             6326 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                             6327 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
                             6328 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                             6329 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                             6330 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                             6331 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                             6332 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                             6333 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                             6334 ; 1041 |
                             6335 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                             6336 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                             6337 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                             6338 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                             6339 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                             6340 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                             6341 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                             6342 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                             6343 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                             6344 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                             6345 ; 1052 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6346 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                             6347 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                             6348 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                             6349 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                             6350 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                             6351 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                             6352 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                             6353 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                             6354 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                             6355 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                             6356 ; 1063 |
                             6357 ; 1064 |
                             6358 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                             6359 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                             6360 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                             6361 ; 1068 |{
                             6362 ; 1069 |    struct {
                             6363 ; 1070 |        unsigned RQ     :7;
                             6364 ; 1071 |        unsigned IVA    :7;
                             6365 ; 1072 |        unsigned IVB    :7;
                             6366 ; 1073 |    } B;
                             6367 ; 1074 |    int I;
                             6368 ; 1075 |} iclobsvz0_type;
                             6369 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interru
                                  pt Collector Observation Register 0   */
                             6370 ; 1077 |
                             6371 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                             6372 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                             6373 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                             6374 ; 1081 |
                             6375 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                             6376 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                             6377 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                             6378 ; 1085 |
                             6379 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                             6380 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                             6381 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                             6382 ; 1089 |
                             6383 ; 1090 |
                             6384 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                             6385 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                             6386 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                             6387 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                             6388 ; 1095 |
                             6389 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                             6390 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                             6391 ; 1098 |
                             6392 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                             6393 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                             6394 ; 1101 |
                             6395 ; 1102 |
                             6396 ; 1103 |
                             6397 ; 1104 |
                             6398 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                             6399 ; 1106 |//  Interrupt Vectors
                             6400 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                             6401 ; 1108 |// Reset Vector
                             6402 ; 1109 |#define HW_IVECRESET 0x0000           
                             6403 ; 1110 |// Stack Error
                             6404 ; 1111 |#define HW_IVECSTERR 0x0002           
                             6405 ; 1112 |// Trace
                             6406 ; 1113 |#define HW_IVECTRAC 0x0004           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6407 ; 1114 |// SWI
                             6408 ; 1115 |#define HW_IVECSWI 0x0006           
                             6409 ; 1116 |// ~IRQA
                             6410 ; 1117 |#define HW_IVECIRQA 0x0008           
                             6411 ; 1118 |// ~IRQB - BROWNOUT
                             6412 ; 1119 |#define HW_IVECIRQB 0x000A           
                             6413 ; 1120 |// Fatal Error
                             6414 ; 1121 |#define HW_IVECERROR 0x000C           
                             6415 ; 1122 |// SPI
                             6416 ; 1123 |#define HW_IVECSPI 0x000E           
                             6417 ; 1124 |// I2S TX Data Empty
                             6418 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                             6419 ; 1126 |// I2S TX Underflow
                             6420 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                             6421 ; 1128 |// I2S RX Data Full
                             6422 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                             6423 ; 1130 |// I2S RX Overflow
                             6424 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                             6425 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors 
                                  here
                             6426 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors 
                                  here
                             6427 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors 
                                  here
                             6428 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                             6429 ; 1136 |// GPIO1
                             6430 ; 1137 |#define HW_IVECGPIO1 0x0020           
                             6431 ; 1138 |// GPIO2
                             6432 ; 1139 |#define HW_IVECGPIO2 0x0022           
                             6433 ; 1140 |// GPIO0
                             6434 ; 1141 |#define HW_IVECGPIO0 0x0024           
                             6435 ; 1142 |// TIMER0
                             6436 ; 1143 |#define HW_IVECTIMER0 0x0026           
                             6437 ; 1144 |// TIMER1
                             6438 ; 1145 |#define HW_IVECTIMER1 0x0028           
                             6439 ; 1146 |// TIMER2
                             6440 ; 1147 |#define HW_IVECTIMER2 0x002A           
                             6441 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors 
                                  here
                             6442 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors 
                                  here
                             6443 ; 1150 |// I2C RX Data Ready
                             6444 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                             6445 ; 1152 |// I2C RX Overflow
                             6446 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                             6447 ; 1154 |// I2C TX Data Empty
                             6448 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                             6449 ; 1156 |// I2C TX Underflow
                             6450 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                             6451 ; 1158 |// Illegal Instruction
                             6452 ; 1159 |#define HW_IVECILI 0x0038           
                             6453 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors 
                                  here
                             6454 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                             6455 ; 1162 |#define HW_IVECDACE 0x003C           
                             6456 ; 1163 |// DAC Underflow ISR
                             6457 ; 1164 |#define HW_IVECDACUF 0x003E           
                             6458 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors 
                                  here
                             6459 ; 1166 |// ADC Full ISR
                             6460 ; 1167 |#define HW_IVECADCF 0x0042           
                             6461 ; 1168 |// ADC Overflow ISR
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6462 ; 1169 |#define HW_IVECADCOF 0x0044           
                             6463 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors 
                                  here
                             6464 ; 1171 |// TIMER3
                             6465 ; 1172 |#define HW_IVECTIMER3 0x0048           
                             6466 ; 1173 |// GPIO3
                             6467 ; 1174 |#define HW_IVECGPIO3 0x004A           
                             6468 ; 1175 |// SDRAM
                             6469 ; 1176 |#define HW_IVECSDRAM 0x004C           
                             6470 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors 
                                  here
                             6471 ; 1178 |// 5 volt power connected
                             6472 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                             6473 ; 1180 |// USB Controller
                             6474 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                             6475 ; 1182 |// USB Wakeup 
                             6476 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                             6477 ; 1184 |// 5 volt power disconnected
                             6478 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                             6479 ; 1186 |// enhanced SPI
                             6480 ; 1187 |#define HW_IVECESPI 0x0058           
                             6481 ; 1188 |// filter coprocessor
                             6482 ; 1189 |#define HW_IVECFILCO 0x005A           
                             6483 ; 1190 |// low res ADC #1
                             6484 ; 1191 |#define HW_IVECLRADC1 0x005C           
                             6485 ; 1192 |// real time clock alarm
                             6486 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                             6487 ; 1194 |// low res ADC #2
                             6488 ; 1195 |#define HW_IVECLRADC2 0x0060           
                             6489 ; 1196 |// flash hardware ECC
                             6490 ; 1197 |#define HW_IVECHWECC 0x0062           
                             6491 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors 
                                  here
                             6492 ; 1199 |// CDSYNC Interrupt
                             6493 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                             6494 ; 1201 |// CDSYNC Exception
                             6495 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                             6496 ; 1203 |// RS
                             6497 ; 1204 |#define HW_IVECRS 0x006A           
                             6498 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors 
                                  here
                             6499 ; 1206 |// Flash Done ISR
                             6500 ; 1207 |#define HW_IVECFD 0x006E           
                             6501 ; 1208 |// CompactFlash ISR
                             6502 ; 1209 |#define HW_IVECCF 0x0070           
                             6503 ; 1210 |// SmartMedia Timeout ISR
                             6504 ; 1211 |#define HW_IVECSMTO 0x0072           
                             6505 ; 1212 |// SmartMedia Invalid Programming
                             6506 ; 1213 |#define HW_IVECSMIP 0x0074           
                             6507 ; 1214 |// CompactFlash No Card ISR
                             6508 ; 1215 |#define HW_IVECCFNC 0x0076           
                             6509 ; 1216 |// CompactFlash Status Change ISR
                             6510 ; 1217 |#define HW_IVECCFSC 0x0078           
                             6511 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors 
                                  here
                             6512 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors 
                                  here
                             6513 ; 1220 |// CDI
                             6514 ; 1221 |#define HW_IVECCDI 0x007E           
                             6515 ; 1222 |
                             6516 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                             6517 ; 1224 |//  Interrupt Vectors
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6518 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                             6519 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                             6520 ; 1227 |#define VECTOR(address,isr) \ 
                             6521 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                             6522 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                             6523 ; 1230 |
                             6524 ; 1231 |
                             6525 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                             6526 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                             6527 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                             6528 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                             6529 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                             6530 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                             6531 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                             6532 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                             6533 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                             6534 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                             6535 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                             6536 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                             6537 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                             6538 ; 1245 |
                             6539 ; 1246 |// Interrupt Disabled
                             6540 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                             6541 ; 1248 |// Interrupt Priority Level 0
                             6542 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                             6543 ; 1250 |// Interrupt Priority Level 1
                             6544 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                             6545 ; 1252 |// Interrupt Priority Level 2
                             6546 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                             6547 ; 1254 |
                             6548 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                             6549 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                             6550 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                             6551 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                             6552 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                             6553 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                             6554 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                             6555 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                             6556 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                             6557 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                             6558 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                             6559 ; 1266 |
                             6560 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                             6561 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
                             6562 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                             6563 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                             6564 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                             6565 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                             6566 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                             6567 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                             6568 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                             6569 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                             6570 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                             6571 ; 1278 |
                             6572 ; 1279 |// Interrupt Priority register
                             6573 ; 1280 |typedef union               
                             6574 ; 1281 |{
                             6575 ; 1282 |    struct {
                             6576 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                             6577 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                             6578 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                             6579 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6580 ; 1287 |        int                 :4; /* Reserved */
                             6581 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                             6582 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                             6583 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                             6584 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                             6585 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                             6586 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                             6587 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                             6588 ; 1295 |    } B;
                             6589 ; 1296 |
                             6590 ; 1297 |    int I;
                             6591 ; 1298 |
                             6592 ; 1299 |} ipr_type;
                             6593 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                             6594 ; 1301 |
                             6595 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             6596 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             6597 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             6598 ; 1305 |
                             6599 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
                             6600 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                             6601 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                             6602 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                             6603 ; 1310 |
                             6604 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                             6605 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                             6606 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                             6607 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                             6608 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                             6609 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                             6610 ; 1317 |
                             6611 ; 1318 |#endif
                             6612 ; 1319 |
                             6613 
                             6615 
                             6616 ; 26   |#include "regslradc.h"
                             6617 
                             6619 
                             6620 ; 1    |#if !(defined(regslradcinc))
                             6621 ; 2    |
                             6622 ; 3    |#define regslradcinc 1
                             6623 ; 4    |
                             6624 ; 5    |#include "types.h"
                             6625 
                             6627 
                             6628 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6629 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6630 ; 3    |//
                             6631 ; 4    |// Filename: types.h
                             6632 ; 5    |// Description: Standard data types
                             6633 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6634 ; 7    |
                             6635 ; 8    |#ifndef _TYPES_H
                             6636 ; 9    |#define _TYPES_H
                             6637 ; 10   |
                             6638 ; 11   |// TODO:  move this outta here!
                             6639 ; 12   |#if !defined(NOERROR)
                             6640 ; 13   |#define NOERROR 0
                             6641 ; 14   |#define SUCCESS 0
                             6642 ; 15   |#endif 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6643 ; 16   |#if !defined(SUCCESS)
                             6644 ; 17   |#define SUCCESS  0
                             6645 ; 18   |#endif
                             6646 ; 19   |#if !defined(ERROR)
                             6647 ; 20   |#define ERROR   -1
                             6648 ; 21   |#endif
                             6649 ; 22   |#if !defined(FALSE)
                             6650 ; 23   |#define FALSE 0
                             6651 ; 24   |#endif
                             6652 ; 25   |#if !defined(TRUE)
                             6653 ; 26   |#define TRUE  1
                             6654 ; 27   |#endif
                             6655 ; 28   |
                             6656 ; 29   |#if !defined(NULL)
                             6657 ; 30   |#define NULL 0
                             6658 ; 31   |#endif
                             6659 ; 32   |
                             6660 ; 33   |#define MAX_INT     0x7FFFFF
                             6661 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6662 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6663 ; 36   |#define MAX_ULONG   (-1) 
                             6664 ; 37   |
                             6665 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6666 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6667 ; 40   |
                             6668 ; 41   |
                             6669 ; 42   |#define BYTE    unsigned char       // btVarName
                             6670 ; 43   |#define CHAR    signed char         // cVarName
                             6671 ; 44   |#define USHORT  unsigned short      // usVarName
                             6672 ; 45   |#define SHORT   unsigned short      // sVarName
                             6673 ; 46   |#define WORD    unsigned int        // wVarName
                             6674 ; 47   |#define INT     signed int          // iVarName
                             6675 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6676 ; 49   |#define LONG    signed long         // lVarName
                             6677 ; 50   |#define BOOL    unsigned int        // bVarName
                             6678 ; 51   |#define FRACT   _fract              // frVarName
                             6679 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6680 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6681 ; 54   |#define FLOAT   float               // fVarName
                             6682 ; 55   |#define DBL     double              // dVarName
                             6683 ; 56   |#define ENUM    enum                // eVarName
                             6684 ; 57   |#define CMX     _complex            // cmxVarName
                             6685 ; 58   |typedef WORD UCS3;                   // 
                             6686 ; 59   |
                             6687 ; 60   |#define UINT16  unsigned short
                             6688 ; 61   |#define UINT8   unsigned char   
                             6689 ; 62   |#define UINT32  unsigned long
                             6690 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6691 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6692 ; 65   |#define WCHAR   UINT16
                             6693 ; 66   |
                             6694 ; 67   |//UINT128 is 16 bytes or 6 words
                             6695 ; 68   |typedef struct UINT128_3500 {   
                             6696 ; 69   |    int val[6];     
                             6697 ; 70   |} UINT128_3500;
                             6698 ; 71   |
                             6699 ; 72   |#define UINT128   UINT128_3500
                             6700 ; 73   |
                             6701 ; 74   |// Little endian word packed byte strings:   
                             6702 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6703 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6704 ; 77   |// Little endian word packed byte strings:   
                             6705 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6706 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6707 ; 80   |
                             6708 ; 81   |// Declare Memory Spaces To Use When Coding
                             6709 ; 82   |// A. Sector Buffers
                             6710 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6711 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6712 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6713 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6714 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6715 ; 88   |// B. Media DDI Memory
                             6716 ; 89   |#define MEDIA_DDI_MEM _Y
                             6717 ; 90   |
                             6718 ; 91   |
                             6719 ; 92   |
                             6720 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6721 ; 94   |// Examples of circular pointers:
                             6722 ; 95   |//    INT CIRC cpiVarName
                             6723 ; 96   |//    DWORD CIRC cpdwVarName
                             6724 ; 97   |
                             6725 ; 98   |#define RETCODE INT                 // rcVarName
                             6726 ; 99   |
                             6727 ; 100  |// generic bitfield structure
                             6728 ; 101  |struct Bitfield {
                             6729 ; 102  |    unsigned int B0  :1;
                             6730 ; 103  |    unsigned int B1  :1;
                             6731 ; 104  |    unsigned int B2  :1;
                             6732 ; 105  |    unsigned int B3  :1;
                             6733 ; 106  |    unsigned int B4  :1;
                             6734 ; 107  |    unsigned int B5  :1;
                             6735 ; 108  |    unsigned int B6  :1;
                             6736 ; 109  |    unsigned int B7  :1;
                             6737 ; 110  |    unsigned int B8  :1;
                             6738 ; 111  |    unsigned int B9  :1;
                             6739 ; 112  |    unsigned int B10 :1;
                             6740 ; 113  |    unsigned int B11 :1;
                             6741 ; 114  |    unsigned int B12 :1;
                             6742 ; 115  |    unsigned int B13 :1;
                             6743 ; 116  |    unsigned int B14 :1;
                             6744 ; 117  |    unsigned int B15 :1;
                             6745 ; 118  |    unsigned int B16 :1;
                             6746 ; 119  |    unsigned int B17 :1;
                             6747 ; 120  |    unsigned int B18 :1;
                             6748 ; 121  |    unsigned int B19 :1;
                             6749 ; 122  |    unsigned int B20 :1;
                             6750 ; 123  |    unsigned int B21 :1;
                             6751 ; 124  |    unsigned int B22 :1;
                             6752 ; 125  |    unsigned int B23 :1;
                             6753 ; 126  |};
                             6754 ; 127  |
                             6755 ; 128  |union BitInt {
                             6756 ; 129  |        struct Bitfield B;
                             6757 ; 130  |        int        I;
                             6758 ; 131  |};
                             6759 ; 132  |
                             6760 ; 133  |#define MAX_MSG_LENGTH 10
                             6761 ; 134  |struct CMessage
                             6762 ; 135  |{
                             6763 ; 136  |        unsigned int m_uLength;
                             6764 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6765 ; 138  |};
                             6766 ; 139  |
                             6767 ; 140  |typedef struct {
                             6768 ; 141  |    WORD m_wLength;
                             6769 ; 142  |    WORD m_wMessage;
                             6770 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6771 ; 144  |} Message;
                             6772 ; 145  |
                             6773 ; 146  |struct MessageQueueDescriptor
                             6774 ; 147  |{
                             6775 ; 148  |        int *m_pBase;
                             6776 ; 149  |        int m_iModulo;
                             6777 ; 150  |        int m_iSize;
                             6778 ; 151  |        int *m_pHead;
                             6779 ; 152  |        int *m_pTail;
                             6780 ; 153  |};
                             6781 ; 154  |
                             6782 ; 155  |struct ModuleEntry
                             6783 ; 156  |{
                             6784 ; 157  |    int m_iSignaledEventMask;
                             6785 ; 158  |    int m_iWaitEventMask;
                             6786 ; 159  |    int m_iResourceOfCode;
                             6787 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6788 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             6789 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6790 ; 163  |    int m_uTimeOutHigh;
                             6791 ; 164  |    int m_uTimeOutLow;
                             6792 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6793 ; 166  |};
                             6794 ; 167  |
                             6795 ; 168  |union WaitMask{
                             6796 ; 169  |    struct B{
                             6797 ; 170  |        unsigned int m_bNone     :1;
                             6798 ; 171  |        unsigned int m_bMessage  :1;
                             6799 ; 172  |        unsigned int m_bTimer    :1;
                             6800 ; 173  |        unsigned int m_bButton   :1;
                             6801 ; 174  |    } B;
                             6802 ; 175  |    int I;
                             6803 ; 176  |} ;
                             6804 ; 177  |
                             6805 ; 178  |
                             6806 ; 179  |struct Button {
                             6807 ; 180  |        WORD wButtonEvent;
                             6808 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6809 ; 182  |};
                             6810 ; 183  |
                             6811 ; 184  |struct Message {
                             6812 ; 185  |        WORD wMsgLength;
                             6813 ; 186  |        WORD wMsgCommand;
                             6814 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6815 ; 188  |};
                             6816 ; 189  |
                             6817 ; 190  |union EventTypes {
                             6818 ; 191  |        struct CMessage msg;
                             6819 ; 192  |        struct Button Button ;
                             6820 ; 193  |        struct Message Message;
                             6821 ; 194  |};
                             6822 ; 195  |
                             6823 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6824 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6825 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6826 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6827 ; 200  |
                             6828 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6829 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6830 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6831 ; 204  |
                             6832 ; 205  |#if DEBUG
                             6833 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6834 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6835 ; 208  |#else 
                             6836 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             6837 ; 210  |#define DebugBuildAssert(x)    
                             6838 ; 211  |#endif
                             6839 ; 212  |
                             6840 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6841 ; 214  |//  #pragma asm
                             6842 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6843 ; 216  |//  #pragma endasm
                             6844 ; 217  |
                             6845 ; 218  |
                             6846 ; 219  |#ifdef COLOR_262K
                             6847 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             6848 ; 221  |#elif defined(COLOR_65K)
                             6849 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             6850 ; 223  |#else
                             6851 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             6852 ; 225  |#endif
                             6853 ; 226  |    
                             6854 ; 227  |#endif // #ifndef _TYPES_H
                             6855 
                             6857 
                             6858 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             6859 ; 7    |
                             6860 ; 8    |//   SYSTEM STMP Registers 
                             6861 ; 9    |//  Last Edited 6.26.2003 M. Henson
                             6862 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             6863 ; 11   |
                             6864 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                             6865 ; 13   |
                             6866 ; 14   |
                             6867 ; 15   |
                             6868 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                             6869 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                             6870 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                             6871 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                             6872 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                             6873 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                             6874 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                             6875 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                             6876 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                             6877 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                             6878 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                             6879 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                             6880 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                             6881 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                             6882 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                             6883 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                             6884 ; 32   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6885 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                             6886 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                             6887 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                             6888 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                             6889 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                             6890 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                             6891 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                             6892 ; 40   |
                             6893 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BA
                                  TT_CTRL_INPUT_OFFSET_BITPOS)        
                             6894 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BA
                                  TT_CTRL_HALF_CMP_PWR_BITPOS)        
                             6895 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_C
                                  TRL_INPUT_DIV2_BITPOS) 
                             6896 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_
                                  BITPOS) 
                             6897 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS
                                  ) 
                             6898 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CL
                                  K_DIV_BITPOS)        
                             6899 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_RE
                                  F_VAL_BITPOS)        
                             6900 ; 48   |
                             6901 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                             6902 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                             6903 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                             6904 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                             6905 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                             6906 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                             6907 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                             6908 ; 56   |
                             6909 ; 57   |typedef union               
                             6910 ; 58   |{
                             6911 ; 59   |    struct {
                             6912 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                             6913 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                             6914 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                             6915 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                             6916 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                             6917 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                             6918 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                             6919 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                             6920 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                             6921 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                             6922 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT0_WIDTH;
                             6923 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT1_WIDTH;
                             6924 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDT
                                  H;
                             6925 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_
                                  WIDTH;
                             6926 ; 74   |    } B;
                             6927 ; 75   |   unsigned int I;
                             6928 ; 76   |        unsigned int U;
                             6929 ; 77   |} lradc_ctrl_type;
                             6930 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Batt
                                  ery LRADC Control Register */
                             6931 ; 79   |
                             6932 ; 80   |
                             6933 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             6934 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6935 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                             6936 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                             6937 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                             6938 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                             6939 ; 87   |
                             6940 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                             6941 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                             6942 ; 90   |
                             6943 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                             6944 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                             6945 ; 93   |
                             6946 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETM
                                  ASK)     
                             6947 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETM
                                  ASK)     
                             6948 ; 96   |
                             6949 ; 97   |
                             6950 ; 98   |typedef union               
                             6951 ; 99   |{
                             6952 ; 100  |    struct {
                             6953 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                             6954 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                             6955 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                             6956 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                             6957 ; 105  |    } B;
                             6958 ; 106  |    unsigned int I;
                             6959 ; 107  |} lradc_thrsh_type;
                             6960 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* 
                                  Battery LRADC Threshold Register */
                             6961 ; 109  |
                             6962 ; 110  |
                             6963 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                             6964 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                             6965 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                             6966 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                             6967 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                             6968 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                             6969 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                             6970 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                             6971 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                             6972 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                             6973 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                             6974 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                             6975 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                             6976 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                             6977 ; 125  |
                             6978 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                             6979 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                             6980 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                             6981 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                             6982 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                             6983 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                             6984 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                             6985 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                             6986 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                             6987 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                             6988 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                             6989 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                             6990 ; 138  |
                             6991 ; 139  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6992 ; 140  |
                             6993 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT1_BITPOS)
                             6994 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT0_BITPOS)
                             6995 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT1_BITPOS)
                             6996 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT0_BITPOS)
                             6997 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT1_BITPOS)
                             6998 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT0_BITPOS)
                             6999 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD0_BITPOS)
                             7000 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_R
                                  ESULT_DATA_OUT_BITPOS)
                             7001 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD1_BITPOS)
                             7002 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT0_BITPOS)
                             7003 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT1_BITPOS)
                             7004 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD2_BITPOS)
                             7005 ; 153  |
                             7006 ; 154  |
                             7007 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                             7008 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                             7009 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                             7010 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                             7011 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                             7012 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                             7013 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                             7014 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                             7015 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                             7016 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                             7017 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                             7018 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                             7019 ; 167  |
                             7020 ; 168  |typedef union               
                             7021 ; 169  |{
                             7022 ; 170  |    struct {
                             7023 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                             7024 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                             7025 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                             7026 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                             7027 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                             7028 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                             7029 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                             7030 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                             7031 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                             7032 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_I
                                  RQ_EVENT0_WIDTH;
                             7033 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_I
                                  RQ_EVENT1_WIDTH;                        
                             7034 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESU
                                  LT_RSVD2_WIDTH;
                             7035 ; 183  |    } B;
                             7036 ; 184  |    unsigned int I;
                             7037 ; 185  |} lradc_result_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7038 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /
                                  * Battery LRADC Result Register */
                             7039 ; 187  |
                             7040 ; 188  |
                             7041 ; 189  |
                             7042 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                             7043 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                             7044 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                             7045 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                             7046 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                             7047 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                             7048 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                             7049 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                             7050 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                             7051 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                             7052 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                             7053 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                             7054 ; 202  |
                             7055 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                             7056 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                             7057 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                             7058 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                             7059 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                             7060 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                             7061 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                             7062 ; 210  |
                             7063 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                             7064 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                             7065 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LR
                                  ADC1_CTRL_INPUT_DIV2_BITPOS) 
                             7066 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_
                                  CLEAR_BITPOS) 
                             7067 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_
                                  BITPOS) 
                             7068 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_CLK_DIV_BITPOS)        
                             7069 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_REF_VAL_BITPOS)        
                             7070 ; 218  |
                             7071 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)  
                                     
                             7072 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)  
                                     
                             7073 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                             7074 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                             7075 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                             7076 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                             7077 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                             7078 ; 226  |
                             7079 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* 
                                  LRADC1 Control Register */
                             7080 ; 228  |
                             7081 ; 229  |
                             7082 ; 230  |
                             7083 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                             7084 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                             7085 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                             7086 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                             7087 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                             7088 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7089 ; 237  |
                             7090 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                             7091 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                             7092 ; 240  |
                             7093 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                             7094 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                             7095 ; 243  |
                             7096 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                             7097 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                             7098 ; 246  |
                             7099 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /
                                  * LRADC1 Threshold Register */
                             7100 ; 248  |
                             7101 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                             7102 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                             7103 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                             7104 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                             7105 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                             7106 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                             7107 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                             7108 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                             7109 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                             7110 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                             7111 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                             7112 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                             7113 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                             7114 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                             7115 ; 263  |
                             7116 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                             7117 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                             7118 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                             7119 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                             7120 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                             7121 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                             7122 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                             7123 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                             7124 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                             7125 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                             7126 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                             7127 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                             7128 ; 276  |
                             7129 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT1_BITPOS)
                             7130 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT0_BITPOS)
                             7131 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT1_BITPOS)
                             7132 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT0_BITPOS)
                             7133 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT1_BITPOS)
                             7134 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT0_BITPOS)
                             7135 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD0_BITPOS)
                             7136 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC1_RESULT_DATA_OUT_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7137 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD1_BITPOS)
                             7138 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                             7139 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                             7140 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD2_BITPOS)
                             7141 ; 289  |
                             7142 ; 290  |
                             7143 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                             7144 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                             7145 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                             7146 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                             7147 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                             7148 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                             7149 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                             7150 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                             7151 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                             7152 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                             7153 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                             7154 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                             7155 ; 303  |
                             7156 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))   
                                   /* LRADC1 Result Register */
                             7157 ; 305  |
                             7158 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                             7159 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                             7160 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                             7161 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                             7162 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                             7163 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                             7164 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                             7165 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                             7166 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                             7167 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                             7168 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                             7169 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                             7170 ; 318  |
                             7171 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                             7172 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                             7173 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                             7174 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                             7175 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                             7176 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                             7177 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                             7178 ; 326  |
                             7179 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                             7180 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                             7181 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)
                                  -1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                             7182 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LR
                                  ADC2_CTRL_CTRL_CLEAR_BITPOS) 
                             7183 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2
                                  _CTRL_CTRL_PWD_BITPOS) 
                             7184 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                             7185 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                             7186 ; 334  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 122

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7187 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_
                                  SETMASK)     
                             7188 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_
                                  SETMASK)     
                             7189 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETM
                                  ASK) 
                             7190 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                             7191 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                             7192 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)  
                                     
                             7193 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)  
                                     
                             7194 ; 342  |
                             7195 ; 343  |
                             7196 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* 
                                  LRADC2_CTRL Control Register */
                             7197 ; 345  |
                             7198 ; 346  |
                             7199 ; 347  |
                             7200 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                             7201 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                             7202 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                             7203 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                             7204 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                             7205 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                             7206 ; 354  |
                             7207 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                             7208 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                             7209 ; 357  |
                             7210 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                             7211 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                             7212 ; 360  |
                             7213 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                             7214 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                             7215 ; 363  |
                             7216 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /
                                  * LRADC2 Threshold Register */
                             7217 ; 365  |
                             7218 ; 366  |
                             7219 ; 367  |
                             7220 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                             7221 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                             7222 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                             7223 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                             7224 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                             7225 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                             7226 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                             7227 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                             7228 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                             7229 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                             7230 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                             7231 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                             7232 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                             7233 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                             7234 ; 382  |
                             7235 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                             7236 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                             7237 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 123

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7238 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                             7239 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                             7240 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                             7241 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                             7242 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                             7243 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                             7244 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                             7245 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                             7246 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                             7247 ; 395  |
                             7248 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT1_BITPOS)
                             7249 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT0_BITPOS)
                             7250 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT1_BITPOS)
                             7251 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT0_BITPOS)
                             7252 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT1_BITPOS)
                             7253 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT0_BITPOS)
                             7254 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD0_BITPOS)
                             7255 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC2_RESULT_DATA_OUT_BITPOS)
                             7256 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD1_BITPOS)
                             7257 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                             7258 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                             7259 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD2_BITPOS)
                             7260 ; 408  |
                             7261 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                             7262 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                             7263 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                             7264 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                             7265 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                             7266 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                             7267 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                             7268 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                             7269 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                             7270 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                             7271 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                             7272 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                             7273 ; 421  |
                             7274 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))   
                                   /* LRADC2 Result Register */
                             7275 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                             7276 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                             7277 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                             7278 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                             7279 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             7280 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             7281 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             7282 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 124

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7283 ; 431  |#define HW_LRADC_RES_REF_0                              80
                             7284 ; 432  |#define HW_LRADC_RES_REF_1                              77
                             7285 ; 433  |#define HW_LRADC_RES_REF_2                              100
                             7286 ; 434  |#define HW_LRADC_RES_REF_3                              129
                             7287 ; 435  |#define HW_LRADC_RES_REF_4                              160
                             7288 ; 436  |#define HW_LRADC_RES_REF_5                              154
                             7289 ; 437  |#define HW_LRADC_RES_REF_6                              200
                             7290 ; 438  |#define HW_LRADC_RES_REF_7                              258
                             7291 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK         
                                   
                             7292 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementati
                                  on
                             7293 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                             7294 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                             7295 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                             7296 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                             7297 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                             7298 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                             7299 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                             7300 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                             7301 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                             7302 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                             7303 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                             7304 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                             7305 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                             7306 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                             7307 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                             7308 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                             7309 ; 457  |
                             7310 ; 458  |//Needed by button.asm
                             7311 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                             7312 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                             7313 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                             7314 ; 462  |
                             7315 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                             7316 ; 464  |
                             7317 ; 465  |#endif
                             7318 ; 466  |
                             7319 ; 467  |
                             7320 
                             7322 
                             7323 ; 27   |#include "regspwm.h"
                             7324 
                             7326 
                             7327 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7328 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                             7329 ; 3    |// Filename: regspwm.inc
                             7330 ; 4    |// Description: Register definitions for PWM interface
                             7331 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7332 ; 6    |// The following naming conventions are followed in this file.
                             7333 ; 7    |// All registers are named using the format...
                             7334 ; 8    |//     HW_<module>_<regname>
                             7335 ; 9    |// where <module> is the module name which can be any of the following...
                             7336 ; 10   |//     USB20
                             7337 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             7338 ; 12   |// module name includes a number starting from 0 for the first instance of
                             7339 ; 13   |// that module)
                             7340 ; 14   |// <regname> is the specific register within that module
                             7341 ; 15   |// We also define the following...
                             7342 ; 16   |//     HW_<module>_<regname>_BITPOS
                             7343 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             7344 ; 18   |//     HW_<module>_<regname>_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 125

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7345 ; 19   |// which does something else, and
                             7346 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             7347 ; 21   |// which does something else.
                             7348 ; 22   |// Other rules
                             7349 ; 23   |//     All caps
                             7350 ; 24   |//     Numeric identifiers start at 0
                             7351 ; 25   |#if !(defined(regspwminc))
                             7352 ; 26   |#define regspwminc 1
                             7353 ; 27   |
                             7354 ; 28   |#include "types.h"
                             7355 
                             7357 
                             7358 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7359 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7360 ; 3    |//
                             7361 ; 4    |// Filename: types.h
                             7362 ; 5    |// Description: Standard data types
                             7363 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7364 ; 7    |
                             7365 ; 8    |#ifndef _TYPES_H
                             7366 ; 9    |#define _TYPES_H
                             7367 ; 10   |
                             7368 ; 11   |// TODO:  move this outta here!
                             7369 ; 12   |#if !defined(NOERROR)
                             7370 ; 13   |#define NOERROR 0
                             7371 ; 14   |#define SUCCESS 0
                             7372 ; 15   |#endif 
                             7373 ; 16   |#if !defined(SUCCESS)
                             7374 ; 17   |#define SUCCESS  0
                             7375 ; 18   |#endif
                             7376 ; 19   |#if !defined(ERROR)
                             7377 ; 20   |#define ERROR   -1
                             7378 ; 21   |#endif
                             7379 ; 22   |#if !defined(FALSE)
                             7380 ; 23   |#define FALSE 0
                             7381 ; 24   |#endif
                             7382 ; 25   |#if !defined(TRUE)
                             7383 ; 26   |#define TRUE  1
                             7384 ; 27   |#endif
                             7385 ; 28   |
                             7386 ; 29   |#if !defined(NULL)
                             7387 ; 30   |#define NULL 0
                             7388 ; 31   |#endif
                             7389 ; 32   |
                             7390 ; 33   |#define MAX_INT     0x7FFFFF
                             7391 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7392 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7393 ; 36   |#define MAX_ULONG   (-1) 
                             7394 ; 37   |
                             7395 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7396 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7397 ; 40   |
                             7398 ; 41   |
                             7399 ; 42   |#define BYTE    unsigned char       // btVarName
                             7400 ; 43   |#define CHAR    signed char         // cVarName
                             7401 ; 44   |#define USHORT  unsigned short      // usVarName
                             7402 ; 45   |#define SHORT   unsigned short      // sVarName
                             7403 ; 46   |#define WORD    unsigned int        // wVarName
                             7404 ; 47   |#define INT     signed int          // iVarName
                             7405 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7406 ; 49   |#define LONG    signed long         // lVarName
                             7407 ; 50   |#define BOOL    unsigned int        // bVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 126

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7408 ; 51   |#define FRACT   _fract              // frVarName
                             7409 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7410 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7411 ; 54   |#define FLOAT   float               // fVarName
                             7412 ; 55   |#define DBL     double              // dVarName
                             7413 ; 56   |#define ENUM    enum                // eVarName
                             7414 ; 57   |#define CMX     _complex            // cmxVarName
                             7415 ; 58   |typedef WORD UCS3;                   // 
                             7416 ; 59   |
                             7417 ; 60   |#define UINT16  unsigned short
                             7418 ; 61   |#define UINT8   unsigned char   
                             7419 ; 62   |#define UINT32  unsigned long
                             7420 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7421 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7422 ; 65   |#define WCHAR   UINT16
                             7423 ; 66   |
                             7424 ; 67   |//UINT128 is 16 bytes or 6 words
                             7425 ; 68   |typedef struct UINT128_3500 {   
                             7426 ; 69   |    int val[6];     
                             7427 ; 70   |} UINT128_3500;
                             7428 ; 71   |
                             7429 ; 72   |#define UINT128   UINT128_3500
                             7430 ; 73   |
                             7431 ; 74   |// Little endian word packed byte strings:   
                             7432 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7433 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7434 ; 77   |// Little endian word packed byte strings:   
                             7435 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7436 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7437 ; 80   |
                             7438 ; 81   |// Declare Memory Spaces To Use When Coding
                             7439 ; 82   |// A. Sector Buffers
                             7440 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7441 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7442 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7443 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7444 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7445 ; 88   |// B. Media DDI Memory
                             7446 ; 89   |#define MEDIA_DDI_MEM _Y
                             7447 ; 90   |
                             7448 ; 91   |
                             7449 ; 92   |
                             7450 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7451 ; 94   |// Examples of circular pointers:
                             7452 ; 95   |//    INT CIRC cpiVarName
                             7453 ; 96   |//    DWORD CIRC cpdwVarName
                             7454 ; 97   |
                             7455 ; 98   |#define RETCODE INT                 // rcVarName
                             7456 ; 99   |
                             7457 ; 100  |// generic bitfield structure
                             7458 ; 101  |struct Bitfield {
                             7459 ; 102  |    unsigned int B0  :1;
                             7460 ; 103  |    unsigned int B1  :1;
                             7461 ; 104  |    unsigned int B2  :1;
                             7462 ; 105  |    unsigned int B3  :1;
                             7463 ; 106  |    unsigned int B4  :1;
                             7464 ; 107  |    unsigned int B5  :1;
                             7465 ; 108  |    unsigned int B6  :1;
                             7466 ; 109  |    unsigned int B7  :1;
                             7467 ; 110  |    unsigned int B8  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 127

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7468 ; 111  |    unsigned int B9  :1;
                             7469 ; 112  |    unsigned int B10 :1;
                             7470 ; 113  |    unsigned int B11 :1;
                             7471 ; 114  |    unsigned int B12 :1;
                             7472 ; 115  |    unsigned int B13 :1;
                             7473 ; 116  |    unsigned int B14 :1;
                             7474 ; 117  |    unsigned int B15 :1;
                             7475 ; 118  |    unsigned int B16 :1;
                             7476 ; 119  |    unsigned int B17 :1;
                             7477 ; 120  |    unsigned int B18 :1;
                             7478 ; 121  |    unsigned int B19 :1;
                             7479 ; 122  |    unsigned int B20 :1;
                             7480 ; 123  |    unsigned int B21 :1;
                             7481 ; 124  |    unsigned int B22 :1;
                             7482 ; 125  |    unsigned int B23 :1;
                             7483 ; 126  |};
                             7484 ; 127  |
                             7485 ; 128  |union BitInt {
                             7486 ; 129  |        struct Bitfield B;
                             7487 ; 130  |        int        I;
                             7488 ; 131  |};
                             7489 ; 132  |
                             7490 ; 133  |#define MAX_MSG_LENGTH 10
                             7491 ; 134  |struct CMessage
                             7492 ; 135  |{
                             7493 ; 136  |        unsigned int m_uLength;
                             7494 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7495 ; 138  |};
                             7496 ; 139  |
                             7497 ; 140  |typedef struct {
                             7498 ; 141  |    WORD m_wLength;
                             7499 ; 142  |    WORD m_wMessage;
                             7500 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7501 ; 144  |} Message;
                             7502 ; 145  |
                             7503 ; 146  |struct MessageQueueDescriptor
                             7504 ; 147  |{
                             7505 ; 148  |        int *m_pBase;
                             7506 ; 149  |        int m_iModulo;
                             7507 ; 150  |        int m_iSize;
                             7508 ; 151  |        int *m_pHead;
                             7509 ; 152  |        int *m_pTail;
                             7510 ; 153  |};
                             7511 ; 154  |
                             7512 ; 155  |struct ModuleEntry
                             7513 ; 156  |{
                             7514 ; 157  |    int m_iSignaledEventMask;
                             7515 ; 158  |    int m_iWaitEventMask;
                             7516 ; 159  |    int m_iResourceOfCode;
                             7517 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7518 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             7519 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7520 ; 163  |    int m_uTimeOutHigh;
                             7521 ; 164  |    int m_uTimeOutLow;
                             7522 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7523 ; 166  |};
                             7524 ; 167  |
                             7525 ; 168  |union WaitMask{
                             7526 ; 169  |    struct B{
                             7527 ; 170  |        unsigned int m_bNone     :1;
                             7528 ; 171  |        unsigned int m_bMessage  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 128

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7529 ; 172  |        unsigned int m_bTimer    :1;
                             7530 ; 173  |        unsigned int m_bButton   :1;
                             7531 ; 174  |    } B;
                             7532 ; 175  |    int I;
                             7533 ; 176  |} ;
                             7534 ; 177  |
                             7535 ; 178  |
                             7536 ; 179  |struct Button {
                             7537 ; 180  |        WORD wButtonEvent;
                             7538 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7539 ; 182  |};
                             7540 ; 183  |
                             7541 ; 184  |struct Message {
                             7542 ; 185  |        WORD wMsgLength;
                             7543 ; 186  |        WORD wMsgCommand;
                             7544 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7545 ; 188  |};
                             7546 ; 189  |
                             7547 ; 190  |union EventTypes {
                             7548 ; 191  |        struct CMessage msg;
                             7549 ; 192  |        struct Button Button ;
                             7550 ; 193  |        struct Message Message;
                             7551 ; 194  |};
                             7552 ; 195  |
                             7553 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7554 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7555 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7556 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7557 ; 200  |
                             7558 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7559 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7560 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7561 ; 204  |
                             7562 ; 205  |#if DEBUG
                             7563 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7564 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7565 ; 208  |#else 
                             7566 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             7567 ; 210  |#define DebugBuildAssert(x)    
                             7568 ; 211  |#endif
                             7569 ; 212  |
                             7570 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7571 ; 214  |//  #pragma asm
                             7572 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7573 ; 216  |//  #pragma endasm
                             7574 ; 217  |
                             7575 ; 218  |
                             7576 ; 219  |#ifdef COLOR_262K
                             7577 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             7578 ; 221  |#elif defined(COLOR_65K)
                             7579 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             7580 ; 223  |#else
                             7581 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             7582 ; 225  |#endif
                             7583 ; 226  |    
                             7584 ; 227  |#endif // #ifndef _TYPES_H
                             7585 
                             7587 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 129

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7588 ; 29   |
                             7589 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7590 ; 31   |//   Pulse Width Modulator STMP Registers 
                             7591 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7592 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                             7593 ; 34   |
                             7594 ; 35   |
                             7595 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                             7596 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                             7597 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                             7598 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                             7599 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                             7600 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                             7601 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                             7602 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                             7603 ; 44   |
                             7604 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                             7605 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                             7606 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                             7607 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                             7608 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                             7609 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                             7610 ; 51   |
                             7611 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_
                                  BITPOS)
                             7612 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_
                                  BITPOS)
                             7613 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_
                                  BITPOS)
                             7614 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_
                                  BITPOS)
                             7615 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                             7616 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_
                                  BITPOS)
                             7617 ; 58   |
                             7618 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                             7619 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                             7620 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                             7621 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                             7622 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                             7623 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                             7624 ; 65   |
                             7625 ; 66   |typedef union               
                             7626 ; 67   |{
                             7627 ; 68   |    struct {
                             7628 ; 69   |        int PWM0_EN                    :1;
                             7629 ; 70   |        int PWM1_EN                    :1;
                             7630 ; 71   |        int PWM2_EN                    :1;
                             7631 ; 72   |        int PWM3_EN                    :1;
                             7632 ; 73   |        int RSVD0                      :4;
                             7633 ; 74   |        int CDIV                       :2;
                             7634 ; 75   |        int RSVD1                      :13;
                             7635 ; 76   |        int MSTR_EN                    :1;
                             7636 ; 77   |    } B;
                             7637 ; 78   |    int I;
                             7638 ; 79   |} pwmcsr_type;
                             7639 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control 
                                  Status Register */
                             7640 ; 81   |
                             7641 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                             7642 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                             7643 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 130

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7644 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                             7645 ; 86   |
                             7646 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                             7647 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                             7648 ; 89   |
                             7649 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTI
                                  VE_BITPOS)
                             7650 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_
                                  INACTIVE_BITPOS)
                             7651 ; 92   |
                             7652 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                             7653 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                             7654 ; 95   |
                             7655 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                             7656 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                             7657 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                             7658 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                             7659 ; 100  |
                             7660 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                             7661 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                             7662 ; 103  |
                             7663 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTI
                                  VE_BITPOS)
                             7664 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_
                                  INACTIVE_BITPOS)
                             7665 ; 106  |
                             7666 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                             7667 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                             7668 ; 109  |
                             7669 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                             7670 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                             7671 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                             7672 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                             7673 ; 114  |
                             7674 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                             7675 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                             7676 ; 117  |
                             7677 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTI
                                  VE_BITPOS)
                             7678 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_
                                  INACTIVE_BITPOS)
                             7679 ; 120  |
                             7680 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                             7681 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                             7682 ; 123  |
                             7683 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             7684 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                             7685 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                             7686 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                             7687 ; 128  |
                             7688 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                             7689 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                             7690 ; 131  |
                             7691 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTI
                                  VE_BITPOS)
                             7692 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_
                                  INACTIVE_BITPOS)
                             7693 ; 134  |
                             7694 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                             7695 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                             7696 ; 137  |
                             7697 ; 138  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 131

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7698 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                             7699 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                             7700 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                             7701 ; 142  |
                             7702 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                             7703 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                             7704 ; 145  |
                             7705 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTI
                                  VE_BITPOS)
                             7706 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_
                                  INACTIVE_BITPOS)
                             7707 ; 148  |
                             7708 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                             7709 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                             7710 ; 151  |
                             7711 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             7712 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                             7713 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                             7714 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                             7715 ; 156  |
                             7716 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                             7717 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                             7718 ; 159  |
                             7719 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTI
                                  VE_BITPOS)
                             7720 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_
                                  INACTIVE_BITPOS)
                             7721 ; 162  |
                             7722 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                             7723 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                             7724 ; 165  |
                             7725 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             7726 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                             7727 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                             7728 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                             7729 ; 170  |
                             7730 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                             7731 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                             7732 ; 173  |
                             7733 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTI
                                  VE_BITPOS)
                             7734 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_
                                  INACTIVE_BITPOS)
                             7735 ; 176  |
                             7736 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                             7737 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
                             7738 ; 179  |
                             7739 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                             7740 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                             7741 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                             7742 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                             7743 ; 184  |
                             7744 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                             7745 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                             7746 ; 187  |
                             7747 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTI
                                  VE_BITPOS)
                             7748 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_
                                  INACTIVE_BITPOS)
                             7749 ; 190  |
                             7750 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                             7751 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 132

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7752 ; 193  |
                             7753 ; 194  |typedef union               
                             7754 ; 195  |{
                             7755 ; 196  |    struct {
                             7756 ; 197  |       int ACTIVE                    :12;
                             7757 ; 198  |       int INACTIVE                  :12;
                             7758 ; 199  |    } B;
                             7759 ; 200  |    int I;
                             7760 ; 201  |} pwmchan_type;
                             7761 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Cha
                                  nnel 0 A Register */
                             7762 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Cha
                                  nnel 0 B Register */
                             7763 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Cha
                                  nnel 1 A Register */
                             7764 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Cha
                                  nnel 1 B Register */
                             7765 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Cha
                                  nnel 2 A Register */
                             7766 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Cha
                                  nnel 2 B Register */
                             7767 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Cha
                                  nnel 3 A Register */
                             7768 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Cha
                                  nnel 3 B Register */
                             7769 ; 210  |
                             7770 ; 211  |#endif
                             7771 ; 212  |
                             7772 ; 213  |
                             7773 ; 214  |
                             7774 ; 215  |
                             7775 
                             7777 
                             7778 ; 28   |#include "regsrevision.h"
                             7779 
                             7781 
                             7782 ; 1    |#if !(defined(__HW_REVR))
                             7783 ; 2    |#define __HW_REVR 1
                             7784 ; 3    |
                             7785 ; 4    |
                             7786 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                             7787 ; 6    |
                             7788 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                             7789 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                             7790 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                             7791 ; 10   |
                             7792 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                             7793 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                             7794 ; 13   |
                             7795 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS
                                  )
                             7796 ; 15   |
                             7797 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                             7798 ; 17   |
                             7799 ; 18   |
                             7800 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                             7801 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                             7802 ; 21   |//  June15 2004: C struct updated to be correct: 
                             7803 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits
                                  .
                             7804 ; 23   |typedef union               
                             7805 ; 24   |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 133

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7806 ; 25   |    struct {
                             7807 ; 26   |        unsigned RMN    :5;     //Minor Revision
                             7808 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapp
                                  ing
                             7809 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                             7810 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                             7811 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                             7812 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                             7813 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                             7814 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                             7815 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                             7816 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                             7817 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                             7818 ; 37   |        unsigned RMJ    :16;    //Major Revision
                             7819 ; 38   |    } B;
                             7820 ; 39   |
                             7821 ; 40   |    int I;
                             7822 ; 41   |
                             7823 ; 42   |} revr_type;
                             7824 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                             7825 ; 44   |
                             7826 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                             7827 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                             7828 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                             7829 ; 48   |
                             7830 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                             7831 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE
                                  _B0_BITPOS)
                             7832 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                             7833 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                             7834 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                             7835 ; 54   |
                             7836 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                             7837 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                             7838 ; 57   |
                             7839 ; 58   |#endif //!@def(__HW_REVR)
                             7840 ; 59   |
                             7841 
                             7843 
                             7844 ; 29   |#include "regsrtc.h"
                             7845 
                             7847 
                             7848 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7849 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7850 ; 3    |// Filename: regsrtc.inc
                             7851 ; 4    |// Description: Register definitions for RTC interface
                             7852 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7853 ; 6    |// The following naming conventions are followed in this file.
                             7854 ; 7    |// All registers are named using the format...
                             7855 ; 8    |//     HW_<module>_<regname>
                             7856 ; 9    |// where <module> is the module name which can be any of the following...
                             7857 ; 10   |//     USB20
                             7858 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             7859 ; 12   |// module name includes a number starting from 0 for the first instance of
                             7860 ; 13   |// that module)
                             7861 ; 14   |// <regname> is the specific register within that module
                             7862 ; 15   |// We also define the following...
                             7863 ; 16   |//     HW_<module>_<regname>_BITPOS
                             7864 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             7865 ; 18   |//     HW_<module>_<regname>_SETMASK
                             7866 ; 19   |// which does something else, and
                             7867 ; 20   |//     HW_<module>_<regname>_CLRMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 134

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7868 ; 21   |// which does something else.
                             7869 ; 22   |// Other rules
                             7870 ; 23   |//     All caps
                             7871 ; 24   |//     Numeric identifiers start at 0
                             7872 ; 25   |#if !(defined(regsrtcinc))
                             7873 ; 26   |#define regsrtcinc 1
                             7874 ; 27   |
                             7875 ; 28   |#include "types.h"
                             7876 
                             7878 
                             7879 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7880 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7881 ; 3    |//
                             7882 ; 4    |// Filename: types.h
                             7883 ; 5    |// Description: Standard data types
                             7884 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7885 ; 7    |
                             7886 ; 8    |#ifndef _TYPES_H
                             7887 ; 9    |#define _TYPES_H
                             7888 ; 10   |
                             7889 ; 11   |// TODO:  move this outta here!
                             7890 ; 12   |#if !defined(NOERROR)
                             7891 ; 13   |#define NOERROR 0
                             7892 ; 14   |#define SUCCESS 0
                             7893 ; 15   |#endif 
                             7894 ; 16   |#if !defined(SUCCESS)
                             7895 ; 17   |#define SUCCESS  0
                             7896 ; 18   |#endif
                             7897 ; 19   |#if !defined(ERROR)
                             7898 ; 20   |#define ERROR   -1
                             7899 ; 21   |#endif
                             7900 ; 22   |#if !defined(FALSE)
                             7901 ; 23   |#define FALSE 0
                             7902 ; 24   |#endif
                             7903 ; 25   |#if !defined(TRUE)
                             7904 ; 26   |#define TRUE  1
                             7905 ; 27   |#endif
                             7906 ; 28   |
                             7907 ; 29   |#if !defined(NULL)
                             7908 ; 30   |#define NULL 0
                             7909 ; 31   |#endif
                             7910 ; 32   |
                             7911 ; 33   |#define MAX_INT     0x7FFFFF
                             7912 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7913 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7914 ; 36   |#define MAX_ULONG   (-1) 
                             7915 ; 37   |
                             7916 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7917 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7918 ; 40   |
                             7919 ; 41   |
                             7920 ; 42   |#define BYTE    unsigned char       // btVarName
                             7921 ; 43   |#define CHAR    signed char         // cVarName
                             7922 ; 44   |#define USHORT  unsigned short      // usVarName
                             7923 ; 45   |#define SHORT   unsigned short      // sVarName
                             7924 ; 46   |#define WORD    unsigned int        // wVarName
                             7925 ; 47   |#define INT     signed int          // iVarName
                             7926 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7927 ; 49   |#define LONG    signed long         // lVarName
                             7928 ; 50   |#define BOOL    unsigned int        // bVarName
                             7929 ; 51   |#define FRACT   _fract              // frVarName
                             7930 ; 52   |#define LFRACT  long _fract         // lfrVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 135

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7931 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7932 ; 54   |#define FLOAT   float               // fVarName
                             7933 ; 55   |#define DBL     double              // dVarName
                             7934 ; 56   |#define ENUM    enum                // eVarName
                             7935 ; 57   |#define CMX     _complex            // cmxVarName
                             7936 ; 58   |typedef WORD UCS3;                   // 
                             7937 ; 59   |
                             7938 ; 60   |#define UINT16  unsigned short
                             7939 ; 61   |#define UINT8   unsigned char   
                             7940 ; 62   |#define UINT32  unsigned long
                             7941 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7942 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7943 ; 65   |#define WCHAR   UINT16
                             7944 ; 66   |
                             7945 ; 67   |//UINT128 is 16 bytes or 6 words
                             7946 ; 68   |typedef struct UINT128_3500 {   
                             7947 ; 69   |    int val[6];     
                             7948 ; 70   |} UINT128_3500;
                             7949 ; 71   |
                             7950 ; 72   |#define UINT128   UINT128_3500
                             7951 ; 73   |
                             7952 ; 74   |// Little endian word packed byte strings:   
                             7953 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7954 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7955 ; 77   |// Little endian word packed byte strings:   
                             7956 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7957 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7958 ; 80   |
                             7959 ; 81   |// Declare Memory Spaces To Use When Coding
                             7960 ; 82   |// A. Sector Buffers
                             7961 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7962 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7963 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7964 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7965 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7966 ; 88   |// B. Media DDI Memory
                             7967 ; 89   |#define MEDIA_DDI_MEM _Y
                             7968 ; 90   |
                             7969 ; 91   |
                             7970 ; 92   |
                             7971 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7972 ; 94   |// Examples of circular pointers:
                             7973 ; 95   |//    INT CIRC cpiVarName
                             7974 ; 96   |//    DWORD CIRC cpdwVarName
                             7975 ; 97   |
                             7976 ; 98   |#define RETCODE INT                 // rcVarName
                             7977 ; 99   |
                             7978 ; 100  |// generic bitfield structure
                             7979 ; 101  |struct Bitfield {
                             7980 ; 102  |    unsigned int B0  :1;
                             7981 ; 103  |    unsigned int B1  :1;
                             7982 ; 104  |    unsigned int B2  :1;
                             7983 ; 105  |    unsigned int B3  :1;
                             7984 ; 106  |    unsigned int B4  :1;
                             7985 ; 107  |    unsigned int B5  :1;
                             7986 ; 108  |    unsigned int B6  :1;
                             7987 ; 109  |    unsigned int B7  :1;
                             7988 ; 110  |    unsigned int B8  :1;
                             7989 ; 111  |    unsigned int B9  :1;
                             7990 ; 112  |    unsigned int B10 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 136

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7991 ; 113  |    unsigned int B11 :1;
                             7992 ; 114  |    unsigned int B12 :1;
                             7993 ; 115  |    unsigned int B13 :1;
                             7994 ; 116  |    unsigned int B14 :1;
                             7995 ; 117  |    unsigned int B15 :1;
                             7996 ; 118  |    unsigned int B16 :1;
                             7997 ; 119  |    unsigned int B17 :1;
                             7998 ; 120  |    unsigned int B18 :1;
                             7999 ; 121  |    unsigned int B19 :1;
                             8000 ; 122  |    unsigned int B20 :1;
                             8001 ; 123  |    unsigned int B21 :1;
                             8002 ; 124  |    unsigned int B22 :1;
                             8003 ; 125  |    unsigned int B23 :1;
                             8004 ; 126  |};
                             8005 ; 127  |
                             8006 ; 128  |union BitInt {
                             8007 ; 129  |        struct Bitfield B;
                             8008 ; 130  |        int        I;
                             8009 ; 131  |};
                             8010 ; 132  |
                             8011 ; 133  |#define MAX_MSG_LENGTH 10
                             8012 ; 134  |struct CMessage
                             8013 ; 135  |{
                             8014 ; 136  |        unsigned int m_uLength;
                             8015 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8016 ; 138  |};
                             8017 ; 139  |
                             8018 ; 140  |typedef struct {
                             8019 ; 141  |    WORD m_wLength;
                             8020 ; 142  |    WORD m_wMessage;
                             8021 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8022 ; 144  |} Message;
                             8023 ; 145  |
                             8024 ; 146  |struct MessageQueueDescriptor
                             8025 ; 147  |{
                             8026 ; 148  |        int *m_pBase;
                             8027 ; 149  |        int m_iModulo;
                             8028 ; 150  |        int m_iSize;
                             8029 ; 151  |        int *m_pHead;
                             8030 ; 152  |        int *m_pTail;
                             8031 ; 153  |};
                             8032 ; 154  |
                             8033 ; 155  |struct ModuleEntry
                             8034 ; 156  |{
                             8035 ; 157  |    int m_iSignaledEventMask;
                             8036 ; 158  |    int m_iWaitEventMask;
                             8037 ; 159  |    int m_iResourceOfCode;
                             8038 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8039 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8040 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8041 ; 163  |    int m_uTimeOutHigh;
                             8042 ; 164  |    int m_uTimeOutLow;
                             8043 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8044 ; 166  |};
                             8045 ; 167  |
                             8046 ; 168  |union WaitMask{
                             8047 ; 169  |    struct B{
                             8048 ; 170  |        unsigned int m_bNone     :1;
                             8049 ; 171  |        unsigned int m_bMessage  :1;
                             8050 ; 172  |        unsigned int m_bTimer    :1;
                             8051 ; 173  |        unsigned int m_bButton   :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 137

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8052 ; 174  |    } B;
                             8053 ; 175  |    int I;
                             8054 ; 176  |} ;
                             8055 ; 177  |
                             8056 ; 178  |
                             8057 ; 179  |struct Button {
                             8058 ; 180  |        WORD wButtonEvent;
                             8059 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8060 ; 182  |};
                             8061 ; 183  |
                             8062 ; 184  |struct Message {
                             8063 ; 185  |        WORD wMsgLength;
                             8064 ; 186  |        WORD wMsgCommand;
                             8065 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8066 ; 188  |};
                             8067 ; 189  |
                             8068 ; 190  |union EventTypes {
                             8069 ; 191  |        struct CMessage msg;
                             8070 ; 192  |        struct Button Button ;
                             8071 ; 193  |        struct Message Message;
                             8072 ; 194  |};
                             8073 ; 195  |
                             8074 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8075 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8076 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8077 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8078 ; 200  |
                             8079 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8080 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8081 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8082 ; 204  |
                             8083 ; 205  |#if DEBUG
                             8084 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8085 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8086 ; 208  |#else 
                             8087 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8088 ; 210  |#define DebugBuildAssert(x)    
                             8089 ; 211  |#endif
                             8090 ; 212  |
                             8091 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8092 ; 214  |//  #pragma asm
                             8093 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8094 ; 216  |//  #pragma endasm
                             8095 ; 217  |
                             8096 ; 218  |
                             8097 ; 219  |#ifdef COLOR_262K
                             8098 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8099 ; 221  |#elif defined(COLOR_65K)
                             8100 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8101 ; 223  |#else
                             8102 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8103 ; 225  |#endif
                             8104 ; 226  |    
                             8105 ; 227  |#endif // #ifndef _TYPES_H
                             8106 
                             8108 
                             8109 ; 29   |
                             8110 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 138

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8111 ; 31   |
                             8112 ; 32   |//   RTC STMP Registers 
                             8113 ; 33   |//   Edited 2/26/2002 J. Ferrara
                             8114 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8115 ; 35   |
                             8116 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                             8117 ; 37   |
                             8118 ; 38   |
                             8119 ; 39   |
                             8120 ; 40   |
                             8121 ; 41   |
                             8122 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                             8123 ; 43   |
                             8124 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                             8125 ; 45   |
                             8126 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                             8127 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                             8128 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                             8129 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                             8130 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                             8131 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                             8132 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                             8133 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                             8134 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                             8135 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                             8136 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                             8137 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                             8138 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                             8139 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                             8140 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                             8141 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                     
                                                          
                             8142 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                             8143 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                             8144 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                             8145 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                             8146 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                             8147 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                             8148 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                             8149 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                             8150 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                             8151 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                             8152 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                             8153 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                             8154 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                             8155 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                             8156 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                             8157 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                             8158 ; 78   |
                             8159 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMI
                                  NT_BITPOS) 
                             8160 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_AL
                                  ARMINTEN_BITPOS) 
                             8161 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WA
                                  TCHDOGEN_BITPOS) 
                             8162 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS
                                  ) 
                             8163 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STAL
                                  EREGS_BITPOS) 
                             8164 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS
                                  ) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 139

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8165 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_
                                  BITPOS) 
                             8166 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                             8167 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                             8168 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<
                                  <HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                             8169 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                             8170 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                             8171 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS
                                  ) 
                             8172 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS
                                  ) 
                             8173 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS
                                  ) 
                             8174 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BIT
                                  POS) 
                             8175 ; 95   |
                             8176 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                             8177 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                             8178 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                             8179 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                             8180 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                             8181 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                             8182 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                             8183 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                             8184 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                             8185 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                                  
                             8186 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                             8187 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                             8188 ; 108  |
                             8189 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                             8190 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                             8191 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                             8192 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                             8193 ; 113  |
                             8194 ; 114  |
                             8195 ; 115  |typedef union               
                             8196 ; 116  |{
                             8197 ; 117  |    struct {
                             8198 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                             8199 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                             8200 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                             8201 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                             8202 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                             8203 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                             8204 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                             8205 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                             8206 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                             8207 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                             8208 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                             8209 ; 129  |    } B;
                             8210 ; 130  |    int I;
                             8211 ; 131  |    unsigned int U;
                             8212 ; 132  |} rtc_csr_type;
                             8213 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Contr
                                  ol / Status Register */
                             8214 ; 134  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 140

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8215 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                             8216 ; 136  |
                             8217 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                             8218 ; 138  |
                             8219 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                             8220 ; 140  |
                             8221 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                             8222 ; 142  |
                             8223 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<
                                  <HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                             8224 ; 144  |
                             8225 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                                  
                             8226 ; 146  |
                             8227 ; 147  |typedef union               
                             8228 ; 148  |{
                             8229 ; 149  |    struct {
                             8230 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                             8231 ; 151  |    } B;
                             8232 ; 152  |    int I;
                             8233 ; 153  |    unsigned int U;
                             8234 ; 154  |} rtc_mseconds0_type;
                             8235 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    
                                  /* RTC MSECONDS Lower Word Register */
                             8236 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                             8237 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                             8238 ; 158  |
                             8239 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                             8240 ; 160  |
                             8241 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                             8242 ; 162  |
                             8243 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                             8244 ; 164  |
                             8245 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1
                                  )<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                             8246 ; 166  |
                             8247 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMAS
                                  K)
                             8248 ; 168  |
                             8249 ; 169  |typedef union               
                             8250 ; 170  |{
                             8251 ; 171  |    struct {
                             8252 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                             8253 ; 173  |    } B;
                             8254 ; 174  |    int I;
                             8255 ; 175  |    unsigned int U;
                             8256 ; 176  |} rtc_mseconds1_type;
                             8257 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    
                                  /* RTC MSECONDS Upper Word Register */
                             8258 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                             8259 ; 179  |
                             8260 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                             8261 ; 181  |#define HW_RTC_UP_OFFSET 2
                             8262 ; 182  |
                             8263 ; 183  |
                             8264 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                             8265 ; 185  |
                             8266 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                             8267 ; 187  |
                             8268 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                             8269 ; 189  |
                             8270 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 141

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8271 ; 191  |
                             8272 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_
                                  RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                             8273 ; 193  |
                             8274 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                             8275 ; 195  |
                             8276 ; 196  |typedef union               
                             8277 ; 197  |{
                             8278 ; 198  |    struct {
                             8279 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                             8280 ; 200  |    } B;
                             8281 ; 201  |    int I;
                             8282 ; 202  |    unsigned int U;
                             8283 ; 203  |} rtc_watchdog_type;
                             8284 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* 
                                  RTC Watchdog Timeout Register */
                             8285 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                             8286 ; 206  |
                             8287 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                             8288 ; 208  |
                             8289 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                             8290 ; 210  |
                             8291 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                             8292 ; 212  |
                             8293 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALAR
                                  M0_ALARMLOW_BITPOS) 
                             8294 ; 214  |
                             8295 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                             8296 ; 216  |
                             8297 ; 217  |typedef union               
                             8298 ; 218  |{
                             8299 ; 219  |    struct {
                             8300 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                             8301 ; 221  |    } B;
                             8302 ; 222  |    int I;
                             8303 ; 223  |    unsigned int U;
                             8304 ; 224  |} rtc_alarm0_type;
                             8305 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC
                                   ALARM Lower Word Register */
                             8306 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                             8307 ; 227  |
                             8308 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                             8309 ; 229  |
                             8310 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                             8311 ; 231  |
                             8312 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                             8313 ; 233  |
                             8314 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_AL
                                  ARM1_ALARMHIGH_BITPOS) 
                             8315 ; 235  |
                             8316 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                             8317 ; 237  |
                             8318 ; 238  |typedef union               
                             8319 ; 239  |{
                             8320 ; 240  |    struct {
                             8321 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                             8322 ; 242  |    } B;
                             8323 ; 243  |    int I;
                             8324 ; 244  |    unsigned int U;
                             8325 ; 245  |} rtc_alarm1_type;
                             8326 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC
                                   ALARM Upper Word Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 142

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8327 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                             8328 ; 248  |
                             8329 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                             8330 ; 250  |
                             8331 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                             8332 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                             8333 ; 253  |
                             8334 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                             8335 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                             8336 ; 256  |
                             8337 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_
                                  RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                             8338 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_X
                                  TALDIVIDE_RSVD0_BITPOS) 
                             8339 ; 259  |
                             8340 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                             8341 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                             8342 ; 262  |
                             8343 ; 263  |typedef union               
                             8344 ; 264  |{
                             8345 ; 265  |    struct {
                             8346 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                             8347 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                             8348 ; 268  |    } B;
                             8349 ; 269  |    int I;
                             8350 ; 270  |    unsigned int U;
                             8351 ; 271  |} rtc_xtaldivide_type;
                             8352 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* 
                                  RTC Xtal-clock Pre-Divider Word Register */
                             8353 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                             8354 ; 274  |
                             8355 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                             8356 ; 276  |
                             8357 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                             8358 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                             8359 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                             8360 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                             8361 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                             8362 ; 282  |
                             8363 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                             8364 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                             8365 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                             8366 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                             8367 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                             8368 ; 288  |
                             8369 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_
                                  RTC_PERSISTENT0_ALARMEN_BITPOS) 
                             8370 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDT
                                  H)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                             8371 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                             8372 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                             8373 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT0_RSVD0_BITPOS) 
                             8374 ; 294  |
                             8375 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                             8376 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SE
                                  TMASK)
                             8377 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 143

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8378 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                                  
                             8379 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                             8380 ; 300  |
                             8381 ; 301  |typedef union               
                             8382 ; 302  |{
                             8383 ; 303  |   struct {
                             8384 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                             8385 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                             8386 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                             8387 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                             8388 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                             8389 ; 309  |   } B;
                             8390 ; 310  |    int I;
                             8391 ; 311  |    unsigned int U;
                             8392 ; 312  |} rtc_PERSISTENT0_type;
                             8393 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /
                                  * RTC PERSISTENT Register0 */
                             8394 ; 314  |
                             8395 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                             8396 ; 316  |
                             8397 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                             8398 ; 318  |
                             8399 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                             8400 ; 320  |
                             8401 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                             8402 ; 322  |
                             8403 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT1_RSVD0_BITPOS) 
                             8404 ; 324  |
                             8405 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                             8406 ; 326  |
                             8407 ; 327  |
                             8408 ; 328  |typedef union               
                             8409 ; 329  |{
                             8410 ; 330  |    struct {
                             8411 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                             8412 ; 332  |    } B;
                             8413 ; 333  |    int I;
                             8414 ; 334  |    unsigned int U;
                             8415 ; 335  |} rtc_PERSISTENT1_type;
                             8416 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /
                                  * RTC PERSISTENT Register1 */
                             8417 ; 337  |
                             8418 ; 338  |
                             8419 ; 339  |#endif
                             8420 ; 340  |
                             8421 ; 341  |
                             8422 ; 342  |
                             8423 ; 343  |
                             8424 ; 344  |
                             8425 ; 345  |
                             8426 ; 346  |
                             8427 ; 347  |
                             8428 ; 348  |
                             8429 ; 349  |
                             8430 ; 350  |
                             8431 ; 351  |
                             8432 ; 352  |
                             8433 ; 353  |
                             8434 
                             8436 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 144

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8437 ; 30   |#include "regsspare.h"
                             8438 
                             8440 
                             8441 ; 1    |#if !(defined(RESGSSPARE_INC))
                             8442 ; 2    |#define RESGSSPARE_INC 1
                             8443 ; 3    |
                             8444 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                             8445 ; 5    |
                             8446 ; 6    |
                             8447 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                             8448 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                             8449 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                             8450 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                             8451 ; 11   |
                             8452 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                             8453 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                             8454 ; 14   |
                             8455 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                             8456 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                             8457 ; 17   |
                             8458 ; 18   |
                             8459 ; 19   |
                             8460 ; 20   |typedef union               
                             8461 ; 21   |{
                             8462 ; 22   |    struct {
                             8463 ; 23   |        int      I2SS       :1;     
                             8464 ; 24   |        int      USBSELECT  :1;     
                             8465 ; 25   |        unsigned            :6;
                             8466 ; 26   |        int      USBPLUGIN  :1;     
                             8467 ; 27   |        int      PSWITCH    :1;     
                             8468 ; 28   |    } B;
                             8469 ; 29   |
                             8470 ; 30   |    int I;
                             8471 ; 31   |
                             8472 ; 32   |} spare_type;
                             8473 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                             8474 ; 34   |
                             8475 ; 35   |
                             8476 ; 36   |
                             8477 ; 37   |#endif
                             8478 
                             8480 
                             8481 ; 31   |#include "regsspi.h"
                             8482 
                             8484 
                             8485 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8486 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                             8487 ; 3    |//;; Filename    : regsspi.inc
                             8488 ; 4    |//;; Description : Register definitions for SPI interface
                             8489 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8490 ; 6    |
                             8491 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                             8492 ; 8    |// The following naming conventions are followed in this file.
                             8493 ; 9    |// All registers are named using the format...
                             8494 ; 10   |//     HW_<module>_<regname>
                             8495 ; 11   |// where <module> is the module name which can be any of the following...
                             8496 ; 12   |//     USB20
                             8497 ; 13   |// (Note that when there is more than one copy of a particular module, the
                             8498 ; 14   |// module name includes a number starting from 0 for the first instance of
                             8499 ; 15   |// that module)
                             8500 ; 16   |// <regname> is the specific register within that module
                             8501 ; 17   |// We also define the following...
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 145

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8502 ; 18   |//     HW_<module>_<regname>_BITPOS
                             8503 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             8504 ; 20   |//     HW_<module>_<regname>_SETMASK
                             8505 ; 21   |// which does something else, and
                             8506 ; 22   |//     HW_<module>_<regname>_CLRMASK
                             8507 ; 23   |// which does something else.
                             8508 ; 24   |// Other rules
                             8509 ; 25   |//     All caps
                             8510 ; 26   |//     Numeric identifiers start at 0
                             8511 ; 27   |#if !(defined(regsspiinc))
                             8512 ; 28   |#define regsspiinc 1
                             8513 ; 29   |
                             8514 ; 30   |#include "types.h"
                             8515 
                             8517 
                             8518 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8519 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8520 ; 3    |//
                             8521 ; 4    |// Filename: types.h
                             8522 ; 5    |// Description: Standard data types
                             8523 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8524 ; 7    |
                             8525 ; 8    |#ifndef _TYPES_H
                             8526 ; 9    |#define _TYPES_H
                             8527 ; 10   |
                             8528 ; 11   |// TODO:  move this outta here!
                             8529 ; 12   |#if !defined(NOERROR)
                             8530 ; 13   |#define NOERROR 0
                             8531 ; 14   |#define SUCCESS 0
                             8532 ; 15   |#endif 
                             8533 ; 16   |#if !defined(SUCCESS)
                             8534 ; 17   |#define SUCCESS  0
                             8535 ; 18   |#endif
                             8536 ; 19   |#if !defined(ERROR)
                             8537 ; 20   |#define ERROR   -1
                             8538 ; 21   |#endif
                             8539 ; 22   |#if !defined(FALSE)
                             8540 ; 23   |#define FALSE 0
                             8541 ; 24   |#endif
                             8542 ; 25   |#if !defined(TRUE)
                             8543 ; 26   |#define TRUE  1
                             8544 ; 27   |#endif
                             8545 ; 28   |
                             8546 ; 29   |#if !defined(NULL)
                             8547 ; 30   |#define NULL 0
                             8548 ; 31   |#endif
                             8549 ; 32   |
                             8550 ; 33   |#define MAX_INT     0x7FFFFF
                             8551 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8552 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8553 ; 36   |#define MAX_ULONG   (-1) 
                             8554 ; 37   |
                             8555 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8556 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8557 ; 40   |
                             8558 ; 41   |
                             8559 ; 42   |#define BYTE    unsigned char       // btVarName
                             8560 ; 43   |#define CHAR    signed char         // cVarName
                             8561 ; 44   |#define USHORT  unsigned short      // usVarName
                             8562 ; 45   |#define SHORT   unsigned short      // sVarName
                             8563 ; 46   |#define WORD    unsigned int        // wVarName
                             8564 ; 47   |#define INT     signed int          // iVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 146

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8565 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8566 ; 49   |#define LONG    signed long         // lVarName
                             8567 ; 50   |#define BOOL    unsigned int        // bVarName
                             8568 ; 51   |#define FRACT   _fract              // frVarName
                             8569 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8570 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8571 ; 54   |#define FLOAT   float               // fVarName
                             8572 ; 55   |#define DBL     double              // dVarName
                             8573 ; 56   |#define ENUM    enum                // eVarName
                             8574 ; 57   |#define CMX     _complex            // cmxVarName
                             8575 ; 58   |typedef WORD UCS3;                   // 
                             8576 ; 59   |
                             8577 ; 60   |#define UINT16  unsigned short
                             8578 ; 61   |#define UINT8   unsigned char   
                             8579 ; 62   |#define UINT32  unsigned long
                             8580 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8581 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8582 ; 65   |#define WCHAR   UINT16
                             8583 ; 66   |
                             8584 ; 67   |//UINT128 is 16 bytes or 6 words
                             8585 ; 68   |typedef struct UINT128_3500 {   
                             8586 ; 69   |    int val[6];     
                             8587 ; 70   |} UINT128_3500;
                             8588 ; 71   |
                             8589 ; 72   |#define UINT128   UINT128_3500
                             8590 ; 73   |
                             8591 ; 74   |// Little endian word packed byte strings:   
                             8592 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8593 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8594 ; 77   |// Little endian word packed byte strings:   
                             8595 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8596 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8597 ; 80   |
                             8598 ; 81   |// Declare Memory Spaces To Use When Coding
                             8599 ; 82   |// A. Sector Buffers
                             8600 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8601 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8602 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8603 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8604 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8605 ; 88   |// B. Media DDI Memory
                             8606 ; 89   |#define MEDIA_DDI_MEM _Y
                             8607 ; 90   |
                             8608 ; 91   |
                             8609 ; 92   |
                             8610 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8611 ; 94   |// Examples of circular pointers:
                             8612 ; 95   |//    INT CIRC cpiVarName
                             8613 ; 96   |//    DWORD CIRC cpdwVarName
                             8614 ; 97   |
                             8615 ; 98   |#define RETCODE INT                 // rcVarName
                             8616 ; 99   |
                             8617 ; 100  |// generic bitfield structure
                             8618 ; 101  |struct Bitfield {
                             8619 ; 102  |    unsigned int B0  :1;
                             8620 ; 103  |    unsigned int B1  :1;
                             8621 ; 104  |    unsigned int B2  :1;
                             8622 ; 105  |    unsigned int B3  :1;
                             8623 ; 106  |    unsigned int B4  :1;
                             8624 ; 107  |    unsigned int B5  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 147

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8625 ; 108  |    unsigned int B6  :1;
                             8626 ; 109  |    unsigned int B7  :1;
                             8627 ; 110  |    unsigned int B8  :1;
                             8628 ; 111  |    unsigned int B9  :1;
                             8629 ; 112  |    unsigned int B10 :1;
                             8630 ; 113  |    unsigned int B11 :1;
                             8631 ; 114  |    unsigned int B12 :1;
                             8632 ; 115  |    unsigned int B13 :1;
                             8633 ; 116  |    unsigned int B14 :1;
                             8634 ; 117  |    unsigned int B15 :1;
                             8635 ; 118  |    unsigned int B16 :1;
                             8636 ; 119  |    unsigned int B17 :1;
                             8637 ; 120  |    unsigned int B18 :1;
                             8638 ; 121  |    unsigned int B19 :1;
                             8639 ; 122  |    unsigned int B20 :1;
                             8640 ; 123  |    unsigned int B21 :1;
                             8641 ; 124  |    unsigned int B22 :1;
                             8642 ; 125  |    unsigned int B23 :1;
                             8643 ; 126  |};
                             8644 ; 127  |
                             8645 ; 128  |union BitInt {
                             8646 ; 129  |        struct Bitfield B;
                             8647 ; 130  |        int        I;
                             8648 ; 131  |};
                             8649 ; 132  |
                             8650 ; 133  |#define MAX_MSG_LENGTH 10
                             8651 ; 134  |struct CMessage
                             8652 ; 135  |{
                             8653 ; 136  |        unsigned int m_uLength;
                             8654 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8655 ; 138  |};
                             8656 ; 139  |
                             8657 ; 140  |typedef struct {
                             8658 ; 141  |    WORD m_wLength;
                             8659 ; 142  |    WORD m_wMessage;
                             8660 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8661 ; 144  |} Message;
                             8662 ; 145  |
                             8663 ; 146  |struct MessageQueueDescriptor
                             8664 ; 147  |{
                             8665 ; 148  |        int *m_pBase;
                             8666 ; 149  |        int m_iModulo;
                             8667 ; 150  |        int m_iSize;
                             8668 ; 151  |        int *m_pHead;
                             8669 ; 152  |        int *m_pTail;
                             8670 ; 153  |};
                             8671 ; 154  |
                             8672 ; 155  |struct ModuleEntry
                             8673 ; 156  |{
                             8674 ; 157  |    int m_iSignaledEventMask;
                             8675 ; 158  |    int m_iWaitEventMask;
                             8676 ; 159  |    int m_iResourceOfCode;
                             8677 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8678 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8679 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8680 ; 163  |    int m_uTimeOutHigh;
                             8681 ; 164  |    int m_uTimeOutLow;
                             8682 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8683 ; 166  |};
                             8684 ; 167  |
                             8685 ; 168  |union WaitMask{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 148

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8686 ; 169  |    struct B{
                             8687 ; 170  |        unsigned int m_bNone     :1;
                             8688 ; 171  |        unsigned int m_bMessage  :1;
                             8689 ; 172  |        unsigned int m_bTimer    :1;
                             8690 ; 173  |        unsigned int m_bButton   :1;
                             8691 ; 174  |    } B;
                             8692 ; 175  |    int I;
                             8693 ; 176  |} ;
                             8694 ; 177  |
                             8695 ; 178  |
                             8696 ; 179  |struct Button {
                             8697 ; 180  |        WORD wButtonEvent;
                             8698 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8699 ; 182  |};
                             8700 ; 183  |
                             8701 ; 184  |struct Message {
                             8702 ; 185  |        WORD wMsgLength;
                             8703 ; 186  |        WORD wMsgCommand;
                             8704 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8705 ; 188  |};
                             8706 ; 189  |
                             8707 ; 190  |union EventTypes {
                             8708 ; 191  |        struct CMessage msg;
                             8709 ; 192  |        struct Button Button ;
                             8710 ; 193  |        struct Message Message;
                             8711 ; 194  |};
                             8712 ; 195  |
                             8713 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8714 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8715 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8716 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8717 ; 200  |
                             8718 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8719 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8720 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8721 ; 204  |
                             8722 ; 205  |#if DEBUG
                             8723 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8724 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8725 ; 208  |#else 
                             8726 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8727 ; 210  |#define DebugBuildAssert(x)    
                             8728 ; 211  |#endif
                             8729 ; 212  |
                             8730 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8731 ; 214  |//  #pragma asm
                             8732 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8733 ; 216  |//  #pragma endasm
                             8734 ; 217  |
                             8735 ; 218  |
                             8736 ; 219  |#ifdef COLOR_262K
                             8737 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8738 ; 221  |#elif defined(COLOR_65K)
                             8739 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8740 ; 223  |#else
                             8741 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8742 ; 225  |#endif
                             8743 ; 226  |    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 149

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8744 ; 227  |#endif // #ifndef _TYPES_H
                             8745 
                             8747 
                             8748 ; 31   |
                             8749 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8750 ; 33   |
                             8751 ; 34   |//   SPI STMP3500 Registers 
                             8752 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                             8753 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8754 ; 37   |
                             8755 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                             8756 ; 39   |
                             8757 ; 40   |
                             8758 ; 41   |
                             8759 ; 42   |// /////////////////////////////////////////////
                             8760 ; 43   |// //  SPI Control/Status Register Bit Definitions
                             8761 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                             8762 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                             8763 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                             8764 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                             8765 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                             8766 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                             8767 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                             8768 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                             8769 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                             8770 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                             8771 ; 54   |
                             8772 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                             8773 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                             8774 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                             8775 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                             8776 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                             8777 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                             8778 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                             8779 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                             8780 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                             8781 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                             8782 ; 65   |
                             8783 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                             8784 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                             8785 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                             8786 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                             8787 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                             8788 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                             8789 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                             8790 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                             8791 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                             8792 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
                             8793 ; 76   |
                             8794 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                             8795 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                             8796 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                             8797 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                             8798 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                             8799 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                             8800 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                             8801 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                             8802 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                             8803 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                             8804 ; 87   |
                             8805 ; 88   |typedef union               
                             8806 ; 89   |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 150

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8807 ; 90   |    struct {
                             8808 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                             8809 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                             8810 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                             8811 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                             8812 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                             8813 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                             8814 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                             8815 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                             8816 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                             8817 ; 100  |    } B;
                             8818 ; 101  |
                             8819 ; 102  |    int I;
                             8820 ; 103  |    unsigned int U;
                             8821 ; 104  |} spcsr_type;
                             8822 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / S
                                  tatus Register */
                             8823 ; 106  |
                             8824 ; 107  |// /////////////////////////////////////////////
                             8825 ; 108  |// //  SPI Data Register Bit Definitions
                             8826 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                             8827 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                             8828 ; 111  |
                             8829 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                             8830 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                             8831 ; 114  |
                             8832 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                             8833 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                             8834 ; 117  |
                             8835 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                             8836 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                             8837 ; 120  |
                             8838 ; 121  |typedef union               
                             8839 ; 122  |{
                             8840 ; 123  |    struct {
                             8841 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                             8842 ; 125  |    } B;
                             8843 ; 126  |
                             8844 ; 127  |    int I;
                             8845 ; 128  |    unsigned int U;
                             8846 ; 129  |} spdr_type;
                             8847 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Regist
                                  er */
                             8848 ; 131  |
                             8849 ; 132  |
                             8850 ; 133  |#endif
                             8851 ; 134  |
                             8852 ; 135  |
                             8853 
                             8855 
                             8856 ; 32   |#include "regsswizzle.h"
                             8857 
                             8859 
                             8860 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8861 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                             8862 ; 3    |//;; Filename    : regsswizzle.inc
                             8863 ; 4    |//;; Description : Register definitions for Swizzle interface
                             8864 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8865 ; 6    |
                             8866 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                             8867 ; 8    |// The following naming conventions are followed in this file.
                             8868 ; 9    |// All registers are named using the format...
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 151

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8869 ; 10   |//     HW_<module>_<regname>
                             8870 ; 11   |// where <module> is the module name which can be any of the following...
                             8871 ; 12   |//     USB20
                             8872 ; 13   |// (Note that when there is more than one copy of a particular module, the
                             8873 ; 14   |// module name includes a number starting from 0 for the first instance of
                             8874 ; 15   |// that module)
                             8875 ; 16   |// <regname> is the specific register within that module
                             8876 ; 17   |// We also define the following...
                             8877 ; 18   |//     HW_<module>_<regname>_BITPOS
                             8878 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             8879 ; 20   |//     HW_<module>_<regname>_SETMASK
                             8880 ; 21   |// which does something else, and
                             8881 ; 22   |//     HW_<module>_<regname>_CLRMASK
                             8882 ; 23   |// which does something else.
                             8883 ; 24   |// Other rules
                             8884 ; 25   |//     All caps
                             8885 ; 26   |//     Numeric identifiers start at 0
                             8886 ; 27   |#if !(defined(regsswizzleinc))
                             8887 ; 28   |#define regsswizzleinc 1
                             8888 ; 29   |
                             8889 ; 30   |#include "types.h"
                             8890 
                             8892 
                             8893 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8894 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8895 ; 3    |//
                             8896 ; 4    |// Filename: types.h
                             8897 ; 5    |// Description: Standard data types
                             8898 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8899 ; 7    |
                             8900 ; 8    |#ifndef _TYPES_H
                             8901 ; 9    |#define _TYPES_H
                             8902 ; 10   |
                             8903 ; 11   |// TODO:  move this outta here!
                             8904 ; 12   |#if !defined(NOERROR)
                             8905 ; 13   |#define NOERROR 0
                             8906 ; 14   |#define SUCCESS 0
                             8907 ; 15   |#endif 
                             8908 ; 16   |#if !defined(SUCCESS)
                             8909 ; 17   |#define SUCCESS  0
                             8910 ; 18   |#endif
                             8911 ; 19   |#if !defined(ERROR)
                             8912 ; 20   |#define ERROR   -1
                             8913 ; 21   |#endif
                             8914 ; 22   |#if !defined(FALSE)
                             8915 ; 23   |#define FALSE 0
                             8916 ; 24   |#endif
                             8917 ; 25   |#if !defined(TRUE)
                             8918 ; 26   |#define TRUE  1
                             8919 ; 27   |#endif
                             8920 ; 28   |
                             8921 ; 29   |#if !defined(NULL)
                             8922 ; 30   |#define NULL 0
                             8923 ; 31   |#endif
                             8924 ; 32   |
                             8925 ; 33   |#define MAX_INT     0x7FFFFF
                             8926 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8927 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8928 ; 36   |#define MAX_ULONG   (-1) 
                             8929 ; 37   |
                             8930 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8931 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 152

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8932 ; 40   |
                             8933 ; 41   |
                             8934 ; 42   |#define BYTE    unsigned char       // btVarName
                             8935 ; 43   |#define CHAR    signed char         // cVarName
                             8936 ; 44   |#define USHORT  unsigned short      // usVarName
                             8937 ; 45   |#define SHORT   unsigned short      // sVarName
                             8938 ; 46   |#define WORD    unsigned int        // wVarName
                             8939 ; 47   |#define INT     signed int          // iVarName
                             8940 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8941 ; 49   |#define LONG    signed long         // lVarName
                             8942 ; 50   |#define BOOL    unsigned int        // bVarName
                             8943 ; 51   |#define FRACT   _fract              // frVarName
                             8944 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8945 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8946 ; 54   |#define FLOAT   float               // fVarName
                             8947 ; 55   |#define DBL     double              // dVarName
                             8948 ; 56   |#define ENUM    enum                // eVarName
                             8949 ; 57   |#define CMX     _complex            // cmxVarName
                             8950 ; 58   |typedef WORD UCS3;                   // 
                             8951 ; 59   |
                             8952 ; 60   |#define UINT16  unsigned short
                             8953 ; 61   |#define UINT8   unsigned char   
                             8954 ; 62   |#define UINT32  unsigned long
                             8955 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8956 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8957 ; 65   |#define WCHAR   UINT16
                             8958 ; 66   |
                             8959 ; 67   |//UINT128 is 16 bytes or 6 words
                             8960 ; 68   |typedef struct UINT128_3500 {   
                             8961 ; 69   |    int val[6];     
                             8962 ; 70   |} UINT128_3500;
                             8963 ; 71   |
                             8964 ; 72   |#define UINT128   UINT128_3500
                             8965 ; 73   |
                             8966 ; 74   |// Little endian word packed byte strings:   
                             8967 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8968 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8969 ; 77   |// Little endian word packed byte strings:   
                             8970 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8971 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8972 ; 80   |
                             8973 ; 81   |// Declare Memory Spaces To Use When Coding
                             8974 ; 82   |// A. Sector Buffers
                             8975 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8976 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8977 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8978 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8979 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8980 ; 88   |// B. Media DDI Memory
                             8981 ; 89   |#define MEDIA_DDI_MEM _Y
                             8982 ; 90   |
                             8983 ; 91   |
                             8984 ; 92   |
                             8985 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8986 ; 94   |// Examples of circular pointers:
                             8987 ; 95   |//    INT CIRC cpiVarName
                             8988 ; 96   |//    DWORD CIRC cpdwVarName
                             8989 ; 97   |
                             8990 ; 98   |#define RETCODE INT                 // rcVarName
                             8991 ; 99   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 153

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8992 ; 100  |// generic bitfield structure
                             8993 ; 101  |struct Bitfield {
                             8994 ; 102  |    unsigned int B0  :1;
                             8995 ; 103  |    unsigned int B1  :1;
                             8996 ; 104  |    unsigned int B2  :1;
                             8997 ; 105  |    unsigned int B3  :1;
                             8998 ; 106  |    unsigned int B4  :1;
                             8999 ; 107  |    unsigned int B5  :1;
                             9000 ; 108  |    unsigned int B6  :1;
                             9001 ; 109  |    unsigned int B7  :1;
                             9002 ; 110  |    unsigned int B8  :1;
                             9003 ; 111  |    unsigned int B9  :1;
                             9004 ; 112  |    unsigned int B10 :1;
                             9005 ; 113  |    unsigned int B11 :1;
                             9006 ; 114  |    unsigned int B12 :1;
                             9007 ; 115  |    unsigned int B13 :1;
                             9008 ; 116  |    unsigned int B14 :1;
                             9009 ; 117  |    unsigned int B15 :1;
                             9010 ; 118  |    unsigned int B16 :1;
                             9011 ; 119  |    unsigned int B17 :1;
                             9012 ; 120  |    unsigned int B18 :1;
                             9013 ; 121  |    unsigned int B19 :1;
                             9014 ; 122  |    unsigned int B20 :1;
                             9015 ; 123  |    unsigned int B21 :1;
                             9016 ; 124  |    unsigned int B22 :1;
                             9017 ; 125  |    unsigned int B23 :1;
                             9018 ; 126  |};
                             9019 ; 127  |
                             9020 ; 128  |union BitInt {
                             9021 ; 129  |        struct Bitfield B;
                             9022 ; 130  |        int        I;
                             9023 ; 131  |};
                             9024 ; 132  |
                             9025 ; 133  |#define MAX_MSG_LENGTH 10
                             9026 ; 134  |struct CMessage
                             9027 ; 135  |{
                             9028 ; 136  |        unsigned int m_uLength;
                             9029 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9030 ; 138  |};
                             9031 ; 139  |
                             9032 ; 140  |typedef struct {
                             9033 ; 141  |    WORD m_wLength;
                             9034 ; 142  |    WORD m_wMessage;
                             9035 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9036 ; 144  |} Message;
                             9037 ; 145  |
                             9038 ; 146  |struct MessageQueueDescriptor
                             9039 ; 147  |{
                             9040 ; 148  |        int *m_pBase;
                             9041 ; 149  |        int m_iModulo;
                             9042 ; 150  |        int m_iSize;
                             9043 ; 151  |        int *m_pHead;
                             9044 ; 152  |        int *m_pTail;
                             9045 ; 153  |};
                             9046 ; 154  |
                             9047 ; 155  |struct ModuleEntry
                             9048 ; 156  |{
                             9049 ; 157  |    int m_iSignaledEventMask;
                             9050 ; 158  |    int m_iWaitEventMask;
                             9051 ; 159  |    int m_iResourceOfCode;
                             9052 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 154

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9053 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9054 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9055 ; 163  |    int m_uTimeOutHigh;
                             9056 ; 164  |    int m_uTimeOutLow;
                             9057 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9058 ; 166  |};
                             9059 ; 167  |
                             9060 ; 168  |union WaitMask{
                             9061 ; 169  |    struct B{
                             9062 ; 170  |        unsigned int m_bNone     :1;
                             9063 ; 171  |        unsigned int m_bMessage  :1;
                             9064 ; 172  |        unsigned int m_bTimer    :1;
                             9065 ; 173  |        unsigned int m_bButton   :1;
                             9066 ; 174  |    } B;
                             9067 ; 175  |    int I;
                             9068 ; 176  |} ;
                             9069 ; 177  |
                             9070 ; 178  |
                             9071 ; 179  |struct Button {
                             9072 ; 180  |        WORD wButtonEvent;
                             9073 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9074 ; 182  |};
                             9075 ; 183  |
                             9076 ; 184  |struct Message {
                             9077 ; 185  |        WORD wMsgLength;
                             9078 ; 186  |        WORD wMsgCommand;
                             9079 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9080 ; 188  |};
                             9081 ; 189  |
                             9082 ; 190  |union EventTypes {
                             9083 ; 191  |        struct CMessage msg;
                             9084 ; 192  |        struct Button Button ;
                             9085 ; 193  |        struct Message Message;
                             9086 ; 194  |};
                             9087 ; 195  |
                             9088 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9089 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9090 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9091 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9092 ; 200  |
                             9093 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9094 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9095 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9096 ; 204  |
                             9097 ; 205  |#if DEBUG
                             9098 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9099 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9100 ; 208  |#else 
                             9101 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9102 ; 210  |#define DebugBuildAssert(x)    
                             9103 ; 211  |#endif
                             9104 ; 212  |
                             9105 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9106 ; 214  |//  #pragma asm
                             9107 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9108 ; 216  |//  #pragma endasm
                             9109 ; 217  |
                             9110 ; 218  |
                             9111 ; 219  |#ifdef COLOR_262K
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 155

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9112 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9113 ; 221  |#elif defined(COLOR_65K)
                             9114 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9115 ; 223  |#else
                             9116 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9117 ; 225  |#endif
                             9118 ; 226  |    
                             9119 ; 227  |#endif // #ifndef _TYPES_H
                             9120 
                             9122 
                             9123 ; 31   |
                             9124 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9125 ; 33   |
                             9126 ; 34   |//   SWIZZLE STMP3500 Registers 
                             9127 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                             9128 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9129 ; 37   |
                             9130 ; 38   |
                             9131 ; 39   |
                             9132 ; 40   |
                             9133 ; 41   |
                             9134 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                             9135 ; 43   |
                             9136 ; 44   |
                             9137 ; 45   |
                             9138 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                             9139 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                             9140 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                             9141 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                             9142 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                             9143 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                             9144 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                             9145 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                             9146 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                             9147 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                             9148 ; 56   |
                             9149 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                             9150 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                             9151 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                             9152 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                             9153 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                             9154 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                             9155 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                             9156 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                             9157 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                             9158 ; 66   |
                             9159 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITP
                                  OS)
                             9160 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITP
                                  OS)
                             9161 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_B
                                  ITPOS)
                             9162 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIG
                                  N_BITPOS)
                             9163 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_S
                                  HIFT_BITPOS)
                             9164 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_B
                                  ITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 156

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9165 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECS
                                  R1_CLK_OFF_BITPOS)
                             9166 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1
                                  _NEWADD_BITPOS)
                             9167 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSV
                                  D_BITPOS)
                             9168 ; 76   |
                             9169 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                             9170 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                             9171 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                             9172 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                             9173 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                             9174 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                             9175 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                             9176 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                             9177 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                             9178 ; 86   |
                             9179 ; 87   |////////////////////////////////////////////////////////////////////////////////
                             9180 ; 88   |//  Bit Manipulation Unit Registers
                             9181 ; 89   |////////////////////////////////////////////////////////////////////////////////
                             9182 ; 90   |typedef union
                             9183 ; 91   |{
                             9184 ; 92   |    struct
                             9185 ; 93   |    {
                             9186 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                             9187 ; 95   |    int LA      :1;     /* Left Align Data                          */
                             9188 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                             9189 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                             9190 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                             9191 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                             9192 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                             9193 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                             9194 ; 102  |    } B;
                             9195 ; 103  |    int I;
                             9196 ; 104  |    unsigned U;
                             9197 ; 105  |} swizzlecsr1_type;
                             9198 ; 106  |////////////////////////////////////////////////////////////////////////////////
                             9199 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* S
                                  wizzle Control & Status Register 1 */
                             9200 ; 108  |
                             9201 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                             9202 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                             9203 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                             9204 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                             9205 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                             9206 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                             9207 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                             9208 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                             9209 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                             9210 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
                             9211 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                             9212 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                             9213 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                             9214 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                             9215 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                             9216 ; 124  |
                             9217 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                             9218 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                             9219 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                             9220 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                             9221 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                             9222 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 157

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9223 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                             9224 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                             9225 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                             9226 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                             9227 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                             9228 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                             9229 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                             9230 ; 138  |
                             9231 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KIC
                                  K_BITPOS)
                             9232 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_S
                                  ASEL_BITPOS)
                             9233 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECS
                                  R2_DESASEL_BITPOS)
                             9234 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIG
                                  E_BITPOS)
                             9235 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _BITREV_BITPOS)
                             9236 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLS
                                  B_BITPOS)
                             9237 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMS
                                  B_BITPOS)
                             9238 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  L_BITPOS)
                             9239 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  I_BITPOS)
                             9240 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_B
                                  S_EN_BITPOS)
                             9241 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZ
                                  LECSR2_SBYTEDEST_BITPOS)
                             9242 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _UNKICK_BITPOS)
                             9243 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSV
                                  D_BITPOS)
                             9244 ; 152  |
                             9245 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                             9246 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                             9247 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                             9248 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                             9249 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                             9250 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                             9251 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                             9252 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                             9253 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                             9254 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                             9255 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                             9256 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                             9257 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                             9258 ; 166  |
                             9259 ; 167  |///////////////////////////////////////////////////////////////////////////////
                             9260 ; 168  |typedef union
                             9261 ; 169  |{
                             9262 ; 170  |    struct
                             9263 ; 171  |    {
                             9264 ; 172  |    int KICK    :1;         /* Start transfer                      */
                             9265 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                             9266 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                             9267 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                             9268 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                             9269 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                             9270 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                             9271 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 158

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9272 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                             9273 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                             9274 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                             9275 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                             9276 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                             9277 ; 185  |    } B;
                             9278 ; 186  |    unsigned int I;
                             9279 ; 187  |    unsigned int U;
                             9280 ; 188  |} swizzlecsr2_type;
                             9281 ; 189  |///////////////////////////////////////////////////////////////////////////////
                             9282 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* S
                                  wizzle Control & Status Register 2 */
                             9283 ; 191  |
                             9284 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                             9285 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                             9286 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                             9287 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                             9288 ; 196  |
                             9289 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                             9290 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                             9291 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                             9292 ; 200  |
                             9293 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  SIZE_BITPOS)
                             9294 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWI
                                  ZZLESIZER_NEW_SHIFT_BITPOS)
                             9295 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  RSVD_BITPOS)
                             9296 ; 204  |
                             9297 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                             9298 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                             9299 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                             9300 ; 208  |
                             9301 ; 209  |///////////////////////////////////////////////////////////////////////////////
                             9302 ; 210  |typedef union
                             9303 ; 211  |{
                             9304 ; 212  |    struct
                             9305 ; 213  |    {
                             9306 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                             9307 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                             9308 ; 216  |    } B;
                             9309 ; 217  |    int I;
                             9310 ; 218  |    unsigned U;
                             9311 ; 219  |} swizzlesizer_type;
                             9312 ; 220  |///////////////////////////////////////////////////////////////////////////////
                             9313 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))       
                                   /* Swizzle Transfer Size Register */
                             9314 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* S
                                  wizzle Source Address Register */
                             9315 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* S
                                  wizzle Data1 Register */
                             9316 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* S
                                  wizzle Data2 Register */
                             9317 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* S
                                  wizzle Destination Address Register */
                             9318 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* S
                                  wizzle Big Endian Register */
                             9319 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* S
                                  wizzle BITREV Register */
                             9320 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* S
                                  wizzle Pass Least Significant Byte Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 159

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9321 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* S
                                  wizzle Pass Intermediate Byte Register */
                             9322 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* S
                                  wizzle Pass Most Significant Byte Register */
                             9323 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* S
                                  wizzle Pass Least Significant Word Register */
                             9324 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* S
                                  wizzle Pass Intermediate Significant Word Register */
                             9325 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* S
                                  wizzle Pass Most Significant Word Register */
                             9326 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Sw
                                  izzle Barrel Shift Register */
                             9327 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swi
                                  zzle Divide By 3 Lower Register */
                             9328 ; 236  |
                             9329 ; 237  |
                             9330 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                             9331 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                             9332 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                             9333 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                             9334 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                             9335 ; 243  |
                             9336 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                             9337 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                             9338 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                             9339 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                             9340 ; 248  |
                             9341 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW
                                  _SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                             9342 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD0_BITPOS)
                             9343 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_S
                                  WIZZLEDIV3UR_REMAINDER_BITPOS)
                             9344 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD1_BITPOS)
                             9345 ; 253  |
                             9346 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                             9347 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                             9348 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                             9349 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                             9350 ; 258  |
                             9351 ; 259  |///////////////////////////////////////////////////////////////////////////////
                             9352 ; 260  |typedef union
                             9353 ; 261  |{
                             9354 ; 262  |    struct
                             9355 ; 263  |    {
                             9356 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                             9357 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                             9358 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                             9359 ; 267  |    } B;
                             9360 ; 268  |    int I;
                             9361 ; 269  |    unsigned U;
                             9362 ; 270  |} swizzlediv3ur_type;
                             9363 ; 271  |///////////////////////////////////////////////////////////////////////////////
                             9364 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    
                                  /* Swizzle Divide By 3 Upper Register */
                             9365 ; 273  |
                             9366 ; 274  |#endif
                             9367 ; 275  |
                             9368 
                             9370 
                             9371 ; 33   |#include "regssdram.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 160

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9372 
                             9374 
                             9375 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9376 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                             9377 ; 3    |//;  File        : regssdram.inc
                             9378 ; 4    |//;  Description : Mixed Signal IP Register definition
                             9379 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9380 ; 6    |
                             9381 ; 7    |// The following naming conventions are followed in this file.
                             9382 ; 8    |// All registers are named using the format...
                             9383 ; 9    |//     HW_<module>_<regname>
                             9384 ; 10   |// where <module> is the module name which can be any of the following...
                             9385 ; 11   |//     SYSTEM
                             9386 ; 12   |// (Note that when there is more than one copy of a particular module, the
                             9387 ; 13   |// module name includes a number starting from 0 for the first instance of
                             9388 ; 14   |// that module)
                             9389 ; 15   |// <regname> is the specific register within that module
                             9390 ; 16   |// We also define the following...
                             9391 ; 17   |//     HW_<module>_<regname>_BITPOS
                             9392 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             9393 ; 19   |//     HW_<module>_<regname>_SETMASK
                             9394 ; 20   |// which does something else, and
                             9395 ; 21   |//     HW_<module>_<regname>_CLRMASK
                             9396 ; 22   |// which does something else.
                             9397 ; 23   |// Other rules
                             9398 ; 24   |//     All caps
                             9399 ; 25   |//     Numeric identifiers start at 0
                             9400 ; 26   |
                             9401 ; 27   |#if !(defined(regssdraminc))
                             9402 ; 28   |#define regssdraminc 1
                             9403 ; 29   |
                             9404 ; 30   |#include "types.h"
                             9405 
                             9407 
                             9408 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9409 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9410 ; 3    |//
                             9411 ; 4    |// Filename: types.h
                             9412 ; 5    |// Description: Standard data types
                             9413 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9414 ; 7    |
                             9415 ; 8    |#ifndef _TYPES_H
                             9416 ; 9    |#define _TYPES_H
                             9417 ; 10   |
                             9418 ; 11   |// TODO:  move this outta here!
                             9419 ; 12   |#if !defined(NOERROR)
                             9420 ; 13   |#define NOERROR 0
                             9421 ; 14   |#define SUCCESS 0
                             9422 ; 15   |#endif 
                             9423 ; 16   |#if !defined(SUCCESS)
                             9424 ; 17   |#define SUCCESS  0
                             9425 ; 18   |#endif
                             9426 ; 19   |#if !defined(ERROR)
                             9427 ; 20   |#define ERROR   -1
                             9428 ; 21   |#endif
                             9429 ; 22   |#if !defined(FALSE)
                             9430 ; 23   |#define FALSE 0
                             9431 ; 24   |#endif
                             9432 ; 25   |#if !defined(TRUE)
                             9433 ; 26   |#define TRUE  1
                             9434 ; 27   |#endif
                             9435 ; 28   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 161

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9436 ; 29   |#if !defined(NULL)
                             9437 ; 30   |#define NULL 0
                             9438 ; 31   |#endif
                             9439 ; 32   |
                             9440 ; 33   |#define MAX_INT     0x7FFFFF
                             9441 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9442 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9443 ; 36   |#define MAX_ULONG   (-1) 
                             9444 ; 37   |
                             9445 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9446 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9447 ; 40   |
                             9448 ; 41   |
                             9449 ; 42   |#define BYTE    unsigned char       // btVarName
                             9450 ; 43   |#define CHAR    signed char         // cVarName
                             9451 ; 44   |#define USHORT  unsigned short      // usVarName
                             9452 ; 45   |#define SHORT   unsigned short      // sVarName
                             9453 ; 46   |#define WORD    unsigned int        // wVarName
                             9454 ; 47   |#define INT     signed int          // iVarName
                             9455 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9456 ; 49   |#define LONG    signed long         // lVarName
                             9457 ; 50   |#define BOOL    unsigned int        // bVarName
                             9458 ; 51   |#define FRACT   _fract              // frVarName
                             9459 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9460 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9461 ; 54   |#define FLOAT   float               // fVarName
                             9462 ; 55   |#define DBL     double              // dVarName
                             9463 ; 56   |#define ENUM    enum                // eVarName
                             9464 ; 57   |#define CMX     _complex            // cmxVarName
                             9465 ; 58   |typedef WORD UCS3;                   // 
                             9466 ; 59   |
                             9467 ; 60   |#define UINT16  unsigned short
                             9468 ; 61   |#define UINT8   unsigned char   
                             9469 ; 62   |#define UINT32  unsigned long
                             9470 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9471 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9472 ; 65   |#define WCHAR   UINT16
                             9473 ; 66   |
                             9474 ; 67   |//UINT128 is 16 bytes or 6 words
                             9475 ; 68   |typedef struct UINT128_3500 {   
                             9476 ; 69   |    int val[6];     
                             9477 ; 70   |} UINT128_3500;
                             9478 ; 71   |
                             9479 ; 72   |#define UINT128   UINT128_3500
                             9480 ; 73   |
                             9481 ; 74   |// Little endian word packed byte strings:   
                             9482 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9483 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9484 ; 77   |// Little endian word packed byte strings:   
                             9485 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9486 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9487 ; 80   |
                             9488 ; 81   |// Declare Memory Spaces To Use When Coding
                             9489 ; 82   |// A. Sector Buffers
                             9490 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9491 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9492 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9493 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9494 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9495 ; 88   |// B. Media DDI Memory
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 162

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9496 ; 89   |#define MEDIA_DDI_MEM _Y
                             9497 ; 90   |
                             9498 ; 91   |
                             9499 ; 92   |
                             9500 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9501 ; 94   |// Examples of circular pointers:
                             9502 ; 95   |//    INT CIRC cpiVarName
                             9503 ; 96   |//    DWORD CIRC cpdwVarName
                             9504 ; 97   |
                             9505 ; 98   |#define RETCODE INT                 // rcVarName
                             9506 ; 99   |
                             9507 ; 100  |// generic bitfield structure
                             9508 ; 101  |struct Bitfield {
                             9509 ; 102  |    unsigned int B0  :1;
                             9510 ; 103  |    unsigned int B1  :1;
                             9511 ; 104  |    unsigned int B2  :1;
                             9512 ; 105  |    unsigned int B3  :1;
                             9513 ; 106  |    unsigned int B4  :1;
                             9514 ; 107  |    unsigned int B5  :1;
                             9515 ; 108  |    unsigned int B6  :1;
                             9516 ; 109  |    unsigned int B7  :1;
                             9517 ; 110  |    unsigned int B8  :1;
                             9518 ; 111  |    unsigned int B9  :1;
                             9519 ; 112  |    unsigned int B10 :1;
                             9520 ; 113  |    unsigned int B11 :1;
                             9521 ; 114  |    unsigned int B12 :1;
                             9522 ; 115  |    unsigned int B13 :1;
                             9523 ; 116  |    unsigned int B14 :1;
                             9524 ; 117  |    unsigned int B15 :1;
                             9525 ; 118  |    unsigned int B16 :1;
                             9526 ; 119  |    unsigned int B17 :1;
                             9527 ; 120  |    unsigned int B18 :1;
                             9528 ; 121  |    unsigned int B19 :1;
                             9529 ; 122  |    unsigned int B20 :1;
                             9530 ; 123  |    unsigned int B21 :1;
                             9531 ; 124  |    unsigned int B22 :1;
                             9532 ; 125  |    unsigned int B23 :1;
                             9533 ; 126  |};
                             9534 ; 127  |
                             9535 ; 128  |union BitInt {
                             9536 ; 129  |        struct Bitfield B;
                             9537 ; 130  |        int        I;
                             9538 ; 131  |};
                             9539 ; 132  |
                             9540 ; 133  |#define MAX_MSG_LENGTH 10
                             9541 ; 134  |struct CMessage
                             9542 ; 135  |{
                             9543 ; 136  |        unsigned int m_uLength;
                             9544 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9545 ; 138  |};
                             9546 ; 139  |
                             9547 ; 140  |typedef struct {
                             9548 ; 141  |    WORD m_wLength;
                             9549 ; 142  |    WORD m_wMessage;
                             9550 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9551 ; 144  |} Message;
                             9552 ; 145  |
                             9553 ; 146  |struct MessageQueueDescriptor
                             9554 ; 147  |{
                             9555 ; 148  |        int *m_pBase;
                             9556 ; 149  |        int m_iModulo;
                             9557 ; 150  |        int m_iSize;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 163

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9558 ; 151  |        int *m_pHead;
                             9559 ; 152  |        int *m_pTail;
                             9560 ; 153  |};
                             9561 ; 154  |
                             9562 ; 155  |struct ModuleEntry
                             9563 ; 156  |{
                             9564 ; 157  |    int m_iSignaledEventMask;
                             9565 ; 158  |    int m_iWaitEventMask;
                             9566 ; 159  |    int m_iResourceOfCode;
                             9567 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9568 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9569 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9570 ; 163  |    int m_uTimeOutHigh;
                             9571 ; 164  |    int m_uTimeOutLow;
                             9572 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9573 ; 166  |};
                             9574 ; 167  |
                             9575 ; 168  |union WaitMask{
                             9576 ; 169  |    struct B{
                             9577 ; 170  |        unsigned int m_bNone     :1;
                             9578 ; 171  |        unsigned int m_bMessage  :1;
                             9579 ; 172  |        unsigned int m_bTimer    :1;
                             9580 ; 173  |        unsigned int m_bButton   :1;
                             9581 ; 174  |    } B;
                             9582 ; 175  |    int I;
                             9583 ; 176  |} ;
                             9584 ; 177  |
                             9585 ; 178  |
                             9586 ; 179  |struct Button {
                             9587 ; 180  |        WORD wButtonEvent;
                             9588 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9589 ; 182  |};
                             9590 ; 183  |
                             9591 ; 184  |struct Message {
                             9592 ; 185  |        WORD wMsgLength;
                             9593 ; 186  |        WORD wMsgCommand;
                             9594 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9595 ; 188  |};
                             9596 ; 189  |
                             9597 ; 190  |union EventTypes {
                             9598 ; 191  |        struct CMessage msg;
                             9599 ; 192  |        struct Button Button ;
                             9600 ; 193  |        struct Message Message;
                             9601 ; 194  |};
                             9602 ; 195  |
                             9603 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9604 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9605 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9606 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9607 ; 200  |
                             9608 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9609 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9610 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9611 ; 204  |
                             9612 ; 205  |#if DEBUG
                             9613 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9614 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9615 ; 208  |#else 
                             9616 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9617 ; 210  |#define DebugBuildAssert(x)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 164

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9618 ; 211  |#endif
                             9619 ; 212  |
                             9620 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9621 ; 214  |//  #pragma asm
                             9622 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9623 ; 216  |//  #pragma endasm
                             9624 ; 217  |
                             9625 ; 218  |
                             9626 ; 219  |#ifdef COLOR_262K
                             9627 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9628 ; 221  |#elif defined(COLOR_65K)
                             9629 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9630 ; 223  |#else
                             9631 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9632 ; 225  |#endif
                             9633 ; 226  |    
                             9634 ; 227  |#endif // #ifndef _TYPES_H
                             9635 
                             9637 
                             9638 ; 31   |
                             9639 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                             9640 ; 33   |
                             9641 ; 34   |
                             9642 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                             9643 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                             9644 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                             9645 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                             9646 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                             9647 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                             9648 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                             9649 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                             9650 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                             9651 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                             9652 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                             9653 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                             9654 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                             9655 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                             9656 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                             9657 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                             9658 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                             9659 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                             9660 ; 53   |
                             9661 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                             9662 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                             9663 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                             9664 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                             9665 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
                             9666 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                             9667 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                             9668 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                             9669 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                             9670 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                             9671 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                             9672 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                             9673 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                             9674 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                             9675 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                             9676 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                             9677 ; 70   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 165

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9678 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SD
                                  RAMEN_BITPOS)
                             9679 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                             9680 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS
                                  )
                             9681 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BIT
                                  POS)
                             9682 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                             9683 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_
                                  BITPOS)
                             9684 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BIT
                                  POS)
                             9685 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_
                                  BITPOS)
                             9686 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS
                                  )
                             9687 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BIT
                                  POS)
                             9688 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_
                                  BITPOS)
                             9689 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_
                                  BITPOS)
                             9690 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS
                                  )
                             9691 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_
                                  BITPOS)
                             9692 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_
                                  BITPOS)
                             9693 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BIT
                                  POS)
                             9694 ; 87   |
                             9695 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                             9696 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                             9697 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                             9698 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                             9699 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                             9700 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                             9701 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                             9702 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                             9703 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                             9704 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                             9705 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                             9706 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                             9707 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                             9708 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                             9709 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                             9710 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                             9711 ; 104  |
                             9712 ; 105  |typedef union               
                             9713 ; 106  |{
                             9714 ; 107  |    struct {
                             9715 ; 108  |        int SDRAMEN                     :1;
                             9716 ; 109  |        int IE                          :1;
                             9717 ; 110  |        int RNW                         :1;
                             9718 ; 111  |        int KICK                        :1;
                             9719 ; 112  |        int LM                          :1;
                             9720 ; 113  |        int ISTAT                       :1;
                             9721 ; 114  |        int PWDN                        :1;
                             9722 ; 115  |        int RSVD                        :1;
                             9723 ; 116  |        int SBYTE                       :2;
                             9724 ; 117  |        int MEM                         :2;
                             9725 ; 118  |        int BIGE                        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 166

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9726 ; 119  |        int ASIZE                       :3;
                             9727 ; 120  |        int UKICK                       :1;
                             9728 ; 121  |        int DIV                         :4;
                             9729 ; 122  |        int MULTI                       :1;
                             9730 ; 123  |        int SDRAM                       :1;
                             9731 ; 124  |        int SIGN                        :1;
                             9732 ; 125  |    } B;
                             9733 ; 126  |    int I;
                             9734 ; 127  |} sdramcsr_type;
                             9735 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                             9736 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                             9737 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                             9738 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                             9739 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                             9740 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                             9741 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                             9742 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                             9743 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                             9744 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                             9745 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                             9746 ; 139  |
                             9747 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                             9748 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                             9749 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                             9750 ; 143  |
                             9751 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                             9752 ; 145  |
                             9753 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                             9754 ; 147  |
                             9755 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                             9756 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                             9757 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                             9758 ; 151  |
                             9759 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                             9760 ; 153  |
                             9761 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                             9762 ; 155  |
                             9763 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                             9764 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                             9765 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                             9766 ; 159  |
                             9767 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                             9768 ; 161  |
                             9769 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                             9770 ; 163  |
                             9771 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                             9772 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                             9773 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                             9774 ; 167  |
                             9775 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
                             9776 ; 169  |
                             9777 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                             9778 ; 171  |
                             9779 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                             9780 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                             9781 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                             9782 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                             9783 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                             9784 ; 177  |
                             9785 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                             9786 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                             9787 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 167

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9788 ; 181  |
                             9789 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _INIT_BITPOS)
                             9790 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_T
                                  RP_BITPOS)
                             9791 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _TRFC_BITPOS)
                             9792 ; 185  |
                             9793 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                             9794 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                             9795 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                             9796 ; 189  |
                             9797 ; 190  |typedef union               
                             9798 ; 191  |{
                             9799 ; 192  |    struct {
                             9800 ; 193  |        int INIT                :16;
                             9801 ; 194  |        int TRP                 :4;
                             9802 ; 195  |        int TRFC                :4;
                             9803 ; 196  |    } B;
                             9804 ; 197  |    int I;
                             9805 ; 198  |} sdramtimer1_type;
                             9806 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                             9807 ; 200  |
                             9808 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                             9809 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                             9810 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                             9811 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                             9812 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                             9813 ; 206  |
                             9814 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                             9815 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                             9816 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                             9817 ; 210  |
                             9818 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TXSR_BITPOS)
                             9819 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TREF_BITPOS)
                             9820 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TRCD_BITPOS)
                             9821 ; 214  |
                             9822 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                             9823 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                             9824 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                             9825 ; 218  |
                             9826 ; 219  |typedef union               
                             9827 ; 220  |{
                             9828 ; 221  |    struct {
                             9829 ; 222  |        int TXSR                :4;
                             9830 ; 223  |        int TREF                :12;
                             9831 ; 224  |        int TRCD                :4;
                             9832 ; 225  |        int RSVD                :4; 
                             9833 ; 226  |    } B;
                             9834 ; 227  |    int I;
                             9835 ; 228  |} sdramtimer2_type;
                             9836 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                             9837 ; 230  |
                             9838 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                             9839 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                             9840 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                             9841 ; 234  |
                             9842 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                             9843 ; 236  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 168

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9844 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                             9845 ; 238  |
                             9846 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                             9847 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                             9848 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                             9849 ; 242  |
                             9850 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                             9851 ; 244  |
                             9852 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                             9853 ; 246  |
                             9854 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                             9855 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                             9856 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                             9857 ; 250  |
                             9858 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                             9859 ; 252  |
                             9860 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS
                                  )
                             9861 ; 254  |
                             9862 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                             9863 ; 256  |
                             9864 ; 257  |typedef union               
                             9865 ; 258  |{
                             9866 ; 259  |    struct {
                             9867 ; 260  |        int VALUE               :14;
                             9868 ; 261  |        int RSVD                :10; 
                             9869 ; 262  |    } B;
                             9870 ; 263  |    int I;
                             9871 ; 264  |} sdrammode_type;
                             9872 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                             9873 ; 266  |
                             9874 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                             9875 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                             9876 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                             9877 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                             9878 ; 271  |
                             9879 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                             9880 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                             9881 ; 274  |
                             9882 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_COLWIDTH_BITPOS)
                             9883 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_ROWWIDTH_BITPOS)
                             9884 ; 277  |
                             9885 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                             9886 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                             9887 ; 280  |
                             9888 ; 281  |typedef union               
                             9889 ; 282  |{
                             9890 ; 283  |    struct {
                             9891 ; 284  |        int COLWIDTH               :4;
                             9892 ; 285  |        int ROWWIDTH               :4; 
                             9893 ; 286  |    } B;
                             9894 ; 287  |    int I;
                             9895 ; 288  |} sdramtype_type;
                             9896 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                             9897 ; 290  |
                             9898 ; 291  |#endif
                             9899 ; 292  |
                             9900 ; 293  |
                             9901 ; 294  |
                             9902 ; 295  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 169

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9903 ; 296  |
                             9904 ; 297  |
                             9905 
                             9907 
                             9908 ; 34   |#include "regstb.h"
                             9909 
                             9911 
                             9912 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             9913 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             9914 ; 3    |// Filename: regstb.inc
                             9915 ; 4    |// Description: Register definitions for Trace Buffer
                             9916 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             9917 ; 6    |// The following naming conventions are followed in this file.
                             9918 ; 7    |// All registers are named using the format...
                             9919 ; 8    |//     HW_<module>_<regname>
                             9920 ; 9    |// where <module> is the module name which can be any of the following...
                             9921 ; 10   |//     USB20
                             9922 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             9923 ; 12   |// module name includes a number starting from 0 for the first instance of
                             9924 ; 13   |// that module)
                             9925 ; 14   |// <regname> is the specific register within that module
                             9926 ; 15   |// We also define the following...
                             9927 ; 16   |//     HW_<module>_<regname>_BITPOS
                             9928 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             9929 ; 18   |//     HW_<module>_<regname>_SETMASK
                             9930 ; 19   |// which does something else, and
                             9931 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             9932 ; 21   |// which does something else.
                             9933 ; 22   |// Other rules
                             9934 ; 23   |//     All caps
                             9935 ; 24   |//     Numeric identifiers start at 0
                             9936 ; 25   |#if !(defined(regstbinc))
                             9937 ; 26   |#define regstbinc 1
                             9938 ; 27   |
                             9939 ; 28   |#include "types.h"
                             9940 
                             9942 
                             9943 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9944 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9945 ; 3    |//
                             9946 ; 4    |// Filename: types.h
                             9947 ; 5    |// Description: Standard data types
                             9948 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9949 ; 7    |
                             9950 ; 8    |#ifndef _TYPES_H
                             9951 ; 9    |#define _TYPES_H
                             9952 ; 10   |
                             9953 ; 11   |// TODO:  move this outta here!
                             9954 ; 12   |#if !defined(NOERROR)
                             9955 ; 13   |#define NOERROR 0
                             9956 ; 14   |#define SUCCESS 0
                             9957 ; 15   |#endif 
                             9958 ; 16   |#if !defined(SUCCESS)
                             9959 ; 17   |#define SUCCESS  0
                             9960 ; 18   |#endif
                             9961 ; 19   |#if !defined(ERROR)
                             9962 ; 20   |#define ERROR   -1
                             9963 ; 21   |#endif
                             9964 ; 22   |#if !defined(FALSE)
                             9965 ; 23   |#define FALSE 0
                             9966 ; 24   |#endif
                             9967 ; 25   |#if !defined(TRUE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 170

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9968 ; 26   |#define TRUE  1
                             9969 ; 27   |#endif
                             9970 ; 28   |
                             9971 ; 29   |#if !defined(NULL)
                             9972 ; 30   |#define NULL 0
                             9973 ; 31   |#endif
                             9974 ; 32   |
                             9975 ; 33   |#define MAX_INT     0x7FFFFF
                             9976 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9977 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9978 ; 36   |#define MAX_ULONG   (-1) 
                             9979 ; 37   |
                             9980 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9981 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9982 ; 40   |
                             9983 ; 41   |
                             9984 ; 42   |#define BYTE    unsigned char       // btVarName
                             9985 ; 43   |#define CHAR    signed char         // cVarName
                             9986 ; 44   |#define USHORT  unsigned short      // usVarName
                             9987 ; 45   |#define SHORT   unsigned short      // sVarName
                             9988 ; 46   |#define WORD    unsigned int        // wVarName
                             9989 ; 47   |#define INT     signed int          // iVarName
                             9990 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9991 ; 49   |#define LONG    signed long         // lVarName
                             9992 ; 50   |#define BOOL    unsigned int        // bVarName
                             9993 ; 51   |#define FRACT   _fract              // frVarName
                             9994 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9995 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9996 ; 54   |#define FLOAT   float               // fVarName
                             9997 ; 55   |#define DBL     double              // dVarName
                             9998 ; 56   |#define ENUM    enum                // eVarName
                             9999 ; 57   |#define CMX     _complex            // cmxVarName
                            10000 ; 58   |typedef WORD UCS3;                   // 
                            10001 ; 59   |
                            10002 ; 60   |#define UINT16  unsigned short
                            10003 ; 61   |#define UINT8   unsigned char   
                            10004 ; 62   |#define UINT32  unsigned long
                            10005 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10006 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10007 ; 65   |#define WCHAR   UINT16
                            10008 ; 66   |
                            10009 ; 67   |//UINT128 is 16 bytes or 6 words
                            10010 ; 68   |typedef struct UINT128_3500 {   
                            10011 ; 69   |    int val[6];     
                            10012 ; 70   |} UINT128_3500;
                            10013 ; 71   |
                            10014 ; 72   |#define UINT128   UINT128_3500
                            10015 ; 73   |
                            10016 ; 74   |// Little endian word packed byte strings:   
                            10017 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10018 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10019 ; 77   |// Little endian word packed byte strings:   
                            10020 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10021 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10022 ; 80   |
                            10023 ; 81   |// Declare Memory Spaces To Use When Coding
                            10024 ; 82   |// A. Sector Buffers
                            10025 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10026 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10027 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 171

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10028 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10029 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10030 ; 88   |// B. Media DDI Memory
                            10031 ; 89   |#define MEDIA_DDI_MEM _Y
                            10032 ; 90   |
                            10033 ; 91   |
                            10034 ; 92   |
                            10035 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10036 ; 94   |// Examples of circular pointers:
                            10037 ; 95   |//    INT CIRC cpiVarName
                            10038 ; 96   |//    DWORD CIRC cpdwVarName
                            10039 ; 97   |
                            10040 ; 98   |#define RETCODE INT                 // rcVarName
                            10041 ; 99   |
                            10042 ; 100  |// generic bitfield structure
                            10043 ; 101  |struct Bitfield {
                            10044 ; 102  |    unsigned int B0  :1;
                            10045 ; 103  |    unsigned int B1  :1;
                            10046 ; 104  |    unsigned int B2  :1;
                            10047 ; 105  |    unsigned int B3  :1;
                            10048 ; 106  |    unsigned int B4  :1;
                            10049 ; 107  |    unsigned int B5  :1;
                            10050 ; 108  |    unsigned int B6  :1;
                            10051 ; 109  |    unsigned int B7  :1;
                            10052 ; 110  |    unsigned int B8  :1;
                            10053 ; 111  |    unsigned int B9  :1;
                            10054 ; 112  |    unsigned int B10 :1;
                            10055 ; 113  |    unsigned int B11 :1;
                            10056 ; 114  |    unsigned int B12 :1;
                            10057 ; 115  |    unsigned int B13 :1;
                            10058 ; 116  |    unsigned int B14 :1;
                            10059 ; 117  |    unsigned int B15 :1;
                            10060 ; 118  |    unsigned int B16 :1;
                            10061 ; 119  |    unsigned int B17 :1;
                            10062 ; 120  |    unsigned int B18 :1;
                            10063 ; 121  |    unsigned int B19 :1;
                            10064 ; 122  |    unsigned int B20 :1;
                            10065 ; 123  |    unsigned int B21 :1;
                            10066 ; 124  |    unsigned int B22 :1;
                            10067 ; 125  |    unsigned int B23 :1;
                            10068 ; 126  |};
                            10069 ; 127  |
                            10070 ; 128  |union BitInt {
                            10071 ; 129  |        struct Bitfield B;
                            10072 ; 130  |        int        I;
                            10073 ; 131  |};
                            10074 ; 132  |
                            10075 ; 133  |#define MAX_MSG_LENGTH 10
                            10076 ; 134  |struct CMessage
                            10077 ; 135  |{
                            10078 ; 136  |        unsigned int m_uLength;
                            10079 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10080 ; 138  |};
                            10081 ; 139  |
                            10082 ; 140  |typedef struct {
                            10083 ; 141  |    WORD m_wLength;
                            10084 ; 142  |    WORD m_wMessage;
                            10085 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10086 ; 144  |} Message;
                            10087 ; 145  |
                            10088 ; 146  |struct MessageQueueDescriptor
                            10089 ; 147  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 172

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10090 ; 148  |        int *m_pBase;
                            10091 ; 149  |        int m_iModulo;
                            10092 ; 150  |        int m_iSize;
                            10093 ; 151  |        int *m_pHead;
                            10094 ; 152  |        int *m_pTail;
                            10095 ; 153  |};
                            10096 ; 154  |
                            10097 ; 155  |struct ModuleEntry
                            10098 ; 156  |{
                            10099 ; 157  |    int m_iSignaledEventMask;
                            10100 ; 158  |    int m_iWaitEventMask;
                            10101 ; 159  |    int m_iResourceOfCode;
                            10102 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10103 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10104 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10105 ; 163  |    int m_uTimeOutHigh;
                            10106 ; 164  |    int m_uTimeOutLow;
                            10107 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10108 ; 166  |};
                            10109 ; 167  |
                            10110 ; 168  |union WaitMask{
                            10111 ; 169  |    struct B{
                            10112 ; 170  |        unsigned int m_bNone     :1;
                            10113 ; 171  |        unsigned int m_bMessage  :1;
                            10114 ; 172  |        unsigned int m_bTimer    :1;
                            10115 ; 173  |        unsigned int m_bButton   :1;
                            10116 ; 174  |    } B;
                            10117 ; 175  |    int I;
                            10118 ; 176  |} ;
                            10119 ; 177  |
                            10120 ; 178  |
                            10121 ; 179  |struct Button {
                            10122 ; 180  |        WORD wButtonEvent;
                            10123 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10124 ; 182  |};
                            10125 ; 183  |
                            10126 ; 184  |struct Message {
                            10127 ; 185  |        WORD wMsgLength;
                            10128 ; 186  |        WORD wMsgCommand;
                            10129 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10130 ; 188  |};
                            10131 ; 189  |
                            10132 ; 190  |union EventTypes {
                            10133 ; 191  |        struct CMessage msg;
                            10134 ; 192  |        struct Button Button ;
                            10135 ; 193  |        struct Message Message;
                            10136 ; 194  |};
                            10137 ; 195  |
                            10138 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10139 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10140 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10141 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10142 ; 200  |
                            10143 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10144 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10145 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10146 ; 204  |
                            10147 ; 205  |#if DEBUG
                            10148 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10149 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10150 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 173

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10151 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10152 ; 210  |#define DebugBuildAssert(x)    
                            10153 ; 211  |#endif
                            10154 ; 212  |
                            10155 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10156 ; 214  |//  #pragma asm
                            10157 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10158 ; 216  |//  #pragma endasm
                            10159 ; 217  |
                            10160 ; 218  |
                            10161 ; 219  |#ifdef COLOR_262K
                            10162 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10163 ; 221  |#elif defined(COLOR_65K)
                            10164 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10165 ; 223  |#else
                            10166 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10167 ; 225  |#endif
                            10168 ; 226  |    
                            10169 ; 227  |#endif // #ifndef _TYPES_H
                            10170 
                            10172 
                            10173 ; 29   |
                            10174 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10175 ; 31   |
                            10176 ; 32   |//   Trace Buffer STMP Registers 
                            10177 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            10178 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10179 ; 35   |
                            10180 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            10181 ; 37   |
                            10182 ; 38   |
                            10183 ; 39   |
                            10184 ; 40   |
                            10185 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            10186 ; 42   |
                            10187 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            10188 ; 44   |
                            10189 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            10190 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            10191 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            10192 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            10193 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            10194 ; 50   |
                            10195 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            10196 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            10197 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
                            10198 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            10199 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            10200 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            10201 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            10202 ; 58   |
                            10203 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_E
                                  NABLE_BITPOS) 
                            10204 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS
                                  ) 
                            10205 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            10206 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_
                                  BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 174

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10207 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_
                                  EVENT_BITPOS) 
                            10208 ; 64   |
                            10209 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            10210 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            10211 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            10212 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            10213 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            10214 ; 70   |
                            10215 ; 71   |typedef union               
                            10216 ; 72   |{
                            10217 ; 73   |    struct {
                            10218 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            10219 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            10220 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            10221 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            10222 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            10223 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            10224 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            10225 ; 81   |    } B;
                            10226 ; 82   |    int I;
                            10227 ; 83   |    unsigned int U;
                            10228 ; 84   |} tb_cfg_type;
                            10229 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer
                                   Configuration Register */
                            10230 ; 86   |
                            10231 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            10232 ; 88   |
                            10233 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            10234 ; 90   |
                            10235 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            10236 ; 92   |
                            10237 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            10238 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            10239 ; 95   |
                            10240 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BIT
                                  POS) 
                            10241 ; 97   |
                            10242 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            10243 ; 99   |
                            10244 ; 100  |typedef union               
                            10245 ; 101  |{
                            10246 ; 102  |    struct {
                            10247 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            10248 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            10249 ; 105  |    } B;
                            10250 ; 106  |    int I;
                            10251 ; 107  |    unsigned int U;
                            10252 ; 108  |} tb_bar_type;
                            10253 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer
                                   Base Address Register */
                            10254 ; 110  |
                            10255 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            10256 ; 112  |
                            10257 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            10258 ; 114  |
                            10259 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            10260 ; 116  |
                            10261 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            10262 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            10263 ; 119  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 175

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10264 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BIT
                                  POS) 
                            10265 ; 121  |
                            10266 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            10267 ; 123  |
                            10268 ; 124  |typedef union               
                            10269 ; 125  |{
                            10270 ; 126  |    struct {
                            10271 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            10272 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            10273 ; 129  |    } B;
                            10274 ; 130  |    int I;
                            10275 ; 131  |    unsigned int U;
                            10276 ; 132  |} tb_mod_type;
                            10277 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer
                                   Modulus Register */
                            10278 ; 134  |
                            10279 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            10280 ; 136  |
                            10281 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            10282 ; 138  |
                            10283 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            10284 ; 140  |
                            10285 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            10286 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            10287 ; 143  |
                            10288 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            10289 ; 145  |
                            10290 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            10291 ; 147  |
                            10292 ; 148  |typedef union               
                            10293 ; 149  |{
                            10294 ; 150  |    struct {
                            10295 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            10296 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            10297 ; 153  |    } B;
                            10298 ; 154  |    int I;
                            10299 ; 155  |    unsigned int U;
                            10300 ; 156  |} tb_cir_type;
                            10301 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer
                                   Current Index Register */
                            10302 ; 158  |
                            10303 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            10304 ; 160  |
                            10305 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            10306 ; 162  |
                            10307 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            10308 ; 164  |
                            10309 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            10310 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
                            10311 ; 167  |
                            10312 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            10313 ; 169  |
                            10314 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            10315 ; 171  |
                            10316 ; 172  |typedef union               
                            10317 ; 173  |{
                            10318 ; 174  |    struct {
                            10319 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            10320 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            10321 ; 177  |    } B;
                            10322 ; 178  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 176

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10323 ; 179  |    unsigned int U;
                            10324 ; 180  |} tb_obc_type;
                            10325 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer
                                   one byte code Register */
                            10326 ; 182  |
                            10327 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            10328 ; 184  |
                            10329 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            10330 ; 186  |
                            10331 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            10332 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            10333 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            10334 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            10335 ; 191  |
                            10336 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            10337 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            10338 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            10339 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            10340 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            10341 ; 197  |
                            10342 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STY
                                  LE_BITPOS) 
                            10343 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLA
                                  SS_BITPOS) 
                            10344 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLA
                                  SS_BITPOS) 
                            10345 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS
                                  ) 
                            10346 ; 202  |
                            10347 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            10348 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            10349 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            10350 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            10351 ; 207  |
                            10352 ; 208  |typedef union               
                            10353 ; 209  |{
                            10354 ; 210  |    struct {
                            10355 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            10356 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            10357 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            10358 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            10359 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            10360 ; 216  |    } B;
                            10361 ; 217  |    int I;
                            10362 ; 218  |    unsigned int U;
                            10363 ; 219  |} tb_tcs_type;
                            10364 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffe
                                  r Trigger Command Register */
                            10365 ; 221  |
                            10366 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            10367 ; 223  |
                            10368 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            10369 ; 225  |
                            10370 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            10371 ; 227  |
                            10372 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            10373 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            10374 ; 230  |
                            10375 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH
                                  _ADDR_BITPOS) 
                            10376 ; 232  |
                            10377 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 177

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10378 ; 234  |
                            10379 ; 235  |typedef union               
                            10380 ; 236  |{
                            10381 ; 237  |    struct {
                            10382 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            10383 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            10384 ; 240  |    } B;
                            10385 ; 241  |    int I;
                            10386 ; 242  |    unsigned int U;
                            10387 ; 243  |} tb_tvr_type;
                            10388 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffe
                                  r Trigger Value Register */
                            10389 ; 245  |
                            10390 ; 246  |
                            10391 ; 247  |
                            10392 ; 248  |#endif
                            10393 ; 249  |
                            10394 ; 250  |
                            10395 ; 251  |
                            10396 ; 252  |
                            10397 ; 253  |
                            10398 ; 254  |
                            10399 ; 255  |
                            10400 ; 256  |
                            10401 ; 257  |
                            10402 ; 258  |
                            10403 ; 259  |
                            10404 ; 260  |
                            10405 ; 261  |
                            10406 ; 262  |
                            10407 ; 263  |
                            10408 ; 264  |
                            10409 ; 265  |
                            10410 
                            10412 
                            10413 ; 35   |#include "regstimer.h"
                            10414 
                            10416 
                            10417 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            10418 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            10419 ; 3    |// Filename: regstimer.inc
                            10420 ; 4    |// Description: Register definitions for  Timers interface
                            10421 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            10422 ; 6    |// The following naming conventions are followed in this file.
                            10423 ; 7    |// All registers are named using the format...
                            10424 ; 8    |//     HW_<module>_<regname>
                            10425 ; 9    |// where <module> is the module name which can be any of the following...
                            10426 ; 10   |//     USB20
                            10427 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            10428 ; 12   |// module name includes a number starting from 0 for the first instance of
                            10429 ; 13   |// that module)
                            10430 ; 14   |// <regname> is the specific register within that module
                            10431 ; 15   |// We also define the following...
                            10432 ; 16   |//     HW_<module>_<regname>_BITPOS
                            10433 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10434 ; 18   |//     HW_<module>_<regname>_SETMASK
                            10435 ; 19   |// which does something else, and
                            10436 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            10437 ; 21   |// which does something else.
                            10438 ; 22   |// Other rules
                            10439 ; 23   |//     All caps
                            10440 ; 24   |//     Numeric identifiers start at 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 178

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10441 ; 25   |#if !(defined(regstimerinc))
                            10442 ; 26   |#define regstimerinc 1
                            10443 ; 27   |
                            10444 ; 28   |#include "types.h"
                            10445 
                            10447 
                            10448 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10449 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10450 ; 3    |//
                            10451 ; 4    |// Filename: types.h
                            10452 ; 5    |// Description: Standard data types
                            10453 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10454 ; 7    |
                            10455 ; 8    |#ifndef _TYPES_H
                            10456 ; 9    |#define _TYPES_H
                            10457 ; 10   |
                            10458 ; 11   |// TODO:  move this outta here!
                            10459 ; 12   |#if !defined(NOERROR)
                            10460 ; 13   |#define NOERROR 0
                            10461 ; 14   |#define SUCCESS 0
                            10462 ; 15   |#endif 
                            10463 ; 16   |#if !defined(SUCCESS)
                            10464 ; 17   |#define SUCCESS  0
                            10465 ; 18   |#endif
                            10466 ; 19   |#if !defined(ERROR)
                            10467 ; 20   |#define ERROR   -1
                            10468 ; 21   |#endif
                            10469 ; 22   |#if !defined(FALSE)
                            10470 ; 23   |#define FALSE 0
                            10471 ; 24   |#endif
                            10472 ; 25   |#if !defined(TRUE)
                            10473 ; 26   |#define TRUE  1
                            10474 ; 27   |#endif
                            10475 ; 28   |
                            10476 ; 29   |#if !defined(NULL)
                            10477 ; 30   |#define NULL 0
                            10478 ; 31   |#endif
                            10479 ; 32   |
                            10480 ; 33   |#define MAX_INT     0x7FFFFF
                            10481 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10482 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10483 ; 36   |#define MAX_ULONG   (-1) 
                            10484 ; 37   |
                            10485 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10486 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10487 ; 40   |
                            10488 ; 41   |
                            10489 ; 42   |#define BYTE    unsigned char       // btVarName
                            10490 ; 43   |#define CHAR    signed char         // cVarName
                            10491 ; 44   |#define USHORT  unsigned short      // usVarName
                            10492 ; 45   |#define SHORT   unsigned short      // sVarName
                            10493 ; 46   |#define WORD    unsigned int        // wVarName
                            10494 ; 47   |#define INT     signed int          // iVarName
                            10495 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10496 ; 49   |#define LONG    signed long         // lVarName
                            10497 ; 50   |#define BOOL    unsigned int        // bVarName
                            10498 ; 51   |#define FRACT   _fract              // frVarName
                            10499 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10500 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10501 ; 54   |#define FLOAT   float               // fVarName
                            10502 ; 55   |#define DBL     double              // dVarName
                            10503 ; 56   |#define ENUM    enum                // eVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 179

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10504 ; 57   |#define CMX     _complex            // cmxVarName
                            10505 ; 58   |typedef WORD UCS3;                   // 
                            10506 ; 59   |
                            10507 ; 60   |#define UINT16  unsigned short
                            10508 ; 61   |#define UINT8   unsigned char   
                            10509 ; 62   |#define UINT32  unsigned long
                            10510 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10511 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10512 ; 65   |#define WCHAR   UINT16
                            10513 ; 66   |
                            10514 ; 67   |//UINT128 is 16 bytes or 6 words
                            10515 ; 68   |typedef struct UINT128_3500 {   
                            10516 ; 69   |    int val[6];     
                            10517 ; 70   |} UINT128_3500;
                            10518 ; 71   |
                            10519 ; 72   |#define UINT128   UINT128_3500
                            10520 ; 73   |
                            10521 ; 74   |// Little endian word packed byte strings:   
                            10522 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10523 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10524 ; 77   |// Little endian word packed byte strings:   
                            10525 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10526 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10527 ; 80   |
                            10528 ; 81   |// Declare Memory Spaces To Use When Coding
                            10529 ; 82   |// A. Sector Buffers
                            10530 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10531 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10532 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10533 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10534 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10535 ; 88   |// B. Media DDI Memory
                            10536 ; 89   |#define MEDIA_DDI_MEM _Y
                            10537 ; 90   |
                            10538 ; 91   |
                            10539 ; 92   |
                            10540 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10541 ; 94   |// Examples of circular pointers:
                            10542 ; 95   |//    INT CIRC cpiVarName
                            10543 ; 96   |//    DWORD CIRC cpdwVarName
                            10544 ; 97   |
                            10545 ; 98   |#define RETCODE INT                 // rcVarName
                            10546 ; 99   |
                            10547 ; 100  |// generic bitfield structure
                            10548 ; 101  |struct Bitfield {
                            10549 ; 102  |    unsigned int B0  :1;
                            10550 ; 103  |    unsigned int B1  :1;
                            10551 ; 104  |    unsigned int B2  :1;
                            10552 ; 105  |    unsigned int B3  :1;
                            10553 ; 106  |    unsigned int B4  :1;
                            10554 ; 107  |    unsigned int B5  :1;
                            10555 ; 108  |    unsigned int B6  :1;
                            10556 ; 109  |    unsigned int B7  :1;
                            10557 ; 110  |    unsigned int B8  :1;
                            10558 ; 111  |    unsigned int B9  :1;
                            10559 ; 112  |    unsigned int B10 :1;
                            10560 ; 113  |    unsigned int B11 :1;
                            10561 ; 114  |    unsigned int B12 :1;
                            10562 ; 115  |    unsigned int B13 :1;
                            10563 ; 116  |    unsigned int B14 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 180

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10564 ; 117  |    unsigned int B15 :1;
                            10565 ; 118  |    unsigned int B16 :1;
                            10566 ; 119  |    unsigned int B17 :1;
                            10567 ; 120  |    unsigned int B18 :1;
                            10568 ; 121  |    unsigned int B19 :1;
                            10569 ; 122  |    unsigned int B20 :1;
                            10570 ; 123  |    unsigned int B21 :1;
                            10571 ; 124  |    unsigned int B22 :1;
                            10572 ; 125  |    unsigned int B23 :1;
                            10573 ; 126  |};
                            10574 ; 127  |
                            10575 ; 128  |union BitInt {
                            10576 ; 129  |        struct Bitfield B;
                            10577 ; 130  |        int        I;
                            10578 ; 131  |};
                            10579 ; 132  |
                            10580 ; 133  |#define MAX_MSG_LENGTH 10
                            10581 ; 134  |struct CMessage
                            10582 ; 135  |{
                            10583 ; 136  |        unsigned int m_uLength;
                            10584 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10585 ; 138  |};
                            10586 ; 139  |
                            10587 ; 140  |typedef struct {
                            10588 ; 141  |    WORD m_wLength;
                            10589 ; 142  |    WORD m_wMessage;
                            10590 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10591 ; 144  |} Message;
                            10592 ; 145  |
                            10593 ; 146  |struct MessageQueueDescriptor
                            10594 ; 147  |{
                            10595 ; 148  |        int *m_pBase;
                            10596 ; 149  |        int m_iModulo;
                            10597 ; 150  |        int m_iSize;
                            10598 ; 151  |        int *m_pHead;
                            10599 ; 152  |        int *m_pTail;
                            10600 ; 153  |};
                            10601 ; 154  |
                            10602 ; 155  |struct ModuleEntry
                            10603 ; 156  |{
                            10604 ; 157  |    int m_iSignaledEventMask;
                            10605 ; 158  |    int m_iWaitEventMask;
                            10606 ; 159  |    int m_iResourceOfCode;
                            10607 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10608 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10609 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10610 ; 163  |    int m_uTimeOutHigh;
                            10611 ; 164  |    int m_uTimeOutLow;
                            10612 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10613 ; 166  |};
                            10614 ; 167  |
                            10615 ; 168  |union WaitMask{
                            10616 ; 169  |    struct B{
                            10617 ; 170  |        unsigned int m_bNone     :1;
                            10618 ; 171  |        unsigned int m_bMessage  :1;
                            10619 ; 172  |        unsigned int m_bTimer    :1;
                            10620 ; 173  |        unsigned int m_bButton   :1;
                            10621 ; 174  |    } B;
                            10622 ; 175  |    int I;
                            10623 ; 176  |} ;
                            10624 ; 177  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 181

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10625 ; 178  |
                            10626 ; 179  |struct Button {
                            10627 ; 180  |        WORD wButtonEvent;
                            10628 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10629 ; 182  |};
                            10630 ; 183  |
                            10631 ; 184  |struct Message {
                            10632 ; 185  |        WORD wMsgLength;
                            10633 ; 186  |        WORD wMsgCommand;
                            10634 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10635 ; 188  |};
                            10636 ; 189  |
                            10637 ; 190  |union EventTypes {
                            10638 ; 191  |        struct CMessage msg;
                            10639 ; 192  |        struct Button Button ;
                            10640 ; 193  |        struct Message Message;
                            10641 ; 194  |};
                            10642 ; 195  |
                            10643 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10644 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10645 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10646 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10647 ; 200  |
                            10648 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10649 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10650 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10651 ; 204  |
                            10652 ; 205  |#if DEBUG
                            10653 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10654 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10655 ; 208  |#else 
                            10656 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10657 ; 210  |#define DebugBuildAssert(x)    
                            10658 ; 211  |#endif
                            10659 ; 212  |
                            10660 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10661 ; 214  |//  #pragma asm
                            10662 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10663 ; 216  |//  #pragma endasm
                            10664 ; 217  |
                            10665 ; 218  |
                            10666 ; 219  |#ifdef COLOR_262K
                            10667 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10668 ; 221  |#elif defined(COLOR_65K)
                            10669 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10670 ; 223  |#else
                            10671 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10672 ; 225  |#endif
                            10673 ; 226  |    
                            10674 ; 227  |#endif // #ifndef _TYPES_H
                            10675 
                            10677 
                            10678 ; 29   |
                            10679 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10680 ; 31   |//   TIMER STMP Registers 
                            10681 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10682 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            10683 ; 34   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 182

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10684 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            10685 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            10686 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            10687 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            10688 ; 39   |
                            10689 ; 40   |#define HW_TIMER_NUMBER_0 0
                            10690 ; 41   |#define HW_TIMER_NUMBER_1 1
                            10691 ; 42   |#define HW_TIMER_NUMBER_2 2
                            10692 ; 43   |#define HW_TIMER_NUMBER_3 3
                            10693 ; 44   |
                            10694 ; 45   |#define HW_TMRCSR 0
                            10695 ; 46   |#define HW_TMRCNTR 1
                            10696 ; 47   |
                            10697 ; 48   |
                            10698 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            10699 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            10700 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            10701 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            10702 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            10703 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            10704 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            10705 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            10706 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            10707 ; 58   |
                            10708 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            10709 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            10710 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            10711 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            10712 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            10713 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            10714 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            10715 ; 66   |
                            10716 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_ENABLE_BITPOS)
                            10717 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_INT_EN_BITPOS)
                            10718 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BIT
                                  POS)
                            10719 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0
                                  CSR_TIMER_CONTROL_BITPOS)
                            10720 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_STATUS_BITPOS)
                            10721 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TI
                                  MER_MODE_BITPOS)
                            10722 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS
                                  )
                            10723 ; 74   |
                            10724 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            10725 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
                            10726 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            10727 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            10728 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            10729 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            10730 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            10731 ; 82   |
                            10732 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            10733 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            10734 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            10735 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            10736 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            10737 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            10738 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 183

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10739 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            10740 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            10741 ; 92   |
                            10742 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            10743 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            10744 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            10745 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            10746 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            10747 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            10748 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            10749 ; 100  |
                            10750 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_ENABLE_BITPOS)
                            10751 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_INT_EN_BITPOS)
                            10752 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BIT
                                  POS)
                            10753 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1
                                  CSR_TIMER_CONTROL_BITPOS)
                            10754 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_STATUS_BITPOS)
                            10755 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TI
                                  MER_MODE_BITPOS)
                            10756 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS
                                  )
                            10757 ; 108  |
                            10758 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            10759 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            10760 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            10761 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            10762 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            10763 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            10764 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            10765 ; 116  |
                            10766 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            10767 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            10768 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            10769 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            10770 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            10771 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            10772 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            10773 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            10774 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            10775 ; 126  |
                            10776 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            10777 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            10778 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            10779 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            10780 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
                            10781 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            10782 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            10783 ; 134  |
                            10784 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_ENABLE_BITPOS)
                            10785 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_INT_EN_BITPOS)
                            10786 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BIT
                                  POS)
                            10787 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2
                                  CSR_TIMER_CONTROL_BITPOS)
                            10788 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_STATUS_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 184

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10789 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TI
                                  MER_MODE_BITPOS)
                            10790 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS
                                  )
                            10791 ; 142  |
                            10792 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            10793 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            10794 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            10795 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            10796 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            10797 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            10798 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            10799 ; 150  |
                            10800 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            10801 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            10802 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            10803 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            10804 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            10805 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            10806 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            10807 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            10808 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            10809 ; 160  |
                            10810 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            10811 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            10812 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            10813 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            10814 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            10815 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            10816 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            10817 ; 168  |
                            10818 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_ENABLE_BITPOS)
                            10819 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_INT_EN_BITPOS)
                            10820 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BIT
                                  POS)
                            10821 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3
                                  CSR_TIMER_CONTROL_BITPOS)
                            10822 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_STATUS_BITPOS)
                            10823 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TI
                                  MER_MODE_BITPOS)
                            10824 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS
                                  )
                            10825 ; 176  |
                            10826 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            10827 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            10828 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
                            10829 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            10830 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            10831 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            10832 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            10833 ; 184  |
                            10834 ; 185  |typedef union               
                            10835 ; 186  |{
                            10836 ; 187  |    struct {
                            10837 ; 188  |       int TIMER_ENABLE              :1;
                            10838 ; 189  |       int TIMER_INT_EN              :1;
                            10839 ; 190  |       int INVERT                    :1;
                            10840 ; 191  |       int TIMER_CONTROL             :3;
                            10841 ; 192  |       int RSVD0                     :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 185

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10842 ; 193  |       int TIMER_STATUS              :1;
                            10843 ; 194  |       int TIMER_MODE                :2;
                            10844 ; 195  |       int RSVD1                     :13;
                            10845 ; 196  |       int CLKGT                     :1;
                            10846 ; 197  |    } B;
                            10847 ; 198  |    int I;
                            10848 ; 199  |} timercsr_type;
                            10849 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /*
                                   Timer0 Control Status Register */
                            10850 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /*
                                   Timer1 Control Status Register */
                            10851 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /*
                                   Timer2 Control Status Register */
                            10852 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /*
                                   Timer3 Control Status Register */
                            10853 ; 204  |
                            10854 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            10855 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            10856 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            10857 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            10858 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BIT
                                  POS)
                            10859 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            10860 ; 211  |
                            10861 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            10862 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            10863 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            10864 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            10865 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BIT
                                  POS)
                            10866 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            10867 ; 218  |
                            10868 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            10869 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            10870 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            10871 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            10872 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BIT
                                  POS)
                            10873 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            10874 ; 225  |
                            10875 ; 226  |typedef union               
                            10876 ; 227  |{
                            10877 ; 228  |    struct {
                            10878 ; 229  |       int COUNT                    :24;
                            10879 ; 230  |    } B;
                            10880 ; 231  |    int I;
                            10881 ; 232  |} tmrcntr_type;
                            10882 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /
                                  * Timer0 Count Register */
                            10883 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /
                                  * Timer1 Count Register */
                            10884 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /
                                  * Timer2 Count Register */
                            10885 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /
                                  * Timer3 Count Register */
                            10886 ; 237  |
                            10887 ; 238  |
                            10888 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            10889 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            10890 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 186

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10891 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            10892 ; 243  |
                            10893 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            10894 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            10895 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            10896 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            10897 ; 248  |
                            10898 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            10899 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            10900 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            10901 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            10902 ; 253  |
                            10903 ; 254  |// Timer enable
                            10904 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            10905 ; 256  |// Timer clock gating control
                            10906 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            10907 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            10908 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            10909 ; 260  |#endif
                            10910 ; 261  |
                            10911 ; 262  |
                            10912 ; 263  |
                            10913 ; 264  |
                            10914 
                            10916 
                            10917 ; 36   |#include "regsusb20.h"
                            10918 
                            10920 
                            10921 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10922 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            10923 ; 3    |//;  File        : regsusb20ip.inc
                            10924 ; 4    |//;  Description : USB20 IP Register definition
                            10925 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10926 ; 6    |
                            10927 ; 7    |// The following naming conventions are followed in this file.
                            10928 ; 8    |// All registers are named using the format...
                            10929 ; 9    |//     HW_<module>_<regname>
                            10930 ; 10   |// where <module> is the module name which can be any of the following...
                            10931 ; 11   |//     USB20
                            10932 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            10933 ; 13   |// module name includes a number starting from 0 for the first instance of
                            10934 ; 14   |// that module)
                            10935 ; 15   |// <regname> is the specific register within that module
                            10936 ; 16   |// We also define the following...
                            10937 ; 17   |//     HW_<module>_<regname>_BITPOS
                            10938 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10939 ; 19   |//     HW_<module>_<regname>_SETMASK
                            10940 ; 20   |// which does something else, and
                            10941 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            10942 ; 22   |// which does something else.
                            10943 ; 23   |// Other rules
                            10944 ; 24   |//     All caps
                            10945 ; 25   |//     Numeric identifiers start at 0
                            10946 ; 26   |
                            10947 ; 27   |#if !(defined(regsusb20inc))
                            10948 ; 28   |#define regsusb20inc 1
                            10949 ; 29   |
                            10950 ; 30   |#include "types.h"
                            10951 
                            10953 
                            10954 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10955 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 187

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10956 ; 3    |//
                            10957 ; 4    |// Filename: types.h
                            10958 ; 5    |// Description: Standard data types
                            10959 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10960 ; 7    |
                            10961 ; 8    |#ifndef _TYPES_H
                            10962 ; 9    |#define _TYPES_H
                            10963 ; 10   |
                            10964 ; 11   |// TODO:  move this outta here!
                            10965 ; 12   |#if !defined(NOERROR)
                            10966 ; 13   |#define NOERROR 0
                            10967 ; 14   |#define SUCCESS 0
                            10968 ; 15   |#endif 
                            10969 ; 16   |#if !defined(SUCCESS)
                            10970 ; 17   |#define SUCCESS  0
                            10971 ; 18   |#endif
                            10972 ; 19   |#if !defined(ERROR)
                            10973 ; 20   |#define ERROR   -1
                            10974 ; 21   |#endif
                            10975 ; 22   |#if !defined(FALSE)
                            10976 ; 23   |#define FALSE 0
                            10977 ; 24   |#endif
                            10978 ; 25   |#if !defined(TRUE)
                            10979 ; 26   |#define TRUE  1
                            10980 ; 27   |#endif
                            10981 ; 28   |
                            10982 ; 29   |#if !defined(NULL)
                            10983 ; 30   |#define NULL 0
                            10984 ; 31   |#endif
                            10985 ; 32   |
                            10986 ; 33   |#define MAX_INT     0x7FFFFF
                            10987 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10988 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10989 ; 36   |#define MAX_ULONG   (-1) 
                            10990 ; 37   |
                            10991 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10992 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10993 ; 40   |
                            10994 ; 41   |
                            10995 ; 42   |#define BYTE    unsigned char       // btVarName
                            10996 ; 43   |#define CHAR    signed char         // cVarName
                            10997 ; 44   |#define USHORT  unsigned short      // usVarName
                            10998 ; 45   |#define SHORT   unsigned short      // sVarName
                            10999 ; 46   |#define WORD    unsigned int        // wVarName
                            11000 ; 47   |#define INT     signed int          // iVarName
                            11001 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11002 ; 49   |#define LONG    signed long         // lVarName
                            11003 ; 50   |#define BOOL    unsigned int        // bVarName
                            11004 ; 51   |#define FRACT   _fract              // frVarName
                            11005 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11006 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11007 ; 54   |#define FLOAT   float               // fVarName
                            11008 ; 55   |#define DBL     double              // dVarName
                            11009 ; 56   |#define ENUM    enum                // eVarName
                            11010 ; 57   |#define CMX     _complex            // cmxVarName
                            11011 ; 58   |typedef WORD UCS3;                   // 
                            11012 ; 59   |
                            11013 ; 60   |#define UINT16  unsigned short
                            11014 ; 61   |#define UINT8   unsigned char   
                            11015 ; 62   |#define UINT32  unsigned long
                            11016 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 188

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11017 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11018 ; 65   |#define WCHAR   UINT16
                            11019 ; 66   |
                            11020 ; 67   |//UINT128 is 16 bytes or 6 words
                            11021 ; 68   |typedef struct UINT128_3500 {   
                            11022 ; 69   |    int val[6];     
                            11023 ; 70   |} UINT128_3500;
                            11024 ; 71   |
                            11025 ; 72   |#define UINT128   UINT128_3500
                            11026 ; 73   |
                            11027 ; 74   |// Little endian word packed byte strings:   
                            11028 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11029 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11030 ; 77   |// Little endian word packed byte strings:   
                            11031 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11032 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11033 ; 80   |
                            11034 ; 81   |// Declare Memory Spaces To Use When Coding
                            11035 ; 82   |// A. Sector Buffers
                            11036 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11037 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11038 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11039 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11040 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11041 ; 88   |// B. Media DDI Memory
                            11042 ; 89   |#define MEDIA_DDI_MEM _Y
                            11043 ; 90   |
                            11044 ; 91   |
                            11045 ; 92   |
                            11046 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11047 ; 94   |// Examples of circular pointers:
                            11048 ; 95   |//    INT CIRC cpiVarName
                            11049 ; 96   |//    DWORD CIRC cpdwVarName
                            11050 ; 97   |
                            11051 ; 98   |#define RETCODE INT                 // rcVarName
                            11052 ; 99   |
                            11053 ; 100  |// generic bitfield structure
                            11054 ; 101  |struct Bitfield {
                            11055 ; 102  |    unsigned int B0  :1;
                            11056 ; 103  |    unsigned int B1  :1;
                            11057 ; 104  |    unsigned int B2  :1;
                            11058 ; 105  |    unsigned int B3  :1;
                            11059 ; 106  |    unsigned int B4  :1;
                            11060 ; 107  |    unsigned int B5  :1;
                            11061 ; 108  |    unsigned int B6  :1;
                            11062 ; 109  |    unsigned int B7  :1;
                            11063 ; 110  |    unsigned int B8  :1;
                            11064 ; 111  |    unsigned int B9  :1;
                            11065 ; 112  |    unsigned int B10 :1;
                            11066 ; 113  |    unsigned int B11 :1;
                            11067 ; 114  |    unsigned int B12 :1;
                            11068 ; 115  |    unsigned int B13 :1;
                            11069 ; 116  |    unsigned int B14 :1;
                            11070 ; 117  |    unsigned int B15 :1;
                            11071 ; 118  |    unsigned int B16 :1;
                            11072 ; 119  |    unsigned int B17 :1;
                            11073 ; 120  |    unsigned int B18 :1;
                            11074 ; 121  |    unsigned int B19 :1;
                            11075 ; 122  |    unsigned int B20 :1;
                            11076 ; 123  |    unsigned int B21 :1;
                            11077 ; 124  |    unsigned int B22 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 189

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11078 ; 125  |    unsigned int B23 :1;
                            11079 ; 126  |};
                            11080 ; 127  |
                            11081 ; 128  |union BitInt {
                            11082 ; 129  |        struct Bitfield B;
                            11083 ; 130  |        int        I;
                            11084 ; 131  |};
                            11085 ; 132  |
                            11086 ; 133  |#define MAX_MSG_LENGTH 10
                            11087 ; 134  |struct CMessage
                            11088 ; 135  |{
                            11089 ; 136  |        unsigned int m_uLength;
                            11090 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11091 ; 138  |};
                            11092 ; 139  |
                            11093 ; 140  |typedef struct {
                            11094 ; 141  |    WORD m_wLength;
                            11095 ; 142  |    WORD m_wMessage;
                            11096 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11097 ; 144  |} Message;
                            11098 ; 145  |
                            11099 ; 146  |struct MessageQueueDescriptor
                            11100 ; 147  |{
                            11101 ; 148  |        int *m_pBase;
                            11102 ; 149  |        int m_iModulo;
                            11103 ; 150  |        int m_iSize;
                            11104 ; 151  |        int *m_pHead;
                            11105 ; 152  |        int *m_pTail;
                            11106 ; 153  |};
                            11107 ; 154  |
                            11108 ; 155  |struct ModuleEntry
                            11109 ; 156  |{
                            11110 ; 157  |    int m_iSignaledEventMask;
                            11111 ; 158  |    int m_iWaitEventMask;
                            11112 ; 159  |    int m_iResourceOfCode;
                            11113 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11114 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11115 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11116 ; 163  |    int m_uTimeOutHigh;
                            11117 ; 164  |    int m_uTimeOutLow;
                            11118 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11119 ; 166  |};
                            11120 ; 167  |
                            11121 ; 168  |union WaitMask{
                            11122 ; 169  |    struct B{
                            11123 ; 170  |        unsigned int m_bNone     :1;
                            11124 ; 171  |        unsigned int m_bMessage  :1;
                            11125 ; 172  |        unsigned int m_bTimer    :1;
                            11126 ; 173  |        unsigned int m_bButton   :1;
                            11127 ; 174  |    } B;
                            11128 ; 175  |    int I;
                            11129 ; 176  |} ;
                            11130 ; 177  |
                            11131 ; 178  |
                            11132 ; 179  |struct Button {
                            11133 ; 180  |        WORD wButtonEvent;
                            11134 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11135 ; 182  |};
                            11136 ; 183  |
                            11137 ; 184  |struct Message {
                            11138 ; 185  |        WORD wMsgLength;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 190

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11139 ; 186  |        WORD wMsgCommand;
                            11140 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11141 ; 188  |};
                            11142 ; 189  |
                            11143 ; 190  |union EventTypes {
                            11144 ; 191  |        struct CMessage msg;
                            11145 ; 192  |        struct Button Button ;
                            11146 ; 193  |        struct Message Message;
                            11147 ; 194  |};
                            11148 ; 195  |
                            11149 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11150 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11151 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11152 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11153 ; 200  |
                            11154 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11155 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11156 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11157 ; 204  |
                            11158 ; 205  |#if DEBUG
                            11159 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11160 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11161 ; 208  |#else 
                            11162 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11163 ; 210  |#define DebugBuildAssert(x)    
                            11164 ; 211  |#endif
                            11165 ; 212  |
                            11166 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11167 ; 214  |//  #pragma asm
                            11168 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11169 ; 216  |//  #pragma endasm
                            11170 ; 217  |
                            11171 ; 218  |
                            11172 ; 219  |#ifdef COLOR_262K
                            11173 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11174 ; 221  |#elif defined(COLOR_65K)
                            11175 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11176 ; 223  |#else
                            11177 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11178 ; 225  |#endif
                            11179 ; 226  |    
                            11180 ; 227  |#endif // #ifndef _TYPES_H
                            11181 
                            11183 
                            11184 ; 31   |
                            11185 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11186 ; 33   |//   USB2.0 STMP Registers 
                            11187 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11188 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            11189 ; 36   |
                            11190 ; 37   |
                            11191 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            11192 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            11193 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            11194 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            11195 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            11196 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            11197 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 191

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11198 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            11199 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            11200 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            11201 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            11202 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            11203 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            11204 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            11205 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            11206 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            11207 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            11208 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            11209 ; 56   |
                            11210 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            11211 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            11212 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            11213 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            11214 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            11215 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            11216 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            11217 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            11218 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            11219 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            11220 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            11221 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            11222 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            11223 ; 70   |
                            11224 ; 71   |
                            11225 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            11226 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            11227 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            11228 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            11229 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            11230 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            11231 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            11232 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            11233 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            11234 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            11235 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            11236 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            11237 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            11238 ; 85   |
                            11239 ; 86   |typedef union               
                            11240 ; 87   |{
                            11241 ; 88   |    struct {
                            11242 ; 89   |        int USBEN          :1;
                            11243 ; 90   |        int WAKEUPIRQ      :1;
                            11244 ; 91   |        int WAKEUPIE       :1;
                            11245 ; 92   |        int VBUSCXIRQ      :1;
                            11246 ; 93   |        int VBUSCXIE       :1;
                            11247 ; 94   |        int VBUSDISCXIRQ   :1;
                            11248 ; 95   |        int VBUSDISCXIE    :1;
                            11249 ; 96   |        int CLKOFF         :1;
                            11250 ; 97   |        int SUSP           :1;
                            11251 ; 98   |        int SUSPF          :1;
                            11252 ; 99   |        int UTMITST        :1;
                            11253 ; 100  |        int ARCCONNECT     :1;
                            11254 ; 101  |        int PLUGGEDIN_EN   :1;
                            11255 ; 102  |        int PLUGGEDIN      :1;
                            11256 ; 103  |        int                :8;
                            11257 ; 104  |        int HOSTDISCONNECT :1;
                            11258 ; 105  |        int VBUSSENSE      :1;
                            11259 ; 106  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 192

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11260 ; 107  |    int I;
                            11261 ; 108  |} usbcsr_type;
                            11262 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control /
                                   Status Register */
                            11263 ; 110  |
                            11264 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            11265 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            11266 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            11267 ; 114  |
                            11268 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            11269 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            11270 ; 117  |
                            11271 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            11272 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            11273 ; 120  |
                            11274 ; 121  |typedef union               
                            11275 ; 122  |{
                            11276 ; 123  |    struct {
                            11277 ; 124  |        int ADD            :16;
                            11278 ; 125  |        int MEM            :2;
                            11279 ; 126  |        int                :6;
                            11280 ; 127  |    } B;
                            11281 ; 128  |    int I;
                            11282 ; 129  |} usbdmaoff_type;
                            11283 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            11284 ; 131  |
                            11285 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            11286 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            11287 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            11288 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            11289 ; 136  |
                            11290 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            11291 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            11292 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            11293 ; 140  |
                            11294 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            11295 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            11296 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            11297 ; 144  |
                            11298 ; 145  |typedef union               
                            11299 ; 146  |{
                            11300 ; 147  |    struct {
                            11301 ; 148  |        int ADD            :9;
                            11302 ; 149  |        int                :7;
                            11303 ; 150  |        int RWB            :1;
                            11304 ; 151  |        int                :14;
                            11305 ; 152  |        int KICK           :1;
                            11306 ; 153  |    } B;
                            11307 ; 154  |    int I;
                            11308 ; 155  |} usbarcaccess_type;
                            11309 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            11310 ; 157  |
                            11311 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            11312 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            11313 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            11314 ; 161  |
                            11315 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            11316 ; 163  |
                            11317 ; 164  |typedef union               
                            11318 ; 165  |{
                            11319 ; 166  |    struct {
                            11320 ; 167  |        int DATA           :16;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 193

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11321 ; 168  |        int                :8;
                            11322 ; 169  |    } B;
                            11323 ; 170  |    int I;
                            11324 ; 171  |} usbarcdatalow_type;
                            11325 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                                  
                            11326 ; 173  |
                            11327 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            11328 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            11329 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            11330 ; 177  |
                            11331 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            11332 ; 179  |
                            11333 ; 180  |typedef union               
                            11334 ; 181  |{
                            11335 ; 182  |    struct {
                            11336 ; 183  |        int DATA           :16;
                            11337 ; 184  |        int                :8;
                            11338 ; 185  |    } B;
                            11339 ; 186  |    int I;
                            11340 ; 187  |} usbarcdatahigh_type;
                            11341 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))   
                                   
                            11342 ; 189  |
                            11343 ; 190  |
                            11344 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11345 ; 192  |//   USB2.0 ARC Registers 
                            11346 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11347 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            11348 ; 195  |
                            11349 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            11350 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            11351 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            11352 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            11353 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            11354 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            11355 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            11356 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            11357 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            11358 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            11359 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            11360 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            11361 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            11362 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            11363 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            11364 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            11365 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            11366 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            11367 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
                            11368 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            11369 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            11370 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            11371 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            11372 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            11373 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            11374 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            11375 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            11376 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            11377 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            11378 ; 225  |
                            11379 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            11380 ; 227  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 194

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11381 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            11382 ; 229  |
                            11383 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            11384 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            11385 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            11386 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            11387 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            11388 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            11389 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            11390 ; 237  |
                            11391 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            11392 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            11393 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            11394 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            11395 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            11396 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            11397 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            11398 ; 245  |
                            11399 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            11400 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            11401 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            11402 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            11403 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            11404 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            11405 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            11406 ; 253  |
                            11407 ; 254  |typedef union               
                            11408 ; 255  |{
                            11409 ; 256  |    struct {
                            11410 ; 257  |        int N_PORTS         :4;
                            11411 ; 258  |        int PPC             :1;
                            11412 ; 259  |        int                 :3;
                            11413 ; 260  |        int N_PCC           :4;
                            11414 ; 261  |        int N_CC            :4;
                            11415 ; 262  |        int PI              :1;
                            11416 ; 263  |        int                 :3;
                            11417 ; 264  |        int N_PTT           :4;
                            11418 ; 265  |        int N_TT            :4;
                            11419 ; 266  |        int                 :20;
                            11420 ; 267  |    } B;
                            11421 ; 268  |    DWORD I;
                            11422 ; 269  |} hcsparams_type;
                            11423 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            11424 ; 271  |
                            11425 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            11426 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            11427 ; 274  |
                            11428 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            11429 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
                            11430 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            11431 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            11432 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            11433 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            11434 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            11435 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            11436 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            11437 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            11438 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            11439 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            11440 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            11441 ; 288  |
                            11442 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 195

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11443 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            11444 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            11445 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            11446 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            11447 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            11448 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            11449 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            11450 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            11451 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            11452 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            11453 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            11454 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            11455 ; 302  |
                            11456 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            11457 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            11458 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            11459 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            11460 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            11461 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            11462 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            11463 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            11464 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            11465 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            11466 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            11467 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            11468 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            11469 ; 316  |
                            11470 ; 317  |typedef union               
                            11471 ; 318  |{
                            11472 ; 319  |    struct {
                            11473 ; 320  |        int RS              :1;
                            11474 ; 321  |        int RST             :1;
                            11475 ; 322  |        int FS0             :1;
                            11476 ; 323  |        int FS1             :1;
                            11477 ; 324  |        int PSE             :1;
                            11478 ; 325  |        int ASE             :1;
                            11479 ; 326  |        int IAA             :1;
                            11480 ; 327  |        int LR              :1;
                            11481 ; 328  |        int ASP0            :1;
                            11482 ; 329  |        int ASP1            :1;
                            11483 ; 330  |        int                 :1;
                            11484 ; 331  |        int ASPE            :1;
                            11485 ; 332  |        int                 :3;
                            11486 ; 333  |        int FS2             :1;
                            11487 ; 334  |        int ITC             :8;
                            11488 ; 335  |        int                 :24;
                            11489 ; 336  |    } B;
                            11490 ; 337  |    DWORD I;
                            11491 ; 338  |} usbcmd_type;
                            11492 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            11493 ; 340  |
                            11494 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            11495 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            11496 ; 343  |
                            11497 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            11498 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            11499 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            11500 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            11501 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            11502 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            11503 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            11504 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 196

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11505 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            11506 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            11507 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            11508 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            11509 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            11510 ; 357  |
                            11511 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            11512 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            11513 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            11514 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            11515 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            11516 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            11517 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            11518 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            11519 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            11520 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            11521 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            11522 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            11523 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            11524 ; 371  |
                            11525 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            11526 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            11527 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            11528 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            11529 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            11530 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            11531 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            11532 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            11533 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            11534 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            11535 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            11536 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            11537 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            11538 ; 385  |
                            11539 ; 386  |
                            11540 ; 387  |typedef union               
                            11541 ; 388  |{
                            11542 ; 389  |    struct {
                            11543 ; 390  |        int UI              :1;
                            11544 ; 391  |        int UEI             :1;
                            11545 ; 392  |        int PCI             :1;
                            11546 ; 393  |        int FRI             :1;
                            11547 ; 394  |        int SEI             :1;
                            11548 ; 395  |        int AAI             :1;
                            11549 ; 396  |        int URI             :1;
                            11550 ; 397  |        int STI             :1;
                            11551 ; 398  |        int SLI             :1;
                            11552 ; 399  |        int                 :3;
                            11553 ; 400  |        int HCH             :1;
                            11554 ; 401  |        int RCL             :1;
                            11555 ; 402  |        int PS              :1;
                            11556 ; 403  |        int AS              :1;
                            11557 ; 404  |        int                 :24;
                            11558 ; 405  |    } B;
                            11559 ; 406  |    DWORD I;
                            11560 ; 407  |} usbsts_type;
                            11561 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            11562 ; 409  |
                            11563 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            11564 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            11565 ; 412  |
                            11566 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 197

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11567 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            11568 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            11569 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            11570 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            11571 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            11572 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            11573 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            11574 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            11575 ; 422  |
                            11576 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            11577 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            11578 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            11579 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            11580 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            11581 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            11582 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            11583 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            11584 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            11585 ; 432  |
                            11586 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            11587 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            11588 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            11589 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            11590 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            11591 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            11592 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            11593 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            11594 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            11595 ; 442  |
                            11596 ; 443  |
                            11597 ; 444  |typedef union               
                            11598 ; 445  |{
                            11599 ; 446  |    struct {
                            11600 ; 447  |        int UE              :1;
                            11601 ; 448  |        int UEE             :1;
                            11602 ; 449  |        int PCE             :1;
                            11603 ; 450  |        int FRE             :1;
                            11604 ; 451  |        int SEE             :1;
                            11605 ; 452  |        int AAE             :1;
                            11606 ; 453  |        int URE             :1;
                            11607 ; 454  |        int STE             :1;
                            11608 ; 455  |        int SLE             :1;
                            11609 ; 456  |        int                 :39;
                            11610 ; 457  |    } B;
                            11611 ; 458  |    DWORD I;
                            11612 ; 459  |} usbintr_type;
                            11613 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            11614 ; 461  |
                            11615 ; 462  |
                            11616 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            11617 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            11618 ; 465  |
                            11619 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            11620 ; 467  |
                            11621 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            11622 ; 469  |
                            11623 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            11624 ; 471  |
                            11625 ; 472  |typedef union               
                            11626 ; 473  |{
                            11627 ; 474  |    struct {
                            11628 ; 475  |        int                 :25;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 198

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11629 ; 476  |        int ADD             :7;
                            11630 ; 477  |        int                 :16;
                            11631 ; 478  |    } B;
                            11632 ; 479  |    DWORD I;
                            11633 ; 480  |} devaddr_type;
                            11634 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            11635 ; 482  |
                            11636 ; 483  |
                            11637 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            11638 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            11639 ; 486  |
                            11640 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            11641 ; 488  |
                            11642 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            11643 ; 490  |
                            11644 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            11645 ; 492  |
                            11646 ; 493  |typedef union               
                            11647 ; 494  |{
                            11648 ; 495  |    struct {
                            11649 ; 496  |        int                 :10;
                            11650 ; 497  |        int ADD             :22;
                            11651 ; 498  |        int                 :16;
                            11652 ; 499  |    } B;
                            11653 ; 500  |    DWORD I;
                            11654 ; 501  |} endptlistaddr_type;
                            11655 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158)
                                  )    
                            11656 ; 503  |
                            11657 ; 504  |
                            11658 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            11659 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            11660 ; 507  |
                            11661 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            11662 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            11663 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            11664 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            11665 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            11666 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            11667 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            11668 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            11669 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            11670 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            11671 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            11672 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            11673 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            11674 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            11675 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            11676 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
                            11677 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            11678 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            11679 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            11680 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            11681 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            11682 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            11683 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            11684 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            11685 ; 532  |
                            11686 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            11687 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            11688 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            11689 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 199

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11690 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            11691 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            11692 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            11693 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            11694 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            11695 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            11696 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            11697 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            11698 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            11699 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            11700 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            11701 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            11702 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            11703 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            11704 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            11705 ; 552  |
                            11706 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            11707 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            11708 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            11709 ; 556  |
                            11710 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            11711 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            11712 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            11713 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            11714 ; 561  |
                            11715 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            11716 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            11717 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            11718 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            11719 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            11720 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            11721 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            11722 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            11723 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            11724 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            11725 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            11726 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            11727 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            11728 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            11729 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            11730 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            11731 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            11732 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            11733 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            11734 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            11735 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            11736 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            11737 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            11738 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
                            11739 ; 586  |
                            11740 ; 587  |typedef union               
                            11741 ; 588  |{
                            11742 ; 589  |    struct {
                            11743 ; 590  |        int CCS             :1;
                            11744 ; 591  |        int CSC             :1;
                            11745 ; 592  |        int PE              :1;
                            11746 ; 593  |        int PEC             :1;
                            11747 ; 594  |        int OCA             :1;
                            11748 ; 595  |        int OCC             :1;
                            11749 ; 596  |        int FPR             :1;
                            11750 ; 597  |        int SUSP            :1;
                            11751 ; 598  |        int PR              :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 200

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11752 ; 599  |        int HSP             :1;
                            11753 ; 600  |        int LS              :2;
                            11754 ; 601  |        int PP              :1;
                            11755 ; 602  |        int PO              :1;
                            11756 ; 603  |        int PIC             :2;
                            11757 ; 604  |        int PTC             :4;
                            11758 ; 605  |        int WKCN            :1;
                            11759 ; 606  |        int WKDS            :1;
                            11760 ; 607  |        int WKOC            :1;
                            11761 ; 608  |        int PHCD            :1;
                            11762 ; 609  |        int PFSC            :1;
                            11763 ; 610  |        int                 :1;
                            11764 ; 611  |        int PSPD            :2;
                            11765 ; 612  |        int                 :1;
                            11766 ; 613  |        int PTW             :1;
                            11767 ; 614  |        int STS             :1;
                            11768 ; 615  |        int PTS             :1;
                            11769 ; 616  |        int                 :16;
                            11770 ; 617  |    } B;
                            11771 ; 618  |    DWORD I;
                            11772 ; 619  |} portsc1_type;
                            11773 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            11774 ; 621  |
                            11775 ; 622  |
                            11776 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            11777 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            11778 ; 625  |
                            11779 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            11780 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            11781 ; 628  |
                            11782 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            11783 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            11784 ; 631  |
                            11785 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            11786 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            11787 ; 634  |
                            11788 ; 635  |typedef union               
                            11789 ; 636  |{
                            11790 ; 637  |    struct {
                            11791 ; 638  |        int CM              :2;
                            11792 ; 639  |        int ES              :1;
                            11793 ; 640  |        int                 :46;
                            11794 ; 641  |    } B;
                            11795 ; 642  |    DWORD I;
                            11796 ; 643  |} usbmode_type;
                            11797 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            11798 ; 645  |
                            11799 ; 646  |
                            11800 ; 647  |/////////////////////////////////////////////////////////////////////////////////
                            11801 ; 648  |//  The following endpoint equates are common for the following registers
                            11802 ; 649  |
                            11803 ; 650  |#define ENDPOINT0_BITPOS (0)
                            11804 ; 651  |#define ENDPOINT1_BITPOS (1)
                            11805 ; 652  |#define ENDPOINT2_BITPOS (2)
                            11806 ; 653  |#define ENDPOINT3_BITPOS (3)
                            11807 ; 654  |#define ENDPOINT4_BITPOS (4)
                            11808 ; 655  |#define ENDPOINT5_BITPOS (5)
                            11809 ; 656  |#define ENDPOINT6_BITPOS (6)
                            11810 ; 657  |#define ENDPOINT7_BITPOS (7)
                            11811 ; 658  |#define ENDPOINT8_BITPOS (8)
                            11812 ; 659  |#define ENDPOINT9_BITPOS (9)
                            11813 ; 660  |#define ENDPOINT10_BITPOS (10)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 201

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11814 ; 661  |#define ENDPOINT11_BITPOS (11)
                            11815 ; 662  |#define ENDPOINT12_BITPOS (12)
                            11816 ; 663  |#define ENDPOINT13_BITPOS (13)
                            11817 ; 664  |#define ENDPOINT14_BITPOS (14)
                            11818 ; 665  |#define ENDPOINT15_BITPOS (15)
                            11819 ; 666  |
                            11820 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            11821 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            11822 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            11823 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            11824 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            11825 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            11826 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            11827 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            11828 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            11829 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            11830 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            11831 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            11832 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            11833 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            11834 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            11835 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            11836 ; 683  |
                            11837 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            11838 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            11839 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            11840 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            11841 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            11842 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            11843 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            11844 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            11845 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            11846 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            11847 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            11848 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            11849 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            11850 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            11851 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            11852 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            11853 ; 700  |
                            11854 ; 701  |typedef union               
                            11855 ; 702  |{
                            11856 ; 703  |    struct {
                            11857 ; 704  |        int EP0              :1;
                            11858 ; 705  |        int EP1              :1;
                            11859 ; 706  |        int EP2              :1;
                            11860 ; 707  |        int EP3              :1;
                            11861 ; 708  |        int EP4              :1;
                            11862 ; 709  |        int EP5              :1;
                            11863 ; 710  |        int EP6              :1;
                            11864 ; 711  |        int EP7              :1;
                            11865 ; 712  |        int EP8              :1;
                            11866 ; 713  |        int EP9              :1;
                            11867 ; 714  |        int EP10             :1;
                            11868 ; 715  |        int EP11             :1;
                            11869 ; 716  |        int EP12             :1;
                            11870 ; 717  |        int EP13             :1;
                            11871 ; 718  |        int EP14             :1;
                            11872 ; 719  |        int EP15             :1;
                            11873 ; 720  |        int                  :32;
                            11874 ; 721  |    } B;
                            11875 ; 722  |    DWORD I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 202

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11876 ; 723  |} endpsetupstat_type;
                            11877 ; 724  |
                            11878 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac
                                  ))    
                            11879 ; 726  |
                            11880 ; 727  |typedef union               
                            11881 ; 728  |{
                            11882 ; 729  |    struct {
                            11883 ; 730  |        int EP0              :1;
                            11884 ; 731  |        int EP1              :1;
                            11885 ; 732  |        int EP2              :1;
                            11886 ; 733  |        int EP3              :1;
                            11887 ; 734  |        int EP4              :1;
                            11888 ; 735  |        int EP5              :1;
                            11889 ; 736  |        int EP6              :1;
                            11890 ; 737  |        int EP7              :1;
                            11891 ; 738  |        int EP8              :1;
                            11892 ; 739  |        int EP9              :1;
                            11893 ; 740  |        int EP10             :1;
                            11894 ; 741  |        int EP11             :1;
                            11895 ; 742  |        int EP12             :1;
                            11896 ; 743  |        int EP13             :1;
                            11897 ; 744  |        int EP14             :1;
                            11898 ; 745  |        int EP15             :1;
                            11899 ; 746  |        int                  :8;
                            11900 ; 747  |    } B;
                            11901 ; 748  |    WORD I;
                            11902 ; 749  |} endpt_type;
                            11903 
                            11941 
                            11942 ; 750  |
                            11943 ; 751  |typedef union
                            11944 ; 752  |{
                            11945 ; 753  |   struct {
                            11946 ; 754  |       endpt_type  RX;
                            11947 ; 755  |       endpt_type  TX;
                            11948 ; 756  |   } W;
                            11949 ; 757  |   DWORD DW;
                            11950 ; 758  |} endptrxtx_type;
                            11951 ; 759  |
                            11952 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))   
                                   
                            11953 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))   
                                   
                            11954 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))   
                                   
                            11955 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))   
                                   
                            11956 ; 764  |
                            11957 ; 765  |
                            11958 ; 766  |
                            11959 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            11960 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            11961 ; 769  |
                            11962 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            11963 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            11964 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            11965 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            11966 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            11967 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            11968 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            11969 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 203

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11970 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            11971 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            11972 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            11973 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            11974 ; 782  |
                            11975 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            11976 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            11977 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            11978 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            11979 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            11980 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            11981 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            11982 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            11983 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            11984 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            11985 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            11986 ; 794  |
                            11987 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            11988 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            11989 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            11990 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            11991 ; 799  |
                            11992 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            11993 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            11994 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            11995 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            11996 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            11997 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            11998 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            11999 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            12000 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            12001 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            12002 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            12003 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            12004 ; 812  |
                            12005 ; 813  |
                            12006 ; 814  |typedef union               
                            12007 ; 815  |{
                            12008 ; 816  |    struct {
                            12009 ; 817  |        int RXS             :1;
                            12010 ; 818  |        int RXD             :1;
                            12011 ; 819  |        int RXT             :2;
                            12012 ; 820  |        int                 :1;
                            12013 ; 821  |        int RXI             :1;
                            12014 ; 822  |        int RXR             :1;
                            12015 ; 823  |        int RXE             :1;
                            12016 ; 824  |        int                 :8;
                            12017 ; 825  |        int TXS             :1;
                            12018 ; 826  |        int TXD             :1;
                            12019 ; 827  |        int TXT             :2;
                            12020 ; 828  |        int                 :1;
                            12021 ; 829  |        int TXI             :1;
                            12022 ; 830  |        int TXR             :1;
                            12023 ; 831  |        int TXE             :1;
                            12024 ; 832  |        int                 :24;
                            12025 ; 833  |    } B;
                            12026 ; 834  |    DWORD I;
                            12027 ; 835  |} endptctrl_type;
                            12028 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)
                                  ))    
                            12029 ; 837  |
                            12030 ; 838  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 204

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12031 ; 839  |
                            12032 ; 840  |
                            12033 
                            12035 
                            12036 ; 37   |#include "regsusb20phy.h"
                            12037 
                            12039 
                            12040 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12041 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            12042 ; 3    |//;  File        : regsusbphy.inc
                            12043 ; 4    |//;  Description : USB20 PHY Register definition
                            12044 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            12045 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12046 ; 7    |
                            12047 ; 8    |// The following naming conventions are followed in this file.
                            12048 ; 9    |// All registers are named using the format...
                            12049 ; 10   |//     HW_<module>_<regname>
                            12050 ; 11   |// where <module> is the module name which can be any of the following...
                            12051 ; 12   |//     USB20
                            12052 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            12053 ; 14   |// module name includes a number starting from 0 for the first instance of
                            12054 ; 15   |// that module)
                            12055 ; 16   |// <regname> is the specific register within that module
                            12056 ; 17   |// We also define the following...
                            12057 ; 18   |//     HW_<module>_<regname>_BITPOS
                            12058 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            12059 ; 20   |//     HW_<module>_<regname>_SETMASK
                            12060 ; 21   |// which does something else, and
                            12061 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            12062 ; 23   |// which does something else.
                            12063 ; 24   |// Other rules
                            12064 ; 25   |//     All caps
                            12065 ; 26   |//     Numeric identifiers start at 0
                            12066 ; 27   |
                            12067 ; 28   |#if !(defined(regsusbphyinc))
                            12068 ; 29   |#define regsusbphyinc 1
                            12069 ; 30   |
                            12070 ; 31   |#include "types.h"
                            12071 
                            12073 
                            12074 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12075 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12076 ; 3    |//
                            12077 ; 4    |// Filename: types.h
                            12078 ; 5    |// Description: Standard data types
                            12079 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12080 ; 7    |
                            12081 ; 8    |#ifndef _TYPES_H
                            12082 ; 9    |#define _TYPES_H
                            12083 ; 10   |
                            12084 ; 11   |// TODO:  move this outta here!
                            12085 ; 12   |#if !defined(NOERROR)
                            12086 ; 13   |#define NOERROR 0
                            12087 ; 14   |#define SUCCESS 0
                            12088 ; 15   |#endif 
                            12089 ; 16   |#if !defined(SUCCESS)
                            12090 ; 17   |#define SUCCESS  0
                            12091 ; 18   |#endif
                            12092 ; 19   |#if !defined(ERROR)
                            12093 ; 20   |#define ERROR   -1
                            12094 ; 21   |#endif
                            12095 ; 22   |#if !defined(FALSE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 205

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12096 ; 23   |#define FALSE 0
                            12097 ; 24   |#endif
                            12098 ; 25   |#if !defined(TRUE)
                            12099 ; 26   |#define TRUE  1
                            12100 ; 27   |#endif
                            12101 ; 28   |
                            12102 ; 29   |#if !defined(NULL)
                            12103 ; 30   |#define NULL 0
                            12104 ; 31   |#endif
                            12105 ; 32   |
                            12106 ; 33   |#define MAX_INT     0x7FFFFF
                            12107 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12108 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12109 ; 36   |#define MAX_ULONG   (-1) 
                            12110 ; 37   |
                            12111 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12112 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12113 ; 40   |
                            12114 ; 41   |
                            12115 ; 42   |#define BYTE    unsigned char       // btVarName
                            12116 ; 43   |#define CHAR    signed char         // cVarName
                            12117 ; 44   |#define USHORT  unsigned short      // usVarName
                            12118 ; 45   |#define SHORT   unsigned short      // sVarName
                            12119 ; 46   |#define WORD    unsigned int        // wVarName
                            12120 ; 47   |#define INT     signed int          // iVarName
                            12121 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12122 ; 49   |#define LONG    signed long         // lVarName
                            12123 ; 50   |#define BOOL    unsigned int        // bVarName
                            12124 ; 51   |#define FRACT   _fract              // frVarName
                            12125 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12126 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12127 ; 54   |#define FLOAT   float               // fVarName
                            12128 ; 55   |#define DBL     double              // dVarName
                            12129 ; 56   |#define ENUM    enum                // eVarName
                            12130 ; 57   |#define CMX     _complex            // cmxVarName
                            12131 ; 58   |typedef WORD UCS3;                   // 
                            12132 ; 59   |
                            12133 ; 60   |#define UINT16  unsigned short
                            12134 ; 61   |#define UINT8   unsigned char   
                            12135 ; 62   |#define UINT32  unsigned long
                            12136 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12137 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12138 ; 65   |#define WCHAR   UINT16
                            12139 ; 66   |
                            12140 ; 67   |//UINT128 is 16 bytes or 6 words
                            12141 ; 68   |typedef struct UINT128_3500 {   
                            12142 ; 69   |    int val[6];     
                            12143 ; 70   |} UINT128_3500;
                            12144 ; 71   |
                            12145 ; 72   |#define UINT128   UINT128_3500
                            12146 ; 73   |
                            12147 ; 74   |// Little endian word packed byte strings:   
                            12148 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12149 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12150 ; 77   |// Little endian word packed byte strings:   
                            12151 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12152 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12153 ; 80   |
                            12154 ; 81   |// Declare Memory Spaces To Use When Coding
                            12155 ; 82   |// A. Sector Buffers
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 206

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12156 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12157 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12158 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12159 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12160 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12161 ; 88   |// B. Media DDI Memory
                            12162 ; 89   |#define MEDIA_DDI_MEM _Y
                            12163 ; 90   |
                            12164 ; 91   |
                            12165 ; 92   |
                            12166 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12167 ; 94   |// Examples of circular pointers:
                            12168 ; 95   |//    INT CIRC cpiVarName
                            12169 ; 96   |//    DWORD CIRC cpdwVarName
                            12170 ; 97   |
                            12171 ; 98   |#define RETCODE INT                 // rcVarName
                            12172 ; 99   |
                            12173 ; 100  |// generic bitfield structure
                            12174 ; 101  |struct Bitfield {
                            12175 ; 102  |    unsigned int B0  :1;
                            12176 ; 103  |    unsigned int B1  :1;
                            12177 ; 104  |    unsigned int B2  :1;
                            12178 ; 105  |    unsigned int B3  :1;
                            12179 ; 106  |    unsigned int B4  :1;
                            12180 ; 107  |    unsigned int B5  :1;
                            12181 ; 108  |    unsigned int B6  :1;
                            12182 ; 109  |    unsigned int B7  :1;
                            12183 ; 110  |    unsigned int B8  :1;
                            12184 ; 111  |    unsigned int B9  :1;
                            12185 ; 112  |    unsigned int B10 :1;
                            12186 ; 113  |    unsigned int B11 :1;
                            12187 ; 114  |    unsigned int B12 :1;
                            12188 ; 115  |    unsigned int B13 :1;
                            12189 ; 116  |    unsigned int B14 :1;
                            12190 ; 117  |    unsigned int B15 :1;
                            12191 ; 118  |    unsigned int B16 :1;
                            12192 ; 119  |    unsigned int B17 :1;
                            12193 ; 120  |    unsigned int B18 :1;
                            12194 ; 121  |    unsigned int B19 :1;
                            12195 ; 122  |    unsigned int B20 :1;
                            12196 ; 123  |    unsigned int B21 :1;
                            12197 ; 124  |    unsigned int B22 :1;
                            12198 ; 125  |    unsigned int B23 :1;
                            12199 ; 126  |};
                            12200 ; 127  |
                            12201 ; 128  |union BitInt {
                            12202 ; 129  |        struct Bitfield B;
                            12203 ; 130  |        int        I;
                            12204 ; 131  |};
                            12205 ; 132  |
                            12206 ; 133  |#define MAX_MSG_LENGTH 10
                            12207 ; 134  |struct CMessage
                            12208 ; 135  |{
                            12209 ; 136  |        unsigned int m_uLength;
                            12210 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12211 ; 138  |};
                            12212 ; 139  |
                            12213 ; 140  |typedef struct {
                            12214 ; 141  |    WORD m_wLength;
                            12215 ; 142  |    WORD m_wMessage;
                            12216 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12217 ; 144  |} Message;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 207

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12218 ; 145  |
                            12219 ; 146  |struct MessageQueueDescriptor
                            12220 ; 147  |{
                            12221 ; 148  |        int *m_pBase;
                            12222 ; 149  |        int m_iModulo;
                            12223 ; 150  |        int m_iSize;
                            12224 ; 151  |        int *m_pHead;
                            12225 ; 152  |        int *m_pTail;
                            12226 ; 153  |};
                            12227 ; 154  |
                            12228 ; 155  |struct ModuleEntry
                            12229 ; 156  |{
                            12230 ; 157  |    int m_iSignaledEventMask;
                            12231 ; 158  |    int m_iWaitEventMask;
                            12232 ; 159  |    int m_iResourceOfCode;
                            12233 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12234 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            12235 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12236 ; 163  |    int m_uTimeOutHigh;
                            12237 ; 164  |    int m_uTimeOutLow;
                            12238 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12239 ; 166  |};
                            12240 ; 167  |
                            12241 ; 168  |union WaitMask{
                            12242 ; 169  |    struct B{
                            12243 ; 170  |        unsigned int m_bNone     :1;
                            12244 ; 171  |        unsigned int m_bMessage  :1;
                            12245 ; 172  |        unsigned int m_bTimer    :1;
                            12246 ; 173  |        unsigned int m_bButton   :1;
                            12247 ; 174  |    } B;
                            12248 ; 175  |    int I;
                            12249 ; 176  |} ;
                            12250 ; 177  |
                            12251 ; 178  |
                            12252 ; 179  |struct Button {
                            12253 ; 180  |        WORD wButtonEvent;
                            12254 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12255 ; 182  |};
                            12256 ; 183  |
                            12257 ; 184  |struct Message {
                            12258 ; 185  |        WORD wMsgLength;
                            12259 ; 186  |        WORD wMsgCommand;
                            12260 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12261 ; 188  |};
                            12262 ; 189  |
                            12263 ; 190  |union EventTypes {
                            12264 ; 191  |        struct CMessage msg;
                            12265 ; 192  |        struct Button Button ;
                            12266 ; 193  |        struct Message Message;
                            12267 ; 194  |};
                            12268 ; 195  |
                            12269 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12270 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12271 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12272 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12273 ; 200  |
                            12274 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12275 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12276 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12277 ; 204  |
                            12278 ; 205  |#if DEBUG
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 208

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12279 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12280 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12281 ; 208  |#else 
                            12282 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            12283 ; 210  |#define DebugBuildAssert(x)    
                            12284 ; 211  |#endif
                            12285 ; 212  |
                            12286 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12287 ; 214  |//  #pragma asm
                            12288 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12289 ; 216  |//  #pragma endasm
                            12290 ; 217  |
                            12291 ; 218  |
                            12292 ; 219  |#ifdef COLOR_262K
                            12293 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            12294 ; 221  |#elif defined(COLOR_65K)
                            12295 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            12296 ; 223  |#else
                            12297 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            12298 ; 225  |#endif
                            12299 ; 226  |    
                            12300 ; 227  |#endif // #ifndef _TYPES_H
                            12301 
                            12303 
                            12304 ; 32   |
                            12305 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12306 ; 34   |//   USB2.0 PHY STMP Registers 
                            12307 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12308 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            12309 ; 37   |
                            12310 ; 38   |
                            12311 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            12312 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            12313 ; 41   |
                            12314 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            12315 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            12316 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            12317 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            12318 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            12319 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            12320 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            12321 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            12322 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            12323 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            12324 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
                            12325 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            12326 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            12327 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            12328 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            12329 ; 57   |
                            12330 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            12331 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            12332 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            12333 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            12334 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            12335 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            12336 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            12337 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 209

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12338 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            12339 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            12340 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            12341 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            12342 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            12343 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            12344 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            12345 ; 73   |
                            12346 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            12347 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            12348 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            12349 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            12350 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            12351 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            12352 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            12353 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            12354 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            12355 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            12356 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            12357 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            12358 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            12359 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            12360 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            12361 ; 89   |
                            12362 ; 90   |typedef union               
                            12363 ; 91   |{
                            12364 ; 92   |    struct {
                            12365 ; 93   |        int RSVD0          :5;
                            12366 ; 94   |        int TXDISCON1500   :1;
                            12367 ; 95   |        int PLLVCOPWD      :1;
                            12368 ; 96   |        int PLLVCPPWD      :1;
                            12369 ; 97   |        int RSVD1          :2;
                            12370 ; 98   |        int TXPWDFS        :1;
                            12371 ; 99   |        int TXPWDIBIAS     :1;
                            12372 ; 100  |        int TXPWDV2I       :1;
                            12373 ; 101  |        int TXPWDVBG       :1;
                            12374 ; 102  |        int TXPWDCOMP      :1;
                            12375 ; 103  |        int RSVD2          :1;
                            12376 ; 104  |        int RXPWDDISCONDET :1;
                            12377 ; 105  |        int RXPWDENV       :1;
                            12378 ; 106  |        int RXPWD1PT1      :1;
                            12379 ; 107  |        int RXPWDDIFF      :1;
                            12380 ; 108  |        int RXPWDRX        :1;
                            12381 ; 109  |        int RSVD3          :1;
                            12382 ; 110  |        int PWDIBIAS       :1;
                            12383 ; 111  |        int REGRESET       :1;
                            12384 ; 112  |    } B;
                            12385 ; 113  |    int I;
                            12386 ; 114  |} usbphypwd_type;
                            12387 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB 
                                  PHY Powerdown Register */
                            12388 ; 116  |
                            12389 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            12390 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            12391 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            12392 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            12393 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            12394 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            12395 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            12396 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            12397 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            12398 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 210

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12399 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            12400 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            12401 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            12402 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            12403 ; 131  |
                            12404 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            12405 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            12406 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            12407 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            12408 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            12409 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            12410 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            12411 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            12412 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            12413 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            12414 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            12415 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            12416 ; 144  |
                            12417 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL1500_BITPOS)
                            12418 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL1500_BITPOS)
                            12419 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  SXCVR_BITPOS)
                            12420 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHY
                                  TX_TXCALIBRATE_BITPOS)
                            12421 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DN_BITPOS)
                            12422 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DN_BITPOS)
                            12423 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  STERM_BITPOS)
                            12424 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_
                                  BITPOS)
                            12425 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DP_BITPOS)
                            12426 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DP_BITPOS)
                            12427 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSH
                                  IZ_BITPOS)
                            12428 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCOMPOUT_BITPOS)
                            12429 ; 157  |
                            12430 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            12431 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            12432 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            12433 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            12434 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            12435 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
                            12436 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            12437 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            12438 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            12439 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            12440 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            12441 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            12442 ; 170  |
                            12443 ; 171  |typedef union               
                            12444 ; 172  |{
                            12445 ; 173  |    struct {
                            12446 ; 174  |        int TXCAL1500          :4;
                            12447 ; 175  |        int RSVD0              :1;
                            12448 ; 176  |        int TXENCAL1500        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 211

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12449 ; 177  |        int TXHSXCVR           :1;
                            12450 ; 178  |        int TXCALIBRATE        :1;
                            12451 ; 179  |        int TXCAL45DN          :4;
                            12452 ; 180  |        int RSVD1              :1;
                            12453 ; 181  |        int TXENCAL45DN        :1;
                            12454 ; 182  |        int TXHSTERM           :1;
                            12455 ; 183  |        int TXSKEW             :1;
                            12456 ; 184  |        int TXCAL45DP          :4;
                            12457 ; 185  |        int RSVD2              :1;
                            12458 ; 186  |        int TXENCAL45DP        :1;
                            12459 ; 187  |        int TXFSHIZ            :1;
                            12460 ; 188  |        int TXCOMPOUT          :1;
                            12461 ; 189  |    } B;
                            12462 ; 190  |    int I;
                            12463 ; 191  |} usbphytx_type;
                            12464 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            12465 ; 193  |
                            12466 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            12467 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            12468 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            12469 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            12470 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            12471 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            12472 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            12473 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            12474 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            12475 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            12476 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            12477 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            12478 ; 206  |
                            12479 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            12480 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            12481 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            12482 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            12483 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            12484 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            12485 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            12486 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            12487 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            12488 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            12489 ; 217  |
                            12490 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLV2ISEL_BITPOS)
                            12491 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLCPDBLIP_BITPOS)
                            12492 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLVCOCLK2_BITPOS)
                            12493 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBP
                                  HYPLL_PLLVCOCLK24_BITPOS)
                            12494 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLCPNSEL_BITPOS)
                            12495 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLCLKDIVSEL_BITPOS)
                            12496 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLPFDRST_BITPOS)
                            12497 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            12498 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLVCOKSTART_BITPOS)
                            12499 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            12500 ; 228  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 212

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12501 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            12502 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            12503 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            12504 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            12505 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            12506 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            12507 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            12508 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            12509 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            12510 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            12511 ; 239  |
                            12512 ; 240  |typedef union               
                            12513 ; 241  |{
                            12514 ; 242  |    struct {
                            12515 ; 243  |        int PLLV2ISEL        :4;
                            12516 ; 244  |        int RSVD0            :1;
                            12517 ; 245  |        int PLLCPDBLIP       :1;
                            12518 ; 246  |        int PLLVCOCLK2       :1;
                            12519 ; 247  |        int PLLVCOCLK24      :1;
                            12520 ; 248  |        int PLLCPNSEL        :4;
                            12521 ; 249  |        int PLLCLKDIVSEL     :4;
                            12522 ; 250  |        int RSVD1            :4;
                            12523 ; 251  |        int PLLPFDRST        :1;
                            12524 ; 252  |        int PLLCPSHORTLFR    :1;
                            12525 ; 253  |        int PLLVCOKSTART     :1;
                            12526 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            12527 ; 255  |    } B;
                            12528 ; 256  |    int I;
                            12529 ; 257  |} usbphypll_type;
                            12530 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            12531 ; 259  |
                            12532 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            12533 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            12534 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            12535 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            12536 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            12537 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            12538 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            12539 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            12540 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            12541 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            12542 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            12543 ; 271  |
                            12544 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            12545 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            12546 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            12547 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            12548 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            12549 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
                            12550 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            12551 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            12552 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            12553 ; 281  |
                            12554 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            12555 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_
                                  BITPOS)
                            12556 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_
                                  BITPOS)
                            12557 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLL
                                  KTIMECTL_BITPOS)
                            12558 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKD
                                  IVCTL_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 213

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12559 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives ac
                                  tual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            12560 ; 288  |//              480Mhz/7 =68.57Mhz
                            12561 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            12562 ; 290  |
                            12563 ; 291  |//              480Mhz/8 ~60Mhz
                            12564 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            12565 ; 293  |
                            12566 ; 294  |//              480Mhz/9 =53.3Mhz
                            12567 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            12568 ; 296  |
                            12569 ; 297  |//              480Mhz/10 =48Mhz
                            12570 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            12571 ; 299  |
                            12572 ; 300  |
                            12573 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOST
                                  MODETEST_BITPOS)
                            12574 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FS
                                  CKSOURCESEL_BITPOS)
                            12575 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGR
                                  XDBYPASS_BITPOS)
                            12576 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_
                                  BITPOS)
                            12577 ; 305  |
                            12578 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            12579 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            12580 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            12581 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            12582 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            12583 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            12584 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            12585 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            12586 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            12587 ; 315  |
                            12588 ; 316  |typedef union               
                            12589 ; 317  |{
                            12590 ; 318  |    struct {
                            12591 ; 319  |     int ENVADJ               :4;
                            12592 ; 320  |     int DISCONADJ            :4;
                            12593 ; 321  |     int DEBUGMODE            :4;
                            12594 ; 322  |     int PLLLKTIMECTL         :4;
                            12595 ; 323  |     int PLLCKDIVCTL          :4;
                            12596 ; 324  |     int HOSTMODETEST         :1;
                            12597 ; 325  |     int FSCKSOURCESEL        :1;
                            12598 ; 326  |     int REGRXDBYPASS         :1;
                            12599 ; 327  |     int PLLLOCKED            :1;
                            12600 ; 328  |    } B;
                            12601 ; 329  |    int I;
                            12602 ; 330  |} usbphyrx_type;
                            12603 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            12604 ; 332  |
                            12605 ; 333  |#endif
                            12606 ; 334  |
                            12607 
                            12609 
                            12610 ; 38   |
                            12611 ; 39   |
                            12612 ; 40   |#endif // if (!@def(hwequ))
                            12613 ; 41   |
                            12614 
                            12616 
                            12617 ; 4    |#include "project.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 214

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12618 
                            12620 
                            12621 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            12622 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            12623 ; 3    |//  Filename: project.inc
                            12624 ; 4    |//  Description: 
                            12625 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            12626 ; 6    |
                            12627 ; 7    |#if (!defined(_PROJECT_INC))
                            12628 ; 8    |#define _PROJECT_INC 1
                            12629 ; 9    |
                            12630 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            12631 ; 11   |#include "hwequ.h"
                            12632 
                            12634 
                            12635 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            12636 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                            12637 ; 3    |//  File        : hwequ.inc
                            12638 ; 4    |//  Description : STMP Hardware Constants
                            12639 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            12640 ; 6    |
                            12641 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                            12642 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                            12643 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                            12644 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                            12645 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                            12646 ; 12   |
                            12647 ; 13   |#if (!defined(HWEQU_INC))
                            12648 ; 14   |#define HWEQU_INC 1
                            12649 ; 15   |
                            12650 ; 16   |#include "types.h"
                            12651 ; 17   |#include "regsclkctrl.h"
                            12652 ; 18   |#include "regscore.h"
                            12653 ; 19   |#include "regscodec.h"
                            12654 ; 20   |#include "regsdcdc.h"
                            12655 ; 21   |#include "regsemc.h"
                            12656 ; 22   |#include "regsgpio.h"
                            12657 ; 23   |#include "regsi2c.h"
                            12658 ; 24   |#include "regsi2s.h"
                            12659 ; 25   |#include "regsicoll.h"
                            12660 ; 26   |#include "regslradc.h"
                            12661 ; 27   |#include "regspwm.h"
                            12662 ; 28   |#include "regsrevision.h"
                            12663 ; 29   |#include "regsrtc.h"
                            12664 ; 30   |#include "regsspare.h"
                            12665 ; 31   |#include "regsspi.h"
                            12666 ; 32   |#include "regsswizzle.h"
                            12667 ; 33   |#include "regssdram.h"
                            12668 ; 34   |#include "regstb.h"
                            12669 ; 35   |#include "regstimer.h"
                            12670 ; 36   |#include "regsusb20.h"
                            12671 ; 37   |#include "regsusb20phy.h"
                            12672 ; 38   |
                            12673 ; 39   |
                            12674 ; 40   |#endif // if (!@def(hwequ))
                            12675 ; 41   |
                            12676 
                            12678 
                            12679 ; 12   |#else 
                            12680 ; 13   |//include "regscodec.inc"
                            12681 ; 14   |#endif
                            12682 ; 15   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 215

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12683 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            12684 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            12685 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            12686 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            12687 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            12688 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            12689 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            12690 ; 23   |
                            12691 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            12692 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            12693 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            12694 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            12695 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            12696 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            12697 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            12698 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            12699 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            12700 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            12701 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            12702 ; 35   |
                            12703 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            12704 ; 37   |// MEDIA DEFINITIONS
                            12705 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            12706 ; 39   |
                            12707 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            12708 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            12709 ; 42   |#if defined(NAND1)
                            12710 ; 43   |#define SM_INTERNAL_CHIPS 1
                            12711 ; 44   |#else 
                            12712 ; 45   |#if defined(NAND2)
                            12713 ; 46   |#define SM_INTERNAL_CHIPS 2
                            12714 ; 47   |#else 
                            12715 ; 48   |#if defined(NAND3)
                            12716 ; 49   |#define SM_INTERNAL_CHIPS 3
                            12717 ; 50   |#else 
                            12718 ; 51   |#if defined(NAND4)
                            12719 ; 52   |#define SM_INTERNAL_CHIPS 4
                            12720 ; 53   |#else 
                            12721 ; 54   |#define SM_INTERNAL_CHIPS 1
                            12722 ; 55   |#endif
                            12723 ; 56   |#endif
                            12724 ; 57   |#endif
                            12725 ; 58   |#endif
                            12726 ; 59   |
                            12727 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            12728 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            12729 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            12730 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            12731 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            12732 ; 65   |//*** comment out if active high ****
                            12733 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 216

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12734 ; 67   |
                            12735 ; 68   |#if defined(SMEDIA)
                            12736 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            12737 ; 70   |#define NUM_SM_EXTERNAL 1
                            12738 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            12739 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            12740 ; 73   |#else 
                            12741 ; 74   |#if defined(MMC)
                            12742 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            12743 ; 76   |#define NUM_SM_EXTERNAL 0
                            12744 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            12745 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            12746 ; 79   |#else 
                            12747 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            12748 ; 81   |#define NUM_SM_EXTERNAL 0
                            12749 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            12750 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            12751 ; 84   |#endif
                            12752 ; 85   |#endif
                            12753 ; 86   |
                            12754 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            12755 ; 88   |// Mass Storage Class definitions
                            12756 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            12757 ; 90   |// Set to 0 if Composite Device build is desired.    
                            12758 ; 91   |#define MULTI_LUN_BUILD 1   
                            12759 ; 92   |
                            12760 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            12761 ; 94   |//  SCSI
                            12762 ; 95   |#if (MULTI_LUN_BUILD==0)
                            12763 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            12764 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            12765 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            12766 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            12767 ; 100  |  #else
                            12768 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            12769 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            12770 ; 103  |  #endif
                            12771 ; 104  |#else
                            12772 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            12773 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            12774 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            12775 ; 108  |  #else
                            12776 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            12777 ; 110  |  #endif
                            12778 ; 111  |#endif
                            12779 ; 112  |
                            12780 ; 113  |
                            12781 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            12782 ; 115  |
                            12783 ; 116  |
                            12784 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            12785 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            12786 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            12787 ; 120  |#ifdef MMC
                            12788 ; 121  |#ifdef MTP_BUILD
                            12789 ; 122  |// --------------------
                            12790 ; 123  |// MTP and MMC
                            12791 ; 124  |// --------------------
                            12792 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            12793 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            12794 ; 127  |#else  // ifndef MTP_BUILD
                            12795 ; 128  |#ifdef STMP_BUILD_PLAYER
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 217

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12796 ; 129  |// --------------------
                            12797 ; 130  |// Player and MMC
                            12798 ; 131  |// --------------------
                            12799 ; 132  |#else
                            12800 ; 133  |// --------------------
                            12801 ; 134  |// USBMSC and MMC
                            12802 ; 135  |// --------------------
                            12803 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            12804 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            12805 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            12806 ; 139  |#endif // ifdef MTP_BUILD
                            12807 ; 140  |#else  // ifndef MMC
                            12808 ; 141  |#ifdef MTP_BUILD
                            12809 ; 142  |// --------------------
                            12810 ; 143  |// MTP and NAND only
                            12811 ; 144  |// --------------------
                            12812 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            12813 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            12814 ; 147  |#else  // ifndef MTP_BUILD
                            12815 ; 148  |#ifdef STMP_BUILD_PLAYER
                            12816 ; 149  |// --------------------
                            12817 ; 150  |// Player and NAND only
                            12818 ; 151  |// --------------------
                            12819 ; 152  |#else
                            12820 ; 153  |// --------------------
                            12821 ; 154  |// USBMSC and NAND only
                            12822 ; 155  |// --------------------
                            12823 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            12824 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            12825 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            12826 ; 159  |#endif // ifdef MTP_BUILD
                            12827 ; 160  |#endif // ifdef MMC 
                            12828 ; 161  |
                            12829 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            12830 ; 163  |#if (defined(MTP_BUILD))
                            12831 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            12832 ; 165  |
                            12833 ; 166  |////!
                            12834 ; 167  |////! This varible holds the watchdog count for the store flush.
                            12835 ; 168  |////!
                            12836 ; 169  |///
                            12837 ; 170  |#include <types.h>
                            12838 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            12839 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            12840 ; 173  |#endif
                            12841 ; 174  |
                            12842 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            12843 ; 176  |// These are needed here for Mass Storage Class
                            12844 ; 177  |// Needs to be cleaned up
                            12845 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            12846 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            12847 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            12848 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            12849 ; 182  |
                            12850 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            12851 ; 184  |
                            12852 ; 185  |#endif
                            12853 ; 186  |
                            12854 ; 187  |
                            12855 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            12856 ; 189  |// SmartMedia/NAND defs
                            12857 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 218

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12858 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            12859 ; 192  |
                            12860 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            12861 ; 194  |// Sysloadresources defs
                            12862 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            12863 ; 196  |
                            12864 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            12865 ; 198  |// MMC defs
                            12866 ; 199  |#define MMC_MAX_PARTITIONS 1
                            12867 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            12868 ; 201  |
                            12869 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            12870 ; 203  |// SPI defs
                            12871 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            12872 ; 205  |
                            12873 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            12874 ; 207  |// Global media defs
                            12875 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            12876 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            12877 ; 210  |
                            12878 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            12879 ; 212  |// DO NOT CHANGE THESE!!!
                            12880 ; 213  |#define SM_MAX_PARTITIONS 4
                            12881 ; 214  |#define MAX_HANDLES 2
                            12882 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            12883 ; 216  |
                            12884 ; 217  |
                            12885 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            12886 ; 219  |// Battery LRADC Values 
                            12887 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            12888 ; 221  |// brownout trip point in mV (moved by RS)
                            12889 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            12890 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            12891 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            12892 ; 225  |//     audio recording to media.
                            12893 ; 226  |#define BATT_SAFETY_MARGIN 10
                            12894 ; 227  |
                            12895 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            12896 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            12897 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            12898 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            12899 ; 232  |
                            12900 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            12901 ; 234  |
                            12902 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            12903 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            12904 ; 237  |#if (!defined(CLCD))
                            12905 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            12906 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            12907 ; 240  |#else 
                            12908 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            12909 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            12910 ; 243  |#endif
                            12911 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            12912 ; 245  |
                            12913 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            12914 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 219

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12915 ; 248  |// See mp3 encoder overlay.
                            12916 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            12917 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            12918 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            12919 ; 252  |
                            12920 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            12921 ; 254  |// Voice recording filenames
                            12922 ; 255  |// number of digits in filename Vxxx.wav
                            12923 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            12924 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            12925 ; 258  |
                            12926 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            12927 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            12928 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            12929 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            12930 ; 263  |#if defined(DEVICE_3500)
                            12931 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            12932 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            12933 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            12934 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            12935 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            12936 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            12937 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            12938 ; 271  |
                            12939 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            12940 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            12941 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            12942 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            12943 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            12944 ; 277  |
                            12945 ; 278  |#else 
                            12946 ; 279  |// STMP3410
                            12947 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            12948 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            12949 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            12950 ; 283  |#endif
                            12951 ; 284  |
                            12952 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            12953 ; 286  |// Number of available soft timers
                            12954 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            12955 ; 288  |#if defined(SYNC_LYRICS)
                            12956 ; 289  |#define SOFT_TIMERS 10
                            12957 ; 290  |#else 
                            12958 ; 291  |#if defined(JPEG_DECODER)
                            12959 ; 292  |#define SOFT_TIMERS 10
                            12960 ; 293  |#else 
                            12961 ; 294  |#define SOFT_TIMERS 9
                            12962 ; 295  |#endif
                            12963 ; 296  |#endif
                            12964 ; 297  |
                            12965 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            12966 ; 299  |//  sizes
                            12967 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            12968 ; 301  |#if defined(MMC)
                            12969 ; 302  |#if defined(USE_PLAYLIST5)
                            12970 ; 303  |#define MENU_STACK_SIZE 1500
                            12971 ; 304  |#else 
                            12972 ; 305  |#define MENU_STACK_SIZE 1250
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 220

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12973 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            12974 ; 307  |#else 
                            12975 ; 308  |#if defined(USE_PLAYLIST5)
                            12976 ; 309  |#define MENU_STACK_SIZE 1500
                            12977 ; 310  |#else 
                            12978 ; 311  |#define MENU_STACK_SIZE 1250
                            12979 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            12980 ; 313  |#endif //if @def('MMC')
                            12981 ; 314  |
                            12982 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            12983 ; 316  |// 
                            12984 ; 317  |#define STACK_L1_SIZE 750
                            12985 ; 318  |#define STACK_L2_SIZE 100
                            12986 ; 319  |#define STACK_L3_SIZE 160
                            12987 ; 320  |
                            12988 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            12989 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            12990 ; 323  |// is ok with switching code.
                            12991 ; 324  |#if defined(MTP_BUILD)
                            12992 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            12993 ; 326  |#endif
                            12994 ; 327  |
                            12995 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            12996 ; 329  |// maximum number of nested funclets 
                            12997 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            12998 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            12999 ; 332  |
                            13000 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            13001 ; 334  |//    LCD DEFINITIONS
                            13002 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            13003 ; 336  |
                            13004 ; 337  |#define SPACE_CHAR 0x000020          
                            13005 ; 338  |#define ZERO_CHAR 0x000030
                            13006 ; 339  |#define COLON_CHAR 0x00003A
                            13007 ; 340  |#define PERIOD_CHAR 0x00002E
                            13008 ; 341  |
                            13009 ; 342  |#if (defined(S6B33B0A_LCD))
                            13010 ; 343  |#define LCD_X_SIZE 128
                            13011 ; 344  |#define LCD_Y_SIZE 159
                            13012 ; 345  |#endif
                            13013 ; 346  |
                            13014 ; 347  |#if (defined(SED15XX_LCD))
                            13015 ; 348  |#define LCD_X_SIZE 128
                            13016 ; 349  |#define LCD_Y_SIZE 64
                            13017 ; 350  |#endif
                            13018 ; 351  |
                            13019 ; 352  |
                            13020 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            13021 ; 354  |//   Details on Customizing Contrast
                            13022 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            13023 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            13024 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            13025 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            13026 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            13027 ; 360  |//   unless the ezact sequence is remembered.
                            13028 ; 361  |//   To find out what range your player supports: 
                            13029 ; 362  |//   change these equs to full range or comment out (full range is default)
                            13030 ; 363  |//;;;;;;
                            13031 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            13032 ; 365  |// recommended calibration using player -- uncomment 
                            13033 ; 366  |//;;;;;;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 221

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13034 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            13035 ; 368  |////////////////////////////
                            13036 ; 369  |#if (defined(DEMO_HW))
                            13037 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            13038 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            13039 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            13040 ; 373  |#else 
                            13041 ; 374  |
                            13042 ; 375  |#if (defined(S6B33B0A_LCD))
                            13043 ; 376  |#define LCD_MAX_CONTRAST 210
                            13044 ; 377  |#define LCD_MIN_CONTRAST 160    
                            13045 ; 378  |#endif
                            13046 ; 379  |
                            13047 ; 380  |#if (defined(SED15XX_LCD))
                            13048 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            13049 ; 382  |// Engineering board regs support range [17-37].
                            13050 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            13051 ; 384  |//   One default contrast range [24-42] works for both.
                            13052 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            13053 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            13054 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            13055 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            13056 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            13057 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            13058 ; 391  |
                            13059 ; 392  |#if (defined(NEWSHINGYIH))
                            13060 ; 393  |#define LCD_MAX_CONTRAST 250
                            13061 ; 394  |#define LCD_MIN_CONTRAST 0
                            13062 ; 395  |#else 
                            13063 ; 396  |//-----
                            13064 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            13065 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            13066 ; 399  |#define LCD_MAX_CONTRAST 250
                            13067 ; 400  |#define LCD_MIN_CONTRAST 0
                            13068 ; 401  |
                            13069 ; 402  |//=====
                            13070 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            13071 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            13072 ; 405  |//LCD_MAX_CONTRAST equ 42
                            13073 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            13074 ; 407  |
                            13075 ; 408  |#endif
                            13076 ; 409  |#endif
                            13077 ; 410  |
                            13078 ; 411  |#endif
                            13079 ; 412  |
                            13080 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            13081 ; 414  |// The default value of the lcd contrast in % of range
                            13082 ; 415  |//   the default value is used when no settings.dat is available
                            13083 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            13084 ; 417  |
                            13085 ; 418  |#if (defined(S6B33B0A_LCD))
                            13086 ; 419  |// 60% of range is default value
                            13087 ; 420  |#define DEFAULT_CONTRAST 50 
                            13088 ; 421  |#endif
                            13089 ; 422  |
                            13090 ; 423  |#if (defined(SED15XX_LCD))
                            13091 ; 424  |// % of range is default value (was 60%)
                            13092 ; 425  |#define DEFAULT_CONTRAST 50 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 222

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13093 ; 426  |#endif
                            13094 ; 427  |
                            13095 ; 428  |
                            13096 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            13097 ; 430  |// make lower when doing calibration
                            13098 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            13099 ; 432  |
                            13100 ; 433  |
                            13101 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            13102 ; 435  |// For FFWD and RWND
                            13103 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            13104 ; 437  |#define SECONDS_TO_SKIP 1
                            13105 ; 438  |#define SECONDS_TO_SKIP1 3
                            13106 ; 439  |#define SECONDS_TO_SKIP2 6
                            13107 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            13108 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            13109 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13110 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            13111 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13112 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            13113 ; 446  |
                            13114 ; 447  |// For audible FFW/RWD
                            13115 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            13116 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            13117 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            13118 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            13119 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13120 ; 453  |#define LEVEL1_BOUNDARY 17 
                            13121 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13122 ; 455  |#define LEVEL2_BOUNDARY 33 
                            13123 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13124 ; 457  |#define LEVEL3_BOUNDARY 50 
                            13125 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            13126 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            13127 ; 460  |// Short Song Time, songs too short to play.
                            13128 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            13129 ; 462  |
                            13130 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            13131 ; 464  |// MP3 Sync Values
                            13132 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            13133 ; 466  |// # bytes to look for sync before marking it bad
                            13134 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            13135 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            13136 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            13137 ; 470  |// once we have sync'd, the isr should be called this frequently
                            13138 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            13139 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            13140 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            13141 ; 474  |
                            13142 ; 475  |
                            13143 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            13144 ; 477  |//// Multi-Stage Volume Control Definitions
                            13145 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            13146 ; 479  |//// Use Multi-Stage Volume
                            13147 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            13148 ; 481  |
                            13149 ; 482  |//// Master Volume definitions
                            13150 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            13151 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            13152 ; 485  |
                            13153 ; 486  |//// DAC-Mode definitions
                            13154 ; 487  |//// Adjusts 0dB point
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 223

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13155 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            13156 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            13157 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            13158 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            13159 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            13160 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            13161 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            13162 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            13163 ; 496  |
                            13164 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            13165 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            13166 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            13167 ; 500  |
                            13168 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            13169 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            13170 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            13171 ; 504  |
                            13172 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            13173 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            13174 ; 507  |
                            13175 ; 508  |
                            13176 ; 509  |//// Line In definitions (used for Line-In 1)
                            13177 ; 510  |//// 0dB point of the Line In
                            13178 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            13179 ; 512  |//// Minimum volume of Line In
                            13180 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            13181 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            13182 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            13183 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            13184 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            13185 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            13186 ; 519  |
                            13187 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            13188 ; 521  |//// 0dB point of the Line In
                            13189 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            13190 ; 523  |//// Minimum volume of Line In
                            13191 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            13192 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            13193 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            13194 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            13195 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            13196 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            13197 ; 530  |
                            13198 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            13199 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            13200 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            13201 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            13202 ; 535  |
                            13203 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            13204 ; 537  |////
                            13205 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            13206 ; 539  |////
                            13207 ; 540  |///
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 224

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13208 ; 541  |#include <types.h>
                            13209 ; 542  |extern volatile WORD g_wActivityState;
                            13210 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            13211 ; 544  |
                            13212 ; 545  |void _reentrant Init5VSense(void);
                            13213 ; 546  |void _reentrant ServiceDCDC(void);
                            13214 ; 547  |
                            13215 ; 548  |////////////////////////////////////////////////////////////////////////////
                            13216 ; 549  |//// JPEG Thumbnail Mode Setting
                            13217 ; 550  |//// number of column in thumbnail mode
                            13218 ; 551  |#define THUMBNAIL_X 2           
                            13219 ; 552  |//// number of row in  thumbnail mode
                            13220 ; 553  |#define THUMBNAIL_Y 2           
                            13221 ; 554  |//// thumbnail boundary offset x
                            13222 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            13223 ; 556  |//// thumbnail boundary offset y
                            13224 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            13225 ; 558  |
                            13226 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            13227 ; 560  |
                            13228 
                            13230 
                            13231 ; 5    |#include "FileSystem.h"
                            13232 
                            13234 
                            13235 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13236 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            13237 ; 3    |//
                            13238 ; 4    |//  File        : FileSystem.h
                            13239 ; 5    |//  Description : Header File for File System
                            13240 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13241 ; 7    |
                            13242 ; 8    |#ifndef _FILESYSTEM_H
                            13243 ; 9    |#define _FILESYSTEM_H
                            13244 ; 10   |
                            13245 ; 11   |#include "types.h"
                            13246 
                            13248 
                            13249 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13250 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13251 ; 3    |//
                            13252 ; 4    |// Filename: types.h
                            13253 ; 5    |// Description: Standard data types
                            13254 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13255 ; 7    |
                            13256 ; 8    |#ifndef _TYPES_H
                            13257 ; 9    |#define _TYPES_H
                            13258 ; 10   |
                            13259 ; 11   |// TODO:  move this outta here!
                            13260 ; 12   |#if !defined(NOERROR)
                            13261 ; 13   |#define NOERROR 0
                            13262 ; 14   |#define SUCCESS 0
                            13263 ; 15   |#endif 
                            13264 ; 16   |#if !defined(SUCCESS)
                            13265 ; 17   |#define SUCCESS  0
                            13266 ; 18   |#endif
                            13267 ; 19   |#if !defined(ERROR)
                            13268 ; 20   |#define ERROR   -1
                            13269 ; 21   |#endif
                            13270 ; 22   |#if !defined(FALSE)
                            13271 ; 23   |#define FALSE 0
                            13272 ; 24   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 225

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13273 ; 25   |#if !defined(TRUE)
                            13274 ; 26   |#define TRUE  1
                            13275 ; 27   |#endif
                            13276 ; 28   |
                            13277 ; 29   |#if !defined(NULL)
                            13278 ; 30   |#define NULL 0
                            13279 ; 31   |#endif
                            13280 ; 32   |
                            13281 ; 33   |#define MAX_INT     0x7FFFFF
                            13282 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13283 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            13284 ; 36   |#define MAX_ULONG   (-1) 
                            13285 ; 37   |
                            13286 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13287 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13288 ; 40   |
                            13289 ; 41   |
                            13290 ; 42   |#define BYTE    unsigned char       // btVarName
                            13291 ; 43   |#define CHAR    signed char         // cVarName
                            13292 ; 44   |#define USHORT  unsigned short      // usVarName
                            13293 ; 45   |#define SHORT   unsigned short      // sVarName
                            13294 ; 46   |#define WORD    unsigned int        // wVarName
                            13295 ; 47   |#define INT     signed int          // iVarName
                            13296 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13297 ; 49   |#define LONG    signed long         // lVarName
                            13298 ; 50   |#define BOOL    unsigned int        // bVarName
                            13299 ; 51   |#define FRACT   _fract              // frVarName
                            13300 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13301 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13302 ; 54   |#define FLOAT   float               // fVarName
                            13303 ; 55   |#define DBL     double              // dVarName
                            13304 ; 56   |#define ENUM    enum                // eVarName
                            13305 ; 57   |#define CMX     _complex            // cmxVarName
                            13306 ; 58   |typedef WORD UCS3;                   // 
                            13307 ; 59   |
                            13308 ; 60   |#define UINT16  unsigned short
                            13309 ; 61   |#define UINT8   unsigned char   
                            13310 ; 62   |#define UINT32  unsigned long
                            13311 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13312 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13313 ; 65   |#define WCHAR   UINT16
                            13314 ; 66   |
                            13315 ; 67   |//UINT128 is 16 bytes or 6 words
                            13316 ; 68   |typedef struct UINT128_3500 {   
                            13317 ; 69   |    int val[6];     
                            13318 ; 70   |} UINT128_3500;
                            13319 ; 71   |
                            13320 ; 72   |#define UINT128   UINT128_3500
                            13321 ; 73   |
                            13322 ; 74   |// Little endian word packed byte strings:   
                            13323 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13324 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13325 ; 77   |// Little endian word packed byte strings:   
                            13326 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13327 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13328 ; 80   |
                            13329 ; 81   |// Declare Memory Spaces To Use When Coding
                            13330 ; 82   |// A. Sector Buffers
                            13331 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            13332 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 226

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13333 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            13334 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            13335 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            13336 ; 88   |// B. Media DDI Memory
                            13337 ; 89   |#define MEDIA_DDI_MEM _Y
                            13338 ; 90   |
                            13339 ; 91   |
                            13340 ; 92   |
                            13341 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            13342 ; 94   |// Examples of circular pointers:
                            13343 ; 95   |//    INT CIRC cpiVarName
                            13344 ; 96   |//    DWORD CIRC cpdwVarName
                            13345 ; 97   |
                            13346 ; 98   |#define RETCODE INT                 // rcVarName
                            13347 ; 99   |
                            13348 ; 100  |// generic bitfield structure
                            13349 ; 101  |struct Bitfield {
                            13350 ; 102  |    unsigned int B0  :1;
                            13351 ; 103  |    unsigned int B1  :1;
                            13352 ; 104  |    unsigned int B2  :1;
                            13353 ; 105  |    unsigned int B3  :1;
                            13354 ; 106  |    unsigned int B4  :1;
                            13355 ; 107  |    unsigned int B5  :1;
                            13356 ; 108  |    unsigned int B6  :1;
                            13357 ; 109  |    unsigned int B7  :1;
                            13358 ; 110  |    unsigned int B8  :1;
                            13359 ; 111  |    unsigned int B9  :1;
                            13360 ; 112  |    unsigned int B10 :1;
                            13361 ; 113  |    unsigned int B11 :1;
                            13362 ; 114  |    unsigned int B12 :1;
                            13363 ; 115  |    unsigned int B13 :1;
                            13364 ; 116  |    unsigned int B14 :1;
                            13365 ; 117  |    unsigned int B15 :1;
                            13366 ; 118  |    unsigned int B16 :1;
                            13367 ; 119  |    unsigned int B17 :1;
                            13368 ; 120  |    unsigned int B18 :1;
                            13369 ; 121  |    unsigned int B19 :1;
                            13370 ; 122  |    unsigned int B20 :1;
                            13371 ; 123  |    unsigned int B21 :1;
                            13372 ; 124  |    unsigned int B22 :1;
                            13373 ; 125  |    unsigned int B23 :1;
                            13374 ; 126  |};
                            13375 ; 127  |
                            13376 ; 128  |union BitInt {
                            13377 ; 129  |        struct Bitfield B;
                            13378 ; 130  |        int        I;
                            13379 ; 131  |};
                            13380 ; 132  |
                            13381 ; 133  |#define MAX_MSG_LENGTH 10
                            13382 ; 134  |struct CMessage
                            13383 ; 135  |{
                            13384 ; 136  |        unsigned int m_uLength;
                            13385 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            13386 ; 138  |};
                            13387 ; 139  |
                            13388 ; 140  |typedef struct {
                            13389 ; 141  |    WORD m_wLength;
                            13390 ; 142  |    WORD m_wMessage;
                            13391 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            13392 ; 144  |} Message;
                            13393 ; 145  |
                            13394 ; 146  |struct MessageQueueDescriptor
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 227

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13395 ; 147  |{
                            13396 ; 148  |        int *m_pBase;
                            13397 ; 149  |        int m_iModulo;
                            13398 ; 150  |        int m_iSize;
                            13399 ; 151  |        int *m_pHead;
                            13400 ; 152  |        int *m_pTail;
                            13401 ; 153  |};
                            13402 ; 154  |
                            13403 ; 155  |struct ModuleEntry
                            13404 ; 156  |{
                            13405 ; 157  |    int m_iSignaledEventMask;
                            13406 ; 158  |    int m_iWaitEventMask;
                            13407 ; 159  |    int m_iResourceOfCode;
                            13408 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            13409 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            13410 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            13411 ; 163  |    int m_uTimeOutHigh;
                            13412 ; 164  |    int m_uTimeOutLow;
                            13413 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            13414 ; 166  |};
                            13415 ; 167  |
                            13416 ; 168  |union WaitMask{
                            13417 ; 169  |    struct B{
                            13418 ; 170  |        unsigned int m_bNone     :1;
                            13419 ; 171  |        unsigned int m_bMessage  :1;
                            13420 ; 172  |        unsigned int m_bTimer    :1;
                            13421 ; 173  |        unsigned int m_bButton   :1;
                            13422 ; 174  |    } B;
                            13423 ; 175  |    int I;
                            13424 ; 176  |} ;
                            13425 ; 177  |
                            13426 ; 178  |
                            13427 ; 179  |struct Button {
                            13428 ; 180  |        WORD wButtonEvent;
                            13429 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13430 ; 182  |};
                            13431 ; 183  |
                            13432 ; 184  |struct Message {
                            13433 ; 185  |        WORD wMsgLength;
                            13434 ; 186  |        WORD wMsgCommand;
                            13435 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13436 ; 188  |};
                            13437 ; 189  |
                            13438 ; 190  |union EventTypes {
                            13439 ; 191  |        struct CMessage msg;
                            13440 ; 192  |        struct Button Button ;
                            13441 ; 193  |        struct Message Message;
                            13442 ; 194  |};
                            13443 ; 195  |
                            13444 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13445 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13446 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13447 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13448 ; 200  |
                            13449 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13450 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13451 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13452 ; 204  |
                            13453 ; 205  |#if DEBUG
                            13454 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13455 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 228

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13456 ; 208  |#else 
                            13457 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            13458 ; 210  |#define DebugBuildAssert(x)    
                            13459 ; 211  |#endif
                            13460 ; 212  |
                            13461 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13462 ; 214  |//  #pragma asm
                            13463 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            13464 ; 216  |//  #pragma endasm
                            13465 ; 217  |
                            13466 ; 218  |
                            13467 ; 219  |#ifdef COLOR_262K
                            13468 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            13469 ; 221  |#elif defined(COLOR_65K)
                            13470 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            13471 ; 223  |#else
                            13472 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            13473 ; 225  |#endif
                            13474 ; 226  |    
                            13475 ; 227  |#endif // #ifndef _TYPES_H
                            13476 
                            13478 
                            13479 ; 12   |
                            13480 ; 13   |
                            13481 ; 14   |// File attributes
                            13482 ; 15   |#ifndef _FS_ATTRIBUTES
                            13483 ; 16   |#define _FS_ATTRIBUTES
                            13484 ; 17   |#define READ        1
                            13485 ; 18   |#define WRITE       2
                            13486 ; 19   |#define WRITE_PLUS  3
                            13487 ; 20   |#define APPEND      4
                            13488 ; 21   |#define TRUNCATE    8
                            13489 ; 22   |#define CREATE      16
                            13490 ; 23   |#endif
                            13491 ; 24   |
                            13492 ; 25   |//#ifndef FAT12
                            13493 ; 26   |//#define FAT12   1
                            13494 ; 27   |//#endif
                            13495 ; 28   |//
                            13496 ; 29   |#ifndef FAT16
                            13497 ; 30   |#define FAT16   2
                            13498 ; 31   |#endif
                            13499 ; 32   |
                            13500 ; 33   |#define MEM_SPACE_P 0x100000
                            13501 ; 34   |#define MEM_SPACE_Y 0x400000
                            13502 ; 35   |#define MEM_SPACE_X 0x800000
                            13503 ; 36   |
                            13504 ; 37   |#define FILE_SYS_MODE_READ  0
                            13505 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            13506 ; 39   | 
                            13507 ; 40   |#define ATTR_READ_ONLY      0x01
                            13508 ; 41   |#define ATTR_HIDDEN         0x02
                            13509 ; 42   |#define ATTR_SYSTEM         0x04
                            13510 ; 43   |#define ATTR_VOLUME_ID      0x08
                            13511 ; 44   |#define ATTR_DIRECTORY      0x10
                            13512 ; 45   |#define ATTR_ARCHIVE        0x20
                            13513 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            13514 ; 47   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 229

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13515 ; 48   |#define SEEK_SET           -1
                            13516 ; 49   |#define SEEK_CUR            0
                            13517 ; 50   |#define SEEK_END            1
                            13518 ; 51   |
                            13519 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            13520 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            13521 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            13522 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            13523 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            13524 ; 57   |
                            13525 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            13526 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            13527 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            13528 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            13529 ; 62   |
                            13530 ; 63   |#define READ_TYPE_NORMAL            0
                            13531 ; 64   |#define READ_TYPE_FAT               1
                            13532 ; 65   |#define READ_TYPE_RAW               2
                            13533 ; 66   |
                            13534 ; 67   |
                            13535 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            13536 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            13537 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            13538 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            13539 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            13540 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            13541 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            13542 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            13543 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            13544 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            13545 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            13546 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            13547 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            13548 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            13549 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            13550 ; 83   |    #endif
                            13551 ; 84   |#else
                            13552 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            13553 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            13554 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            13555 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            13556 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            13557 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            13558 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            13559 ; 92   |    #endif
                            13560 ; 93   |#endif
                            13561 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            13562 ; 95   |
                            13563 ; 96   |
                            13564 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            13565 ; 98   |#define MAX_FILENAME_LENGTH 256
                            13566 ; 99   |#endif
                            13567 ; 100  |
                            13568 ; 101  |typedef struct {
                            13569 ; 102  |    WORD wNumberOfZones;
                            13570 ; 103  |    WORD wSizeInMegaBytes;
                            13571 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            13572 ; 105  |
                            13573 ; 106  |typedef struct {
                            13574 ; 107  |    WORD wBootIdentification;
                            13575 ; 108  |    WORD wStartHeadNumber;
                            13576 ; 109  |    WORD wStartSectorNumber;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 230

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13577 ; 110  |    WORD wStartCylinderNumber;
                            13578 ; 111  |    WORD wSystemIdentification;
                            13579 ; 112  |    WORD wEndHeadNumber;
                            13580 ; 113  |    WORD wEndSectorNumber;
                            13581 ; 114  |    WORD wEndCylinderNumber;
                            13582 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            13583 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            13584 ; 117  |    WORD wPartitionSizeHigh;
                            13585 ; 118  |    WORD wPartitionSizeLow;
                            13586 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            13587 ; 120  |
                            13588 ; 121  |typedef struct {
                            13589 ; 122  |    WORD wWord0;
                            13590 ; 123  |    WORD wWord1;
                            13591 ; 124  |    WORD wWord2;
                            13592 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            13593 ; 126  |
                            13594 ; 127  |typedef struct {
                            13595 ; 128  |    WORD wWord0;
                            13596 ; 129  |    WORD wWord1;
                            13597 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            13598 ; 131  |
                            13599 ; 132  |typedef struct {
                            13600 ; 133  |    WORD wWord0;
                            13601 ; 134  |    WORD wWord1;
                            13602 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            13603 ; 136  |
                            13604 ; 137  |typedef struct {
                            13605 ; 138  |    WORD wWord0;
                            13606 ; 139  |    WORD wWord1;
                            13607 ; 140  |    WORD wWord2;
                            13608 ; 141  |    WORD wWord3;
                            13609 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            13610 ; 143  |
                            13611 ; 144  |typedef struct {
                            13612 ; 145  |    WORD wWord0;
                            13613 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            13614 
                            13637 
                            13638 ; 147  |
                            13639 ; 148  |typedef struct {
                            13640 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            13641 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            13642 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            13643 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            13644 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            13645 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            13646 
                            13668 
                            13669 ; 155  |   
                            13670 ; 156  |typedef struct {
                            13671 ; 157  |    WORD wPageSizeInBytes;
                            13672 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            13673 ; 159  |    WORD wNumberOfPagesPerBlock;
                            13674 ; 160  |    WORD wNumberOfBlocksPerZone;
                            13675 ; 161  |    WORD wNumberOfZonesInMedia;
                            13676 ; 162  |    WORD wMediaSizeInMBytes;
                            13677 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            13678 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            13679 ; 165  |    WORD wMediaFlagStatus;
                            13680 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            13681 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 231

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13682 ; 168  |    WORD wNumberOfSystemBlocks;
                            13683 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            13684 ; 170  |
                            13685 ; 171  |typedef struct {
                            13686 ; 172  |    WORD wDevice;        
                            13687 ; 173  |    WORD wDirtyBlockFlag;
                            13688 ; 174  |    WORD wCleanTailFlag; 
                            13689 ; 175  |    WORD wLogDOSPage;    
                            13690 ; 176  |    WORD wSrcLogBlock;   
                            13691 ; 177  |    WORD wSrcPhyBlock;   
                            13692 ; 178  |    WORD wDestPhyBlock;  
                            13693 ; 179  |    WORD wStartSrcPage;  
                            13694 ; 180  |    WORD wStartDestPage; 
                            13695 ; 181  |    WORD wPagesToCopy;   
                            13696 ; 182  |    WORD wReplaceBuff;   
                            13697 ; 183  |    WORD wReplaceRdnt;
                            13698 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            13699 ; 185  |        WORD wFirstCount;
                            13700 ; 186  |        WORD wNextCount;
                            13701 ; 187  |        WORD wLastCount;
                            13702 ; 188  |    #endif
                            13703 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            13704 ; 190  |
                            13705 ; 191  |typedef struct {
                            13706 ; 192  |    WORD wWord0;
                            13707 ; 193  |    WORD wWord1;
                            13708 ; 194  |    WORD wWord2;
                            13709 ; 195  |    WORD wWord3;
                            13710 ; 196  |} DIRECTORY_NAME;
                            13711 ; 197  |
                            13712 ; 198  |typedef struct {
                            13713 ; 199  |    WORD wWord0;
                            13714 ; 200  |    WORD wWord1;
                            13715 ; 201  |} DIRECTORY_EXTENSION;
                            13716 ; 202  |
                            13717 ; 203  |typedef struct {
                            13718 ; 204  |    WORD wWord0;
                            13719 ; 205  |    WORD wWord1;
                            13720 ; 206  |} DIRECTORY_SIZE;
                            13721 
                            13736 
                            13737 ; 207  |
                            13738 ; 208  |typedef struct {
                            13739 ; 209  |    DIRECTORY_NAME Name;
                            13740 ; 210  |    DIRECTORY_EXTENSION Extension;
                            13741 ; 211  |    WORD wAttribute;
                            13742 ; 212  |    WORD wReserved[4];
                            13743 ; 213  |    WORD wCreationTime;
                            13744 ; 214  |    WORD wCreationData;
                            13745 ; 215  |    WORD wFirstCluster;
                            13746 ; 216  |    DIRECTORY_SIZE Size;
                            13747 ; 217  |    WORD wCurrentCluster;
                            13748 ; 218  |    WORD wPointer;
                            13749 ; 219  |    WORD wRecord;
                            13750 ; 220  |    WORD wRd;
                            13751 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            13752 ; 222  |
                            13753 ; 223  |// TODO:  clean this up.  There are two versions.
                            13754 ; 224  |struct FCB
                            13755 ; 225  |{
                            13756 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            13757 ; 227  |    int     m_wReserved;                //3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 232

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13758 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            13759 ; 229  |    int     m_wAttributes;              //6
                            13760 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            13761 ; 231  |    int     m_wTimeofCreation;          //b
                            13762 ; 232  |    int     m_wDateofCreation;          //c
                            13763 ; 233  |    int     m_wFirstCluster;            //d
                            13764 ; 234  |    int     m_wFileSizeHigh;            //e
                            13765 ; 235  |    int     m_wFileSizeLow;             //f
                            13766 ; 236  |};
                            13767 
                            13783 
                            13784 ; 237  |
                            13785 ; 238  |
                            13786 ; 239  |typedef struct {
                            13787 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            13788 ; 241  |    WORD wFirstClusterParentDirectory;
                            13789 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            13790 ; 243  |    WORD wCurrentRelativeSector;
                            13791 ; 244  |    WORD wNumberOfSectors;
                            13792 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            13793 ; 246  |    WORD wBufferedRecord;
                            13794 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            13795 ; 248  |    WORD * pwPointerToBuffer;
                            13796 ; 249  |    WORD * pwPointerToPath;
                            13797 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            13798 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            13799 ; 252  |
                            13800 ; 253  |typedef struct {
                            13801 ; 254  |    WORD wWord0;
                            13802 ; 255  |    WORD wWord1;
                            13803 ; 256  |    WORD wWord2;
                            13804 ; 257  |    WORD wWord3;
                            13805 ; 258  |} FILE_NAME;
                            13806 ; 259  |
                            13807 ; 260  |typedef struct {
                            13808 ; 261  |    WORD wWord0;
                            13809 ; 262  |    WORD wWord1;
                            13810 ; 263  |} FILE_EXTENSION;
                            13811 ; 264  |
                            13812 ; 265  |typedef struct {
                            13813 ; 266  |    WORD wWord0;
                            13814 ; 267  |    WORD wWord1;
                            13815 ; 268  |} FILE_SIZE;
                            13816 ; 269  |
                            13817 ; 270  |typedef union {
                            13818 ; 271  |    struct {
                            13819 ; 272  |        int Read        :1;
                            13820 ; 273  |        int Write       :1;
                            13821 ; 274  |        int Append      :1;
                            13822 ; 275  |        int Truncate    :1;
                            13823 ; 276  |        int Create      :1;
                            13824 ; 277  |        int Rsrv        :3;
                            13825 ; 278  |        int Mode        :8;
                            13826 ; 279  |        int Device      :8;
                            13827 ; 280  |    } B;
                            13828 ; 281  |    int I;
                            13829 ; 282  |} FILE_FLAGS;
                            13830 ; 283  |
                            13831 ; 284  |typedef struct {
                            13832 ; 285  |    WORD wWord0;
                            13833 ; 286  |    WORD wWord1;
                            13834 ; 287  |} FILE_BYTE_CURRENT;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 233

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13835 
                            13875 
                            13876 ; 288  |
                            13877 ; 289  |typedef struct {
                            13878 ; 290  |    FILE_NAME Name;
                            13879 ; 291  |    FILE_EXTENSION Extension;
                            13880 ; 292  |    WORD wAttributes;
                            13881 ; 293  |    WORD wReserved[4];
                            13882 ; 294  |    WORD wCreationTime;
                            13883 ; 295  |    WORD wCreationData;
                            13884 ; 296  |    WORD wFirstCluster;
                            13885 ; 297  |    FILE_SIZE Size;
                            13886 ; 298  |    WORD wCurrentCluster;
                            13887 ; 299  |    WORD wPointer;
                            13888 ; 300  |    WORD wRecord;
                            13889 ; 301  |    WORD wRd;
                            13890 ; 302  |    FILE_FLAGS Flags;
                            13891 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            13892 ; 304  |    WORD wFcbFlagEndOfCx;
                            13893 ; 305  |} FILE_CONTROL_BLOCK;    
                            13894 ; 306  |
                            13895 ; 307  |typedef struct {
                            13896 ; 308  |    WORD wWord0;
                            13897 ; 309  |    WORD wWord1;
                            13898 ; 310  |    WORD wWord2;
                            13899 ; 311  |    WORD wWord3;
                            13900 ; 312  |} VOLUME_LABEL;
                            13901 ; 313  |
                            13902 ; 314  |typedef struct {
                            13903 ; 315  |    WORD wFATPhysicalBlock1;
                            13904 ; 316  |    WORD wFATPhysicalBlock2;
                            13905 ; 317  |    WORD wFATPhysicalBlock3;
                            13906 ; 318  |    WORD wFATPhysicalBlock4;
                            13907 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            13908 
                            13915 
                            13916 ; 320  |
                            13917 ; 321  |typedef struct {
                            13918 ; 322  |    WORD wFATSectorInCache;
                            13919 ; 323  |    WORD wLastClusterFree;
                            13920 ; 324  |    WORD wNumberOfUsedClusters;
                            13921 ; 325  |    WORD wNumberOfFreeClusters;
                            13922 ; 326  |    WORD wNumberOfBadClusters;
                            13923 ; 327  |    WORD wNumberOfReservedClusters;
                            13924 ; 328  |    WORD wControl;
                            13925 ; 329  |    WORD * pwSectorCache;
                            13926 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            13927 ; 331  |} FAT_TABLE;
                            13928 
                            13935 
                            13936 ; 332  |
                            13937 ; 333  |typedef struct {
                            13938 ; 334  |    WORD wStateMediaTable;
                            13939 ; 335  |    WORD wTypeFs;
                            13940 ; 336  |    WORD wBytesPerSector;
                            13941 ; 337  |    WORD wSectorsPerCluster;
                            13942 ; 338  |    WORD wNumberOfReservedSectors;
                            13943 ; 339  |    WORD wMaximumNumberOfFATs;
                            13944 ; 340  |    WORD wMaxRootDirectoryEntries;
                            13945 ; 341  |    WORD wTotalSectors;
                            13946 ; 342  |    WORD wNumberOfFATSectors;
                            13947 ; 343  |    WORD wNumberOfSectorsPerTrack;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 234

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13948 ; 344  |    WORD wNumberOfHeads;
                            13949 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            13950 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            13951 ; 347  |    WORD wTotalSectors32MSB;
                            13952 ; 348  |    WORD wTotalSectors32LSB;
                            13953 ; 349  |    WORD wDriverNumber;
                            13954 ; 350  |    WORD wExtendedBootSignature;
                            13955 ; 351  |    WORD wVolumeIDMSB;
                            13956 ; 352  |    WORD wVolumeIDLSB;
                            13957 ; 353  |    VOLUME_LABEL VolumeLabel;
                            13958 ; 354  |    WORD * pwWriteBuffer;
                            13959 ; 355  |    WORD wPrimaryFATRelativeSector;
                            13960 ; 356  |    WORD wSecondaryFATRelativeSector;
                            13961 ; 357  |    WORD wRootDirectoryRelativeSector;
                            13962 ; 358  |    WORD wFirstSectorNumberDataZone;
                            13963 ; 359  |    WORD wMaxNumberOfFATEntries;
                            13964 ; 360  |    WORD wRootDirectorySizeInSectors;
                            13965 ; 361  |    WORD wDataAreaSizeInSectors;
                            13966 ; 362  |} MEDIA_TABLE;
                            13967 
                            14026 
                            14027 ; 363  |
                            14028 ; 364  |typedef struct {
                            14029 ; 365  |    MEDIA_TABLE * pMediaTable;
                            14030 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            14031 ; 367  |    FAT_TABLE * pFATTable;
                            14032 ; 368  |} DEVICE_CONTROL_TABLE;
                            14033 ; 369  |    
                            14034 ; 370  |typedef struct {
                            14035 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            14036 ; 372  |                                        //  to 2-bytes for compatibility with
                            14037 ; 373  |                                        //  older host drivers.
                            14038 ; 374  |    DWORD dwTotalNumberOfSectors;
                            14039 ; 375  |    DWORD dwTotalNumberOfBytes;
                            14040 ; 376  |    WORD wSectorSizeInBytes;
                            14041 ; 377  |} MEDIA_SIZE;
                            14042 ; 378  |
                            14043 ; 379  |typedef struct {
                            14044 ; 380  |    BOOL    bInstalled;
                            14045 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            14046 ; 382  |    DWORD   dwSize;
                            14047 ; 383  |} DATA_DRIVE_PBS_LOC;
                            14048 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            14049 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            14050 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            14051 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            14052 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            14053 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            14054 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            14055 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            14056 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo
                                  , WORD *buffer);
                            14057 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iMod
                                  ulo, WORD *buffer);
                            14058 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            14059 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            14060 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            14061 ; 397  |extern  INT FSFreeClusters(INT Device);
                            14062 ; 398  |extern  INT BytesPerCluster(INT Device);
                            14063 ; 399  |
                            14064 ; 400  |
                            14065 ; 401  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 235

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14066 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            14067 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            14068 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bD
                                  evice);
                            14069 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE 
                                  bDevice);
                            14070 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            14071 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            14072 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            14073 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WOR
                                  D *pwBuffer);
                            14074 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WO
                                  RD *pwBuffer);
                            14075 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            14076 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            14077 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumbe
                                  r);
                            14078 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT Device
                                  Number);
                            14079 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            14080 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            14081 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            14082 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            14083 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            14084 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            14085 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            14086 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            14087 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            14088 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            14089 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            14090 ; 426  |
                            14091 ; 427  |#endif
                            14092 
                            14094 
                            14095 ; 6    |#include "metadata.h"
                            14096 
                            14098 
                            14099 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14100 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            14101 ; 3    |//
                            14102 ; 4    |// Filename: metadata.h
                            14103 ; 5    |// Description:
                            14104 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14105 ; 7    |
                            14106 ; 8    |#ifndef _METADATA_H
                            14107 ; 9    |#define _METADATA_H
                            14108 ; 10   |
                            14109 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            14110 ; 12   |// MetaData definitions
                            14111 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            14112 ; 14   |
                            14113 ; 15   |//#define MMC_CMD59       0x40|59
                            14114 ; 16   |
                            14115 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            14116 ; 18   |// Meta Data structure definitions
                            14117 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            14118 ; 20   |
                            14119 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            14120 ; 22   |// MetaData definitions
                            14121 ; 23   |
                            14122 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            14123 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 236

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14124 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            14125 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            14126 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            14127 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            14128 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            14129 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            14130 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            14131 ; 33   |
                            14132 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            14133 ; 35   |
                            14134 ; 36   |// VBR
                            14135 ; 37   |#define VBR_NOT_DETERMINED 0
                            14136 ; 38   |#define VBR_TRUE 1
                            14137 ; 39   |
                            14138 ; 40   |#ifndef TITLE_SIZE
                            14139 ; 41   |//#define TITLE_SIZE 30
                            14140 ; 42   |#ifndef USE_PLAYLIST3
                            14141 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            14142 ; 44   |#else
                            14143 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            14144 ; 46   |#endif
                            14145 ; 47   |#endif
                            14146 ; 48   |
                            14147 ; 49   |#ifndef ARTIST_SIZE
                            14148 ; 50   |#ifndef USE_PLAYLIST3
                            14149 ; 51   |//#define ARTIST_SIZE 30
                            14150 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            14151 ; 53   |#else
                            14152 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            14153 ; 55   |#endif
                            14154 ; 56   |#endif
                            14155 ; 57   |
                            14156 ; 58   |#ifndef ALBUM_SIZE
                            14157 ; 59   |#ifndef USE_PLAYLIST3
                            14158 ; 60   |//#define ALBUM_SIZE 30
                            14159 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            14160 ; 62   |#else
                            14161 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            14162 ; 64   |#endif
                            14163 ; 65   |#endif
                            14164 ; 66   |
                            14165 ; 67   |#ifdef USE_PLAYLIST3
                            14166 ; 68   |#ifndef GENRE_SIZE
                            14167 ; 69   |#define GENRE_SIZE 20
                            14168 ; 70   |#endif
                            14169 ; 71   |
                            14170 ; 72   |#ifndef YEAR_SIZE
                            14171 ; 73   |#define YEAR_SIZE 8
                            14172 ; 74   |#endif
                            14173 ; 75   |
                            14174 ; 76   |#ifndef TRACKNUM_SIZE
                            14175 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            14176 ; 78   |#endif
                            14177 ; 79   |
                            14178 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            14179 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            14180 ; 82   |#endif
                            14181 ; 83   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 237

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14182 ; 84   |#define XING_TOC_SIZE   100
                            14183 ; 85   |#if MTP_BUILD
                            14184 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            14185 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            14186 ; 88   |#define VBR_TOC_SIZE    2
                            14187 ; 89   |#else
                            14188 ; 90   |#define VBR_TOC_SIZE    200
                            14189 ; 91   |#endif
                            14190 ; 92   |
                            14191 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            14192 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            14193 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            14194 ; 96   |#ifdef USE_PLAYLIST3
                            14195 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            14196 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            14197 ; 99   |extern WORD g_wSongTrackNum;
                            14198 ; 100  |#endif
                            14199 ; 101  |
                            14200 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            14201 ; 103  |
                            14202 ; 104  |typedef struct {
                            14203 ; 105  |    WORD        iTitleBufferLength;
                            14204 ; 106  |        UCS3       *wTitle;        // Title of Song
                            14205 ; 107  |    WORD        iArtistBufferLength;
                            14206 ; 108  |    UCS3       *wArtist;
                            14207 ; 109  |    WORD        iAlbumBufferLength;
                            14208 ; 110  |    UCS3       *wAlbum;
                            14209 ; 111  |#ifdef USE_PLAYLIST3
                            14210 ; 112  |    WORD        iGenreBufferLength;
                            14211 ; 113  |    UCS3       *wGenre;
                            14212 ; 114  |    WORD        iYearBufferLength;
                            14213 ; 115  |    UCS3       *wYear;
                            14214 ; 116  |    WORD        wTrackNum;
                            14215 ; 117  |#endif
                            14216 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            14217 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            14218 ; 120  |        WORD       wNumChannels;
                            14219 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitr
                                  ate found)
                            14220 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            14221 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the deco
                                  der)
                            14222 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            14223 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            14224 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            14225 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see qu
                                  estion below**)
                            14226 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = I
                                  MA ADPCM, etc (use defines below)
                            14227 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed fo
                                  r this file
                            14228 ; 130  |} FILE_META_DATA;
                            14229 ; 131  |
                            14230 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            14231 ; 133  |#define UNKNOWN_TYPE   0
                            14232 ; 134  |#define MP3_TYPE       1
                            14233 ; 135  |#define WMA_TYPE       2
                            14234 ; 136  |#define AAC_TYPE       4
                            14235 ; 137  |#define IMA_ADPCM_TYPE 8
                            14236 ; 138  |#define MS_ADPCM_TYPE  16
                            14237 ; 139  |#define PCM_WAV_TYPE   32
                            14238 ; 140  |#define ASF_TYPE       64
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 238

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14239 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            14240 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            14241 ; 143  |
                            14242 ; 144  |#define SMV_ADPCM_TYPE 512
                            14243 ; 145  |
                            14244 ; 146  |
                            14245 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            14246 ; 148  |// Sample rates
                            14247 ; 149  |#ifdef WOW
                            14248 ; 150  |#define SR_48KHZ        48000
                            14249 ; 151  |#define SR_44KHZ        44100
                            14250 ; 152  |#define SR_32KHZ        32000
                            14251 ; 153  |#define SR_24KHZ        24000
                            14252 ; 154  |#define SR_22KHZ        22050
                            14253 ; 155  |#define SR_16KHZ        16000
                            14254 ; 156  |#define SR_12KHZ        12000
                            14255 ; 157  |#define SR_11KHZ        11025
                            14256 ; 158  |#define SR_8KHZ          8000
                            14257 ; 159  |#endif
                            14258 ; 160  |
                            14259 ; 161  |
                            14260 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            14261 ; 163  |// MetaData prototypes
                            14262 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            14263 ; 165  |
                            14264 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            14265 
                            14293 
                            14294 ; 167  |#ifdef USE_PLAYLIST3
                            14295 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAd
                                  dress);
                            14296 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            14297 ; 170  |#endif
                            14298 ; 171  |
                            14299 ; 172  |#endif // #ifndef _METADATA_H
                            14300 
                            14302 
                            14303 ; 7    |#include "resource.h"
                            14304 
                            14306 
                            14307 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                            14308 ; 2    |//  Do not edit it directly.
                            14309 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                            14310 ; 4    |
                            14311 ; 5    |
                            14312 ; 6    |
                            14313 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                            14314 ; 8    |//  Do not edit it directly.
                            14315 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                            14316 ; 10   |
                            14317 ; 11   |
                            14318 ; 12   |
                            14319 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14320 ; 14   |//  Do not edit it directly.
                            14321 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                            14322 ; 16   |
                            14323 ; 17   |
                            14324 ; 18   |
                            14325 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14326 ; 20   |//  Do not edit it directly.
                            14327 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 239

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14328 ; 22   |
                            14329 ; 23   |
                            14330 ; 24   |
                            14331 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14332 ; 26   |//  Do not edit it directly.
                            14333 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                            14334 ; 28   |
                            14335 ; 29   |
                            14336 ; 30   |
                            14337 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14338 ; 32   |//  Do not edit it directly.
                            14339 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                            14340 ; 34   |
                            14341 ; 35   |
                            14342 ; 36   |
                            14343 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14344 ; 38   |//  Do not edit it directly.
                            14345 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                            14346 ; 40   |
                            14347 ; 41   |
                            14348 ; 42   |
                            14349 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14350 ; 44   |//  Do not edit it directly.
                            14351 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                            14352 ; 46   |
                            14353 ; 47   |
                            14354 ; 48   |
                            14355 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14356 ; 50   |//  Do not edit it directly.
                            14357 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                            14358 ; 52   |
                            14359 ; 53   |
                            14360 ; 54   |
                            14361 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14362 ; 56   |//  Do not edit it directly.
                            14363 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                            14364 ; 58   |
                            14365 ; 59   |
                            14366 ; 60   |
                            14367 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14368 ; 62   |//  Do not edit it directly.
                            14369 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                            14370 ; 64   |
                            14371 ; 65   |
                            14372 ; 66   |
                            14373 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14374 ; 68   |//  Do not edit it directly.
                            14375 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                            14376 ; 70   |
                            14377 ; 71   |
                            14378 ; 72   |
                            14379 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14380 ; 74   |//  Do not edit it directly.
                            14381 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                            14382 ; 76   |
                            14383 ; 77   |
                            14384 ; 78   |
                            14385 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14386 ; 80   |//  Do not edit it directly.
                            14387 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                            14388 ; 82   |
                            14389 ; 83   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 240

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14390 ; 84   |
                            14391 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14392 ; 86   |//  Do not edit it directly.
                            14393 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                            14394 ; 88   |
                            14395 ; 89   |
                            14396 ; 90   |
                            14397 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14398 ; 92   |//  Do not edit it directly.
                            14399 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                            14400 ; 94   |
                            14401 ; 95   |
                            14402 ; 96   |
                            14403 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14404 ; 98   |//  Do not edit it directly.
                            14405 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                            14406 ; 100  |
                            14407 ; 101  |
                            14408 ; 102  |
                            14409 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                            14410 ; 104  |//  Do not edit it directly.
                            14411 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                            14412 ; 106  |
                            14413 ; 107  |
                            14414 ; 108  |
                            14415 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                            14416 ; 110  |//  Do not edit it directly.
                            14417 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                            14418 ; 112  |
                            14419 ; 113  |
                            14420 ; 114  |
                            14421 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                            14422 ; 116  |//  Do not edit it directly.
                            14423 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                            14424 ; 118  |
                            14425 ; 119  |
                            14426 ; 120  |
                            14427 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                            14428 ; 122  |//  Do not edit it directly.
                            14429 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                            14430 ; 124  |
                            14431 ; 125  |
                            14432 ; 126  |
                            14433 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                            14434 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                            14435 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                            14436 ; 130  |// LCD example resource listing
                            14437 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                            14438 ; 132  |
                            14439 ; 133  |#if (!defined(resources))
                            14440 ; 134  |#define resources 1
                            14441 ; 135  |
                            14442 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                            14443 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                            14444 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            14445 ; 139  |
                            14446 ; 140  |#define VERSION_MAJOR 3
                            14447 ; 141  |#define VERSION_MIDDLE 200
                            14448 ; 142  |#define VERSION_MINOR 910
                            14449 ; 143  |
                            14450 ; 144  |#define LCD_SEG_OFFSET 0x000000
                            14451 ; 145  |#define NUMBER_OF_PRESETS 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 241

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14452 ; 146  |
                            14453 ; 147  |
                            14454 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            14455 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                            14456 ; 150  |//  the resource index cache if it was added.
                            14457 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                            14458 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            14459 ; 153  |
                            14460 ; 154  |//$FILENAME searchdirectory.src
                            14461 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                            14462 ; 156  |//$FILENAME shortdirmatch.src
                            14463 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                            14464 ; 158  |//$FILENAME fopen.src
                            14465 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                            14466 ; 160  |//$FILENAME musicmenu.src
                            14467 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                            14468 ; 162  |//$FILENAME changepath.src
                            14469 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                            14470 ; 164  |//$FILENAME _openandverifyslot.src
                            14471 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                            14472 ; 166  |//$FILENAME _loadslot.src
                            14473 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                            14474 ; 168  |//$FILENAME getname.src
                            14475 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                            14476 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                            14477 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                            14478 ; 172  |//$FILENAME sethandleforsearch.src
                            14479 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                            14480 ; 174  |//$FILENAME wmaWrap.src
                            14481 ; 175  |#define RSRC_WMADEC_CODE 11    
                            14482 ; 176  |//$FILENAME extractfilename.src
                            14483 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                            14484 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                            14485 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                            14486 ; 180  |//$FILENAME SoftTimerMod.src
                            14487 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                            14488 ; 182  |//$FILENAME GetShortfilename.src
                            14489 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                            14490 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                            14491 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                            14492 ; 186  |//$FILENAME playerstatemachine.src
                            14493 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                            14494 ; 188  |//$FILENAME SysMod.src
                            14495 ; 189  |#define RSRC_SYSMOD_CODE 18    
                            14496 ; 190  |//$FILENAME drm_b64_decodew.src
                            14497 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                            14498 ; 192  |//$FILENAME discardtrailigperiods.src
                            14499 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                            14500 ; 194  |//$FILENAME uppercase.src
                            14501 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                            14502 ; 196  |//$FILENAME strlength.src
                            14503 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                            14504 ; 198  |//$FILENAME ConverToShortname.src
                            14505 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                            14506 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                            14507 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                            14508 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                            14509 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                            14510 ; 204  |//$FILENAME drm_sst_closekey.src
                            14511 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                            14512 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                            14513 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 242

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14514 ; 208  |//$FILENAME freehandle.src
                            14515 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                            14516 ; 210  |//$FILENAME searchfreehandleallocate.src
                            14517 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                            14518 ; 212  |//$FILENAME _parselicenseattributes.src
                            14519 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                            14520 ; 214  |//$FILENAME variablesecstategetorset.src
                            14521 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                            14522 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                            14523 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                            14524 ; 218  |//$FILENAME drm_mgr_initialize.src
                            14525 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                            14526 ; 220  |//$FILENAME display.src
                            14527 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                            14528 ; 222  |//$FILENAME DisplayModule.src
                            14529 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                            14530 ; 224  |//$FILENAME extractpath.src
                            14531 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                            14532 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                            14533 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                            14534 ; 228  |//$FILENAME _getprivatekey.src
                            14535 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                            14536 ; 230  |//$FILENAME drm_hds_opennamespace.src
                            14537 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                            14538 ; 232  |//$FILENAME drm_hds_openslot.src
                            14539 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                            14540 ; 234  |//$FILENAME fclose.src
                            14541 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                            14542 ; 236  |//$FILENAME drm_cphr_init.src
                            14543 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                            14544 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                            14545 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                            14546 ; 240  |//$FILENAME drm_mgr_bind.src
                            14547 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                            14548 ; 242  |//$FILENAME _decryptcontentkey.src
                            14549 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                            14550 ; 244  |//$FILENAME drm_mac_inv32.src
                            14551 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                            14552 ; 246  |//$FILENAME drm_lic_getattribute.src
                            14553 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                            14554 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                            14555 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                            14556 ; 250  |//$FILENAME drm_dcp_getattribute.src
                            14557 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                            14558 ; 252  |//$FILENAME effectsmodules.src
                            14559 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                            14560 ; 254  |//$FILENAME janusx.src
                            14561 ; 255  |#define RSRC_JANUSX_CODE 51    
                            14562 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                            14563 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                            14564 ; 258  |//$FILENAME eval.src
                            14565 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                            14566 ; 260  |//$FILENAME _verifyslothash.src
                            14567 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                            14568 ; 262  |//$FILENAME januscommon.src
                            14569 ; 263  |#define RSRC_JANUS_COMMON 55    
                            14570 ; 264  |//$FILENAME changecase.src
                            14571 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                            14572 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                            14573 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                            14574 ; 268  |//$FILENAME _loadlicenseattributes.src
                            14575 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 243

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14576 ; 270  |//$FILENAME drm_hds_slotseek.src
                            14577 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                            14578 ; 272  |//$FILENAME drm_hds_slotwrite.src
                            14579 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                            14580 ; 274  |//$FILENAME drm_levl_performoperations.src
                            14581 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                            14582 ; 276  |//$FILENAME drm_lic_verifysignature.src
                            14583 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                            14584 ; 278  |//$FILENAME drm_lst_getlicense.src
                            14585 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                            14586 ; 280  |//$FILENAME drm_utl_numbertostring.src
                            14587 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                            14588 ; 282  |//$FILENAME oem_writefile.src
                            14589 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                            14590 ; 284  |//$FILENAME drm_sst_getdata.src
                            14591 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                            14592 ; 286  |//$FILENAME updatehandlemode.src
                            14593 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                            14594 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                            14595 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                            14596 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                            14597 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                            14598 ; 292  |//$FILENAME doplay_p.src
                            14599 ; 293  |#define RSRC_DOPLAY_P 70    
                            14600 ; 294  |//$FILENAME fatwritep.src
                            14601 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                            14602 ; 296  |//$FILENAME findfirst.src
                            14603 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                            14604 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                            14605 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                            14606 ; 300  |//$FILENAME changetorootdirectory.src
                            14607 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                            14608 ; 302  |//$FILENAME _findkeypair.src
                            14609 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                            14610 ; 304  |//$FILENAME variablemachinegetorset.src
                            14611 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                            14612 ; 306  |//$FILENAME _hdsslotenumnext.src
                            14613 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                            14614 ; 308  |//$FILENAME getlspubkey.src
                            14615 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                            14616 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                            14617 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                            14618 ; 312  |//$FILENAME drm_utl_decodekid.src
                            14619 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                            14620 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                            14621 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                            14622 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                            14623 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                            14624 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                            14625 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                            14626 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                            14627 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                            14628 ; 322  |//$FILENAME aes_enc.src
                            14629 ; 323  |#define RSRC_AES_ENC 85    
                            14630 ; 324  |//$FILENAME getprivkey.src
                            14631 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                            14632 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                            14633 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                            14634 ; 328  |//$FILENAME playlist_codebank.src
                            14635 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                            14636 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                            14637 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 244

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14638 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                            14639 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                            14640 ; 334  |//$FILENAME _getdevicecert.src
                            14641 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                            14642 ; 336  |//$FILENAME drm_lic_reportactions.src
                            14643 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                            14644 ; 338  |//$FILENAME drmcrt_wcsntol.src
                            14645 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                            14646 ; 340  |//$FILENAME _basicheaderchecks.src
                            14647 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                            14648 ; 342  |//$FILENAME drm_hdr_getattribute.src
                            14649 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                            14650 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                            14651 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                            14652 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                            14653 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                            14654 ; 348  |//$FILENAME drm_lst_open.src
                            14655 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                            14656 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                            14657 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                            14658 ; 352  |//$FILENAME _verifysymmerticsignature.src
                            14659 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                            14660 ; 354  |//$FILENAME oem_openfile.src
                            14661 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                            14662 ; 356  |//$FILENAME _getdrmfullpathname.src
                            14663 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                            14664 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                            14665 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                            14666 ; 360  |//$FILENAME _applydiffstostore.src
                            14667 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                            14668 ; 362  |//$FILENAME drm_sst_setdata.src
                            14669 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                            14670 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                            14671 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                            14672 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                            14673 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                            14674 ; 368  |//$FILENAME playerlib_extra.src
                            14675 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                            14676 ; 370  |//$FILENAME wmaCommon.src
                            14677 ; 371  |#define RSRC_WMA_COMMON 109    
                            14678 ; 372  |//$FILENAME wmainit.src
                            14679 ; 373  |#define RSRC_WMA_INIT 110    
                            14680 ; 374  |//$FILENAME playlist2traverse_codebank.src
                            14681 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                            14682 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                            14683 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                            14684 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                            14685 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                            14686 ; 380  |//$FILENAME drm_hds_closestore.src
                            14687 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                            14688 ; 382  |//$FILENAME _hdsloadsrn.src
                            14689 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                            14690 ; 384  |//$FILENAME _loadproritizedlist.src
                            14691 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                            14692 ; 386  |//$FILENAME drm_lst_initenum.src
                            14693 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                            14694 ; 388  |//$FILENAME _loadattributesintocache.src
                            14695 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                            14696 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                            14697 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                            14698 ; 392  |
                            14699 ; 393  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 245

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14700 ; 394  |//  Menu Modules (codebanks)
                            14701 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                            14702 ; 396  |//$FILENAME mainmenu.src
                            14703 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                            14704 ; 398  |//$FILENAME displaylists.src
                            14705 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                            14706 ; 400  |
                            14707 ; 401  |//$FILENAME voicemenu.src
                            14708 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                            14709 ; 403  |//$FILENAME fmtunermenu.src
                            14710 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                            14711 ; 405  |//$FILENAME recorderstatemachine.src
                            14712 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                            14713 ; 407  |
                            14714 ; 408  |//$FILENAME eqmenu.src
                            14715 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                            14716 ; 410  |//$FILENAME playmodemenu.src
                            14717 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                            14718 ; 412  |//$FILENAME contrastmenu.src
                            14719 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                            14720 ; 414  |//$FILENAME pwrsettingsmenu.src
                            14721 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                            14722 ; 416  |//$FILENAME timedatemenu.src
                            14723 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                            14724 ; 418  |//$FILENAME settimemenu.src
                            14725 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                            14726 ; 420  |//$FILENAME setdatemenu.src
                            14727 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                            14728 ; 422  |//$FILENAME settingsmenu.src
                            14729 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                            14730 ; 424  |//$FILENAME string_system_menu.src
                            14731 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                            14732 ; 426  |//$FILENAME deletemenu.src
                            14733 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                            14734 ; 428  |//$FILENAME aboutmenu.src
                            14735 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                            14736 ; 430  |
                            14737 ; 431  |//$FILENAME spectrogram.src
                            14738 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                            14739 ; 433  |
                            14740 ; 434  |//$FILENAME motionvideomenu.src
                            14741 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                            14742 ; 436  |//$FILENAME motionvideomenuinitstate.src
                            14743 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                            14744 ; 438  |//$FILENAME jpegdisplaymenu.src
                            14745 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                            14746 ; 440  |//$FILENAME jpegmanualmenu.src
                            14747 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                            14748 ; 442  |//$FILENAME jpegthumbnailmenu.src
                            14749 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                            14750 ; 444  |//$FILENAME jpegslideshowmenu.src
                            14751 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                            14752 ; 446  |//$FILENAME albumartmenu.src
                            14753 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                            14754 ; 448  |//$FILENAME jpegfileutilextra.src
                            14755 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                            14756 ; 450  |
                            14757 ; 451  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14758 ; 452  |// General Modules
                            14759 ; 453  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 246

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14760 ; 454  |//$FILENAME MixMod.src
                            14761 ; 455  |#define RSRC_MIXMOD_CODE 145    
                            14762 ; 456  |//$FILENAME TunerModule.src
                            14763 ; 457  |#define RSRC_TUNER_MODULE 146    
                            14764 ; 458  |//$FILENAME geqoverlay.src
                            14765 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                            14766 ; 460  |
                            14767 ; 461  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14768 ; 462  |// Decoders/Encoders
                            14769 ; 463  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14770 ; 464  |//$FILENAME DecMod.src
                            14771 ; 465  |#define RSRC_DECMOD_CODE 148    
                            14772 ; 466  |//$FILENAME mp3p.src
                            14773 ; 467  |#define RSRC_MP3P_CODE 149    
                            14774 ; 468  |//$FILENAME mp3x.src
                            14775 ; 469  |#define RSRC_MP3X_CODE 150    
                            14776 ; 470  |//$FILENAME mp3y.src
                            14777 ; 471  |#define RSRC_MP3Y_CODE 151    
                            14778 ; 472  |//$FILENAME janusp.src
                            14779 ; 473  |#define RSRC_JANUSP_CODE 152    
                            14780 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                            14781 ; 475  |
                            14782 ; 476  |//$FILENAME decadpcmimamod.src
                            14783 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                            14784 ; 478  |//$FILENAME dec_adpcmp.src
                            14785 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                            14786 ; 480  |//$FILENAME dec_adpcmx.src
                            14787 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                            14788 ; 482  |//$FILENAME dec_adpcmy.src
                            14789 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                            14790 ; 484  |
                            14791 ; 485  |//$FILENAME decadpcmsmvmod.src
                            14792 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                            14793 ; 487  |//$FILENAME dec_smvadpcmp.src
                            14794 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                            14795 ; 489  |//$FILENAME dec_smvadpcmx.src
                            14796 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                            14797 ; 491  |//$FILENAME dec_smvadpcmy.src
                            14798 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                            14799 ; 493  |
                            14800 ; 494  |//$FILENAME encadpcmimamod.src
                            14801 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                            14802 ; 496  |//$FILENAME enc_adpcmp.src
                            14803 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                            14804 ; 498  |//$FILENAME enc_adpcmx.src
                            14805 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                            14806 ; 500  |//$FILENAME enc_adpcmy.src
                            14807 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                            14808 ; 502  |
                            14809 ; 503  |//$FILENAME jpeg_p.src
                            14810 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                            14811 ; 505  |//$FILENAME jpeg_x.src
                            14812 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                            14813 ; 507  |//$FILENAME jpeg_y.src
                            14814 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                            14815 ; 509  |//$FILENAME jpeg2_y.src
                            14816 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                            14817 ; 511  |//$FILENAME bmp2_y.src
                            14818 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                            14819 ; 513  |//$FILENAME bmp_p.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 247

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14820 ; 514  |#define RSRC_BMP_DECODER_P 170    
                            14821 ; 515  |
                            14822 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                            14823 ; 517  |//$FILENAME smvjpeg_x.src
                            14824 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                            14825 ; 519  |//$FILENAME smvjpeg_y.src
                            14826 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                            14827 ; 521  |
                            14828 ; 522  |
                            14829 ; 523  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14830 ; 524  |// System Settings
                            14831 ; 525  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14832 ; 526  |//$FILENAME settings.src
                            14833 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                            14834 ; 528  |
                            14835 ; 529  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14836 ; 530  |// Media Device Drivers
                            14837 ; 531  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14838 ; 532  |//This resource is filled with garbage unless it is the MMC build
                            14839 ; 533  |//$FILENAME null.src
                            14840 ; 534  |#define RSRC_MMCDD_CODE 174    
                            14841 ; 535  |//$FILENAME null.src
                            14842 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                            14843 ; 537  |
                            14844 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                            14845 ; 539  |//  PlayState resources
                            14846 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            14847 ; 541  |//$FILENAME play_icon_with_border.src
                            14848 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                            14849 ; 543  |//$FILENAME pause_icon_with_border.src
                            14850 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                            14851 ; 545  |//$FILENAME stop_icon_with_border.src
                            14852 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                            14853 ; 547  |//$FILENAME record_icon_with_border.src
                            14854 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                            14855 ; 549  |//$FILENAME paused_record_icon_with_border.src
                            14856 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                            14857 ; 551  |//$FILENAME ffwd_icon_with_border.src
                            14858 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                            14859 ; 553  |//$FILENAME rwnd_icon_with_border.src
                            14860 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                            14861 ; 555  |
                            14862 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                            14863 ; 557  |//  PlayMode resources
                            14864 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                            14865 ; 559  |//$FILENAME repeatall_icon.src
                            14866 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                            14867 ; 561  |//$FILENAME repeatsong_icon.src
                            14868 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                            14869 ; 563  |//$FILENAME shuffle_icon.src
                            14870 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                            14871 ; 565  |//$FILENAME random_icon.src
                            14872 ; 566  |#define RSRC_RANDOM_ICON 186    
                            14873 ; 567  |//$FILENAME repeatallclear_icon.src
                            14874 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                            14875 ; 569  |//$FILENAME repeatsongclear_icon.src
                            14876 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                            14877 ; 571  |//$FILENAME shuffleclear_icon.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 248

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14878 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                            14879 ; 573  |
                            14880 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                            14881 ; 575  |//  Battery Status
                            14882 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                            14883 ; 577  |//$FILENAME battery_00.src
                            14884 ; 578  |#define RSRC_BATTERY_00 190    
                            14885 ; 579  |//$FILENAME battery_01.src
                            14886 ; 580  |#define RSRC_BATTERY_01 191    
                            14887 ; 581  |//$FILENAME battery_02.src
                            14888 ; 582  |#define RSRC_BATTERY_02 192    
                            14889 ; 583  |//$FILENAME battery_03.src
                            14890 ; 584  |#define RSRC_BATTERY_03 193    
                            14891 ; 585  |//$FILENAME battery_04.src
                            14892 ; 586  |#define RSRC_BATTERY_04 194    
                            14893 ; 587  |//$FILENAME battery_05.src
                            14894 ; 588  |#define RSRC_BATTERY_05 195    
                            14895 ; 589  |//$FILENAME battery_06.src
                            14896 ; 590  |#define RSRC_BATTERY_06 196    
                            14897 ; 591  |//$FILENAME battery_07.src
                            14898 ; 592  |#define RSRC_BATTERY_07 197    
                            14899 ; 593  |//$FILENAME battery_08.src
                            14900 ; 594  |#define RSRC_BATTERY_08 198    
                            14901 ; 595  |//$FILENAME battery_09.src
                            14902 ; 596  |#define RSRC_BATTERY_09 199    
                            14903 ; 597  |//$FILENAME battery_10.src
                            14904 ; 598  |#define RSRC_BATTERY_10 200    
                            14905 ; 599  |
                            14906 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                            14907 ; 601  |//  System Icons
                            14908 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                            14909 ; 603  |//$FILENAME disk_small.src
                            14910 ; 604  |#define RSRC_DISK_ICON 201    
                            14911 ; 605  |//$FILENAME lock_small.src
                            14912 ; 606  |#define RSRC_LOCK_ICON 202    
                            14913 ; 607  |//$FILENAME icon_music_mode.src
                            14914 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                            14915 ; 609  |//$FILENAME icon_voice_mode.src
                            14916 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                            14917 ; 611  |
                            14918 ; 612  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14919 ; 613  |// Volume Bitmaps
                            14920 ; 614  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14921 ; 615  |//$FILENAME icon_vol_00.src
                            14922 ; 616  |#define RSRC_ICON_VOL_00 205    
                            14923 ; 617  |//$FILENAME icon_vol_01.src
                            14924 ; 618  |#define RSRC_ICON_VOL_01 206    
                            14925 ; 619  |//$FILENAME icon_vol_02.src
                            14926 ; 620  |#define RSRC_ICON_VOL_02 207    
                            14927 ; 621  |//$FILENAME icon_vol_03.src
                            14928 ; 622  |#define RSRC_ICON_VOL_03 208    
                            14929 ; 623  |//$FILENAME icon_vol_04.src
                            14930 ; 624  |#define RSRC_ICON_VOL_04 209    
                            14931 ; 625  |//$FILENAME icon_vol_05.src
                            14932 ; 626  |#define RSRC_ICON_VOL_05 210    
                            14933 ; 627  |//$FILENAME icon_vol_06.src
                            14934 ; 628  |#define RSRC_ICON_VOL_06 211    
                            14935 ; 629  |//$FILENAME icon_vol_07.src
                            14936 ; 630  |#define RSRC_ICON_VOL_07 212    
                            14937 ; 631  |//$FILENAME icon_vol_08.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 249

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14938 ; 632  |#define RSRC_ICON_VOL_08 213    
                            14939 ; 633  |//$FILENAME icon_vol_09.src
                            14940 ; 634  |#define RSRC_ICON_VOL_09 214    
                            14941 ; 635  |//$FILENAME icon_vol_10.src
                            14942 ; 636  |#define RSRC_ICON_VOL_10 215    
                            14943 ; 637  |//$FILENAME icon_vol_11.src
                            14944 ; 638  |#define RSRC_ICON_VOL_11 216    
                            14945 ; 639  |//$FILENAME icon_vol_12.src
                            14946 ; 640  |#define RSRC_ICON_VOL_12 217    
                            14947 ; 641  |//$FILENAME icon_vol_13.src
                            14948 ; 642  |#define RSRC_ICON_VOL_13 218    
                            14949 ; 643  |//$FILENAME icon_vol_14.src
                            14950 ; 644  |#define RSRC_ICON_VOL_14 219    
                            14951 ; 645  |//$FILENAME icon_vol_15.src
                            14952 ; 646  |#define RSRC_ICON_VOL_15 220    
                            14953 ; 647  |//$FILENAME icon_vol_16.src
                            14954 ; 648  |#define RSRC_ICON_VOL_16 221    
                            14955 ; 649  |//$FILENAME icon_vol_17.src
                            14956 ; 650  |#define RSRC_ICON_VOL_17 222    
                            14957 ; 651  |//$FILENAME icon_vol_18.src
                            14958 ; 652  |#define RSRC_ICON_VOL_18 223    
                            14959 ; 653  |//$FILENAME icon_vol_19.src
                            14960 ; 654  |#define RSRC_ICON_VOL_19 224    
                            14961 ; 655  |//$FILENAME icon_vol_20.src
                            14962 ; 656  |#define RSRC_ICON_VOL_20 225    
                            14963 ; 657  |//$FILENAME icon_vol_21.src
                            14964 ; 658  |#define RSRC_ICON_VOL_21 226    
                            14965 ; 659  |//$FILENAME icon_vol_22.src
                            14966 ; 660  |#define RSRC_ICON_VOL_22 227    
                            14967 ; 661  |//$FILENAME icon_vol_23.src
                            14968 ; 662  |#define RSRC_ICON_VOL_23 228    
                            14969 ; 663  |//$FILENAME icon_vol_24.src
                            14970 ; 664  |#define RSRC_ICON_VOL_24 229    
                            14971 ; 665  |//$FILENAME icon_vol_25.src
                            14972 ; 666  |#define RSRC_ICON_VOL_25 230    
                            14973 ; 667  |//$FILENAME icon_vol_26.src
                            14974 ; 668  |#define RSRC_ICON_VOL_26 231    
                            14975 ; 669  |//$FILENAME icon_vol_27.src
                            14976 ; 670  |#define RSRC_ICON_VOL_27 232    
                            14977 ; 671  |//$FILENAME icon_vol_28.src
                            14978 ; 672  |#define RSRC_ICON_VOL_28 233    
                            14979 ; 673  |//$FILENAME icon_vol_29.src
                            14980 ; 674  |#define RSRC_ICON_VOL_29 234    
                            14981 ; 675  |//$FILENAME icon_vol_30.src
                            14982 ; 676  |#define RSRC_ICON_VOL_30 235    
                            14983 ; 677  |//$FILENAME icon_vol_31.src
                            14984 ; 678  |#define RSRC_ICON_VOL_31 236    
                            14985 ; 679  |
                            14986 ; 680  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            14987 ; 681  |// Splash Screen Stuff
                            14988 ; 682  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            14989 ; 683  |//$FILENAME st_bw1.src
                            14990 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                            14991 ; 685  |//$FILENAME siglogo1.src
                            14992 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                            14993 ; 687  |//$FILENAME siglogo2.src
                            14994 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                            14995 ; 689  |//$FILENAME siglogo3.src
                            14996 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                            14997 ; 691  |//$FILENAME siglogo4.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 250

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14998 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                            14999 ; 693  |//$FILENAME siglogo5.src
                            15000 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                            15001 ; 695  |//$FILENAME siglogo6.src
                            15002 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                            15003 ; 697  |//$FILENAME siglogo7.src
                            15004 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                            15005 ; 699  |//$FILENAME siglogo8.src
                            15006 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                            15007 ; 701  |//$FILENAME siglogo9.src
                            15008 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                            15009 ; 703  |//$FILENAME siglogo10.src
                            15010 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                            15011 ; 705  |//$FILENAME siglogo11.src
                            15012 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                            15013 ; 707  |//$FILENAME siglogo12.src
                            15014 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                            15015 ; 709  |//$FILENAME siglogo13.src
                            15016 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                            15017 ; 711  |//$FILENAME siglogo.src
                            15018 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                            15019 ; 713  |
                            15020 ; 714  |//$FILENAME locked.src
                            15021 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                            15022 ; 716  |
                            15023 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                            15024 ; 718  |//  Shutdown
                            15025 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                            15026 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                            15027 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                            15028 ; 722  |//$FILENAME status_16_6_steps_0.src
                            15029 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                            15030 ; 724  |//$FILENAME status_16_6_steps_1.src
                            15031 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                            15032 ; 726  |//$FILENAME status_16_6_steps_2.src
                            15033 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                            15034 ; 728  |//$FILENAME status_16_6_steps_3.src
                            15035 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                            15036 ; 730  |//$FILENAME status_16_6_steps_4.src
                            15037 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                            15038 ; 732  |//$FILENAME status_16_6_steps_5.src
                            15039 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                            15040 ; 734  |//$FILENAME status_16_6_steps_6.src
                            15041 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                            15042 ; 736  |
                            15043 ; 737  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15044 ; 738  |// EQ
                            15045 ; 739  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15046 ; 740  |//$FILENAME eq_clear_icon.src
                            15047 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                            15048 ; 742  |//$FILENAME rock_icon.src
                            15049 ; 743  |#define RSRC_ROCK_ICON 262    
                            15050 ; 744  |//$FILENAME jazz_icon.src
                            15051 ; 745  |#define RSRC_JAZZ_ICON 263    
                            15052 ; 746  |//$FILENAME classic_icon.src
                            15053 ; 747  |#define RSRC_CLASSIC_ICON 264    
                            15054 ; 748  |//$FILENAME pop_icon.src
                            15055 ; 749  |#define RSRC_POP_ICON 265    
                            15056 ; 750  |//$FILENAME custom_icon.src
                            15057 ; 751  |#define RSRC_CUSTOM_ICON 266    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 251

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15058 ; 752  |
                            15059 ; 753  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15060 ; 754  |// AB
                            15061 ; 755  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15062 ; 756  |//$FILENAME ab_mark_a.src
                            15063 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                            15064 ; 758  |//$FILENAME ab_mark_b.src
                            15065 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                            15066 ; 760  |
                            15067 ; 761  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15068 ; 762  |// Menu Display Resources
                            15069 ; 763  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15070 ; 764  |//$FILENAME string_music_menu.src
                            15071 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                            15072 ; 766  |//$FILENAME string_mvideo_menu.src
                            15073 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                            15074 ; 768  |//$FILENAME string_jpeg_display_menu.src
                            15075 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                            15076 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                            15077 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                            15078 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                            15079 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                            15080 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                            15081 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                            15082 ; 776  |//$FILENAME string_voice_menu.src
                            15083 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                            15084 ; 778  |//$FILENAME string_audible_menu.src
                            15085 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                            15086 ; 780  |//$FILENAME string_fmtuner_menu.src
                            15087 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                            15088 ; 782  |//$FILENAME string_settings_menu.src
                            15089 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                            15090 ; 784  |//$FILENAME string_eq_menu.src
                            15091 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                            15092 ; 786  |//$FILENAME string_playmode_menu.src
                            15093 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                            15094 ; 788  |//$FILENAME string_contrast_menu.src
                            15095 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                            15096 ; 790  |//$FILENAME string_pwrsavings_menu.src
                            15097 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                            15098 ; 792  |//$FILENAME string_time_date_menu.src
                            15099 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                            15100 ; 794  |//$FILENAME string_set_time_menu.src
                            15101 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                            15102 ; 796  |//$FILENAME string_set_date_menu.src
                            15103 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                            15104 ; 798  |//$FILENAME string_exit_menu.src
                            15105 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                            15106 ; 800  |//$FILENAME string_rock_menu.src
                            15107 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                            15108 ; 802  |//$FILENAME string_pop_menu.src
                            15109 ; 803  |#define RSRC_STRING_POP_MENU 288    
                            15110 ; 804  |//$FILENAME string_classic_menu.src
                            15111 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                            15112 ; 806  |//$FILENAME string_normal_menu.src
                            15113 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                            15114 ; 808  |//$FILENAME string_jazz_menu.src
                            15115 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 252

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15116 ; 810  |//$FILENAME string_repeat1_menu.src
                            15117 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                            15118 ; 812  |//$FILENAME string_repeatall_menu.src
                            15119 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                            15120 ; 814  |//$FILENAME string_shuffle_menu.src
                            15121 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                            15122 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                            15123 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                            15124 ; 818  |//$FILENAME string_disable_menu.src
                            15125 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                            15126 ; 820  |//$FILENAME string_1min_menu.src
                            15127 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                            15128 ; 822  |//$FILENAME string_2min_menu.src
                            15129 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                            15130 ; 824  |//$FILENAME string_5min_menu.src
                            15131 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                            15132 ; 826  |//$FILENAME string_10min_menu.src
                            15133 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                            15134 ; 828  |//$FILENAME string_system_menu.src
                            15135 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                            15136 ; 830  |//$FILENAME string_about_menu.src
                            15137 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                            15138 ; 832  |//$FILENAME string_delete_menu.src
                            15139 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                            15140 ; 834  |//$FILENAME string_record_menu.src
                            15141 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                            15142 ; 836  |//$FILENAME string_spectrogram_menu.src
                            15143 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                            15144 ; 838  |
                            15145 ; 839  |//$FILENAME string_end_of_slide_show.src
                            15146 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                            15147 ; 841  |
                            15148 ; 842  |//$FILENAME string_mb.src
                            15149 ; 843  |#define RSRC_STRING_MB 307    
                            15150 ; 844  |
                            15151 ; 845  |//$FILENAME internal_media.src
                            15152 ; 846  |#define RSRC_INT_MEDIA 308    
                            15153 ; 847  |//$FILENAME external_media.src
                            15154 ; 848  |#define RSRC_EXT_MEDIA 309    
                            15155 ; 849  |
                            15156 ; 850  |//$FILENAME about_title.src
                            15157 ; 851  |#define RSRC_ABOUT_TITLE 310    
                            15158 ; 852  |//$FILENAME player_name.src
                            15159 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                            15160 ; 854  |
                            15161 ; 855  |//$FILENAME settings_title.src
                            15162 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                            15163 ; 857  |//$FILENAME jpeg_display_title.src
                            15164 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                            15165 ; 859  |//$FILENAME erase_title.src
                            15166 ; 860  |#define RSRC_ERASE_TITLE 314    
                            15167 ; 861  |
                            15168 ; 862  |//$FILENAME del_warning_no.src
                            15169 ; 863  |#define RSRC_DELETE_NO 315    
                            15170 ; 864  |//$FILENAME del_warning_yes.src
                            15171 ; 865  |#define RSRC_DELETE_YES 316    
                            15172 ; 866  |//$FILENAME del_warning_line1.src
                            15173 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                            15174 ; 868  |//$FILENAME del_warning_line2.src
                            15175 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                            15176 ; 870  |//$FILENAME lowbattery.src
                            15177 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 253

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15178 ; 872  |//$FILENAME vbr.src
                            15179 ; 873  |#define RSRC_VBR_BITMAP 320    
                            15180 ; 874  |
                            15181 ; 875  |//$FILENAME string_song.src
                            15182 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                            15183 ; 877  |//$FILENAME string_voice.src
                            15184 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                            15185 ; 879  |
                            15186 ; 880  |//$FILENAME time_date_title.src
                            15187 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                            15188 ; 882  |//$FILENAME set_time_title.src
                            15189 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                            15190 ; 884  |//$FILENAME set_date_title.src
                            15191 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                            15192 ; 886  |//$FILENAME string_searching.src
                            15193 ; 887  |#define RSRC_STRING_SEARCHING 326    
                            15194 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                            15195 ; 889  |//  Save Changes
                            15196 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                            15197 ; 891  |//$FILENAME save_changes_yes.src
                            15198 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                            15199 ; 893  |//$FILENAME save_changes_no.src
                            15200 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                            15201 ; 895  |//$FILENAME save_changes_cancel.src
                            15202 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                            15203 ; 897  |//$FILENAME save_changes_clear.src
                            15204 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                            15205 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                            15206 ; 900  |//  Contrast
                            15207 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                            15208 ; 902  |//$FILENAME contrast_title.src
                            15209 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                            15210 ; 904  |//$FILENAME contrast_frame.src
                            15211 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                            15212 ; 906  |//$FILENAME contrast_level0.src
                            15213 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                            15214 ; 908  |//$FILENAME contrast_level1.src
                            15215 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                            15216 ; 910  |//$FILENAME contrast_level2.src
                            15217 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                            15218 ; 912  |//$FILENAME contrast_level3.src
                            15219 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                            15220 ; 914  |//$FILENAME contrast_level4.src
                            15221 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                            15222 ; 916  |//$FILENAME contrast_level5.src
                            15223 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                            15224 ; 918  |//$FILENAME contrast_level6.src
                            15225 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                            15226 ; 920  |//$FILENAME contrast_level7.src
                            15227 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                            15228 ; 922  |//$FILENAME contrast_level8.src
                            15229 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                            15230 ; 924  |//$FILENAME contrast_level9.src
                            15231 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                            15232 ; 926  |//$FILENAME contrast_level10.src
                            15233 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                            15234 ; 928  |
                            15235 ; 929  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15236 ; 930  |// Funclets
                            15237 ; 931  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 254

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15238 ; 932  |//$FILENAME Funclet_SetRTC.src
                            15239 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                            15240 ; 934  |//$FILENAME Funclet_InitRTC.src
                            15241 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                            15242 ; 936  |//$FILENAME Funclet_ReadRTC.src
                            15243 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                            15244 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                            15245 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                            15246 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                            15247 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                            15248 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                            15249 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                            15250 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                            15251 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                            15252 ; 946  |//$FILENAME Funclet_AnalogInit.src
                            15253 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                            15254 ; 948  |//$FILENAME Funclet_UsbConnected.src
                            15255 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                            15256 ; 950  |//$FILENAME Funclet_ButtonInit.src
                            15257 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                            15258 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                            15259 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                            15260 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                            15261 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                            15262 ; 956  |//$FILENAME Funclet_StartProject.src
                            15263 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                            15264 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                            15265 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                            15266 ; 960  |//$FILENAME null.src
                            15267 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                            15268 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                            15269 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                            15270 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                            15271 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                            15272 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                            15273 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                            15274 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                            15275 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                            15276 ; 970  |//$FILENAME null.src
                            15277 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                            15278 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                            15279 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                            15280 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                            15281 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                            15282 ; 976  |//$FILENAME null.src
                            15283 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                            15284 ; 978  |//$FILENAME null.src
                            15285 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                            15286 ; 980  |//$FILENAME null.src
                            15287 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                            15288 ; 982  |//$FILENAME null.src
                            15289 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                            15290 ; 984  |//$FILENAME null.src
                            15291 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                            15292 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                            15293 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                            15294 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                            15295 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                            15296 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                            15297 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                            15298 ; 992  |//$FILENAME null.src
                            15299 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 255

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15300 ; 994  |//$FILENAME null.src
                            15301 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                            15302 ; 996  |//$FILENAME Funclet_SaveSettings.src
                            15303 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                            15304 ; 998  |//$FILENAME Funclet_LoadSettings.src
                            15305 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                            15306 ; 1000 |///////////////////////////////////////////////////////////////
                            15307 ; 1001 |// Sanyo FM Tuner Fuclet
                            15308 ; 1002 |///////////////////////////////////////////////////////////////
                            15309 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                                  
                            15310 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations
                                  .src
                            15311 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.
                                  src
                            15312 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoSte
                                  reo.src
                            15313 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                                  
                            15314 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                            15315 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.s
                                  rc
                            15316 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
                            15317 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.sr
                                  c
                            15318 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFiel
                                  dStrength.src
                            15319 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapO
                                  sc.src
                            15320 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmSt
                                  ation.src
                            15321 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPre
                                  set.src
                            15322 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                            15323 ; 1017 |
                            15324 ; 1018 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15325 ; 1019 |// WMA Resources
                            15326 ; 1020 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15327 ; 1021 |//$FILENAME wmaCore.src
                            15328 ; 1022 |#define RSRC_WMA_CORE 378    
                            15329 ; 1023 |//$FILENAME wmaMidLow.src
                            15330 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                            15331 ; 1025 |//$FILENAME wmaHigh.src
                            15332 ; 1026 |#define RSRC_WMA_HIGH 380    
                            15333 ; 1027 |//$FILENAME wmaHighMid.src
                            15334 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                            15335 ; 1029 |//$FILENAME wmaMid.src
                            15336 ; 1030 |#define RSRC_WMA_MID 382    
                            15337 ; 1031 |//$FILENAME wmaLow.src
                            15338 ; 1032 |#define RSRC_WMA_LOW 383    
                            15339 ; 1033 |//$FILENAME wmaX1mem.src
                            15340 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                            15341 ; 1035 |//$FILENAME wmaYmem.src
                            15342 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                            15343 ; 1037 |//$FILENAME wmaLXmem.src
                            15344 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                            15345 ; 1039 |//$FILENAME wmaLYmem.src
                            15346 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                            15347 ; 1041 |//$FILENAME wmaHuff44Qb.src
                            15348 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 256

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15349 ; 1043 |//$FILENAME wmaHuff44Ob.src
                            15350 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                            15351 ; 1045 |//$FILENAME wmaHuff16Ob.src
                            15352 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                            15353 ; 1047 |//$FILENAME drmpdcommon.src
                            15354 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                            15355 ; 1049 |//$FILENAME januswmasupport.src
                            15356 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                            15357 ; 1051 |//$FILENAME wmalicenseinit.src
                            15358 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                            15359 ; 1053 |//$FILENAME wma_tables.src
                            15360 ; 1054 |#define RSRC_WMA_TABLES 394    
                            15361 ; 1055 |//$FILENAME janus_tables.src
                            15362 ; 1056 |#define RSRC_JANUS_TABLES 395    
                            15363 ; 1057 |//$FILENAME wma_constants.src
                            15364 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                            15365 ; 1059 |//$FILENAME janus_constants.src
                            15366 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                            15367 ; 1061 |//$FILENAME janus_xmem.src
                            15368 ; 1062 |#define RSRC_JANUS_X 398    
                            15369 ; 1063 |//$FILENAME janusy_data.src
                            15370 ; 1064 |#define RSRC_JANUSY_DATA 399    
                            15371 ; 1065 |
                            15372 ; 1066 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15373 ; 1067 |// Fonts -- these are last because they are very large
                            15374 ; 1068 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15375 ; 1069 |//$FILENAME font_table.src
                            15376 ; 1070 |#define RSRC_FONT_TABLE 400    
                            15377 ; 1071 |//$FILENAME font_PGM.src
                            15378 ; 1072 |#define RSRC_PGM_8 401    
                            15379 ; 1073 |//$FILENAME font_SGMs.src
                            15380 ; 1074 |#define RSRC_SGMS_8 402    
                            15381 ; 1075 |//$FILENAME font_script_00.src
                            15382 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                            15383 ; 1077 |//$FILENAME font_scripts.src
                            15384 ; 1078 |#define RSRC_SCRIPTS_8 404    
                            15385 ; 1079 |//$FILENAME font_PDM.src
                            15386 ; 1080 |#define RSRC_PDM 405    
                            15387 ; 1081 |//$FILENAME font_SDMs.src
                            15388 ; 1082 |#define RSRC_SDMS 406    
                            15389 ; 1083 |//$FILENAME bitmap_warning.src
                            15390 ; 1084 |#define RSRC_WARNING 407    
                            15391 ; 1085 |//$FILENAME bitmap_device_full.src
                            15392 ; 1086 |#define RSRC_DEVICE_FULL 408    
                            15393 ; 1087 |
                            15394 ; 1088 |
                            15395 ; 1089 |//$FILENAME lcd_controller_init.src
                            15396 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                            15397 ; 1091 |
                            15398 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                            15399 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                            15400 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                            15401 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                            15402 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                            15403 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                            15404 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                            15405 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                            15406 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                            15407 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                            15408 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 257

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15409 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                            15410 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                            15411 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                            15412 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                            15413 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                            15414 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                            15415 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                            15416 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                            15417 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                            15418 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                            15419 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                            15420 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                            15421 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                            15422 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                            15423 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                            15424 ; 1118 |
                            15425 ; 1119 |
                            15426 ; 1120 |//$FILENAME sysrecord.src
                            15427 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                            15428 ; 1122 |
                            15429 ; 1123 |//$FILENAME string_record_settings.src
                            15430 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                            15431 ; 1125 |//$FILENAME string_sample_rate.src
                            15432 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                            15433 ; 1127 |//$FILENAME string_encoder.src
                            15434 ; 1128 |#define RSRC_STRING_ENCODER 426    
                            15435 ; 1129 |//$FILENAME string_adpcm.src
                            15436 ; 1130 |#define RSRC_STRING_ADPCM 427    
                            15437 ; 1131 |//$FILENAME string_msadpcm.src
                            15438 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                            15439 ; 1133 |//$FILENAME string_imadpcm.src
                            15440 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                            15441 ; 1135 |//$FILENAME string_pcm.src
                            15442 ; 1136 |#define RSRC_STRING_PCM 430    
                            15443 ; 1137 |//$FILENAME string_internal.src
                            15444 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                            15445 ; 1139 |//$FILENAME string_external.src
                            15446 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                            15447 ; 1141 |//$FILENAME string_device.src
                            15448 ; 1142 |#define RSRC_STRING_DEVICE 433    
                            15449 ; 1143 |//$FILENAME string_source.src
                            15450 ; 1144 |#define RSRC_STRING_SOURCE 434    
                            15451 ; 1145 |//$FILENAME string_microphone.src
                            15452 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                            15453 ; 1147 |//$FILENAME string_linein.src
                            15454 ; 1148 |#define RSRC_STRING_LINEIN 436    
                            15455 ; 1149 |//$FILENAME string_bits.src
                            15456 ; 1150 |#define RSRC_STRING_BITS 437    
                            15457 ; 1151 |//$FILENAME string_4.src
                            15458 ; 1152 |#define RSRC_STRING_4 438    
                            15459 ; 1153 |//$FILENAME string_8.src
                            15460 ; 1154 |#define RSRC_STRING_8 439    
                            15461 ; 1155 |//$FILENAME string_16.src
                            15462 ; 1156 |#define RSRC_STRING_16 440    
                            15463 ; 1157 |//$FILENAME string_24.src
                            15464 ; 1158 |#define RSRC_STRING_24 441    
                            15465 ; 1159 |//$FILENAME string_fm.src
                            15466 ; 1160 |#define RSRC_STRING_FM 442    
                            15467 ; 1161 |//$FILENAME string_mono.src
                            15468 ; 1162 |#define RSRC_STRING_MONO 443    
                            15469 ; 1163 |//$FILENAME string_stereo.src
                            15470 ; 1164 |#define RSRC_STRING_STEREO 444    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 258

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15471 ; 1165 |//$FILENAME string_8000hz.src
                            15472 ; 1166 |#define RSRC_STRING_8000HZ 445    
                            15473 ; 1167 |//$FILENAME string_11025hz.src
                            15474 ; 1168 |#define RSRC_STRING_11025HZ 446    
                            15475 ; 1169 |//$FILENAME string_16000hz.src
                            15476 ; 1170 |#define RSRC_STRING_16000HZ 447    
                            15477 ; 1171 |//$FILENAME string_22050hz.src
                            15478 ; 1172 |#define RSRC_STRING_22050HZ 448    
                            15479 ; 1173 |//$FILENAME string_32000hz.src
                            15480 ; 1174 |#define RSRC_STRING_32000HZ 449    
                            15481 ; 1175 |//$FILENAME string_44100hz.src
                            15482 ; 1176 |#define RSRC_STRING_44100HZ 450    
                            15483 ; 1177 |//$FILENAME string_48000hz.src
                            15484 ; 1178 |#define RSRC_STRING_48000HZ 451    
                            15485 ; 1179 |//$FILENAME string_channels.src
                            15486 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                            15487 ; 1181 |//$FILENAME string_spaces.src
                            15488 ; 1182 |#define RSRC_STRING_SPACES 453    
                            15489 ; 1183 |//$FILENAME slider_bar.src
                            15490 ; 1184 |#define RSRC_SLIDER_BAR 454    
                            15491 ; 1185 |//$FILENAME slider_bar_inv.src
                            15492 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                            15493 ; 1187 |//$FILENAME slider_track.src
                            15494 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                            15495 ; 1189 |//$FILENAME string_no_files.src
                            15496 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                            15497 ; 1191 |
                            15498 ; 1192 |/////////////////////////////////////////////////////////////////////
                            15499 ; 1193 |//  Time and Date Resource Strings
                            15500 ; 1194 |/////////////////////////////////////////////////////////////////////
                            15501 ; 1195 |//$FILENAME string_sunday.src
                            15502 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                            15503 ; 1197 |//$FILENAME string_monday.src
                            15504 ; 1198 |#define RSRC_STRING_MONDAY 459    
                            15505 ; 1199 |//$FILENAME string_tuesday.src
                            15506 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                            15507 ; 1201 |//$FILENAME string_wednesday.src
                            15508 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                            15509 ; 1203 |//$FILENAME string_thursday.src
                            15510 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                            15511 ; 1205 |//$FILENAME string_friday.src
                            15512 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                            15513 ; 1207 |//$FILENAME string_saturday.src
                            15514 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                            15515 ; 1209 |//$FILENAME string_am.src
                            15516 ; 1210 |#define RSRC_STRING_AM 465    
                            15517 ; 1211 |//$FILENAME string_pm.src
                            15518 ; 1212 |#define RSRC_STRING_PM 466    
                            15519 ; 1213 |//$FILENAME string_amclear.src
                            15520 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                            15521 ; 1215 |//$FILENAME string_slash.src
                            15522 ; 1216 |#define RSRC_STRING_SLASH 468    
                            15523 ; 1217 |//$FILENAME string_colon.src
                            15524 ; 1218 |#define RSRC_STRING_COLON 469    
                            15525 ; 1219 |//$FILENAME string_12hour.src
                            15526 ; 1220 |#define RSRC_STRING_12HOUR 470    
                            15527 ; 1221 |//$FILENAME string_24hour.src
                            15528 ; 1222 |#define RSRC_STRING_24HOUR 471    
                            15529 ; 1223 |//$FILENAME string_format.src
                            15530 ; 1224 |#define RSRC_STRING_FORMAT 472    
                            15531 ; 1225 |//$FILENAME string_mmddyyyy.src
                            15532 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 259

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15533 ; 1227 |//$FILENAME string_ddmmyyyy.src
                            15534 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                            15535 ; 1229 |//$FILENAME string_yyyymmdd.src
                            15536 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                            15537 ; 1231 |//$FILENAME string_ok.src
                            15538 ; 1232 |#define RSRC_STRING_OK 476    
                            15539 ; 1233 |//$FILENAME string_cancel.src
                            15540 ; 1234 |#define RSRC_STRING_CANCEL 477    
                            15541 ; 1235 |//$FILENAME negative_sign.src
                            15542 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                            15543 ; 1237 |//$FILENAME string_dec_pt5.src
                            15544 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                            15545 ; 1239 |//$FILENAME string_dec_pt0.src
                            15546 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                            15547 ; 1241 |//$FILENAME string_db.src
                            15548 ; 1242 |#define RSRC_DB_STRING 481    
                            15549 ; 1243 |//$FILENAME string_hz2.src
                            15550 ; 1244 |#define RSRC_HZ2_STRING 482    
                            15551 ; 1245 |
                            15552 ; 1246 |
                            15553 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                            15554 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                            15555 ; 1249 |//$FILENAME metadata_codebank.src
                            15556 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                            15557 ; 1251 |//$FILENAME mp3metadata_codebank.src
                            15558 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                            15559 ; 1253 |//$FILENAME wmametadata_codebank.src
                            15560 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                            15561 ; 1255 |//$FILENAME wavmetadata_codebank.src
                            15562 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                            15563 ; 1257 |//$FILENAME smvmetadata_codebank.src
                            15564 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                            15565 ; 1259 |//$FILENAME playlist2init_codebank.src
                            15566 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                            15567 ; 1261 |
                            15568 ; 1262 |//$FILENAME delete_successful.src
                            15569 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                            15570 ; 1264 |//$FILENAME delete_error.src
                            15571 ; 1265 |#define RSRC_DELETE_ERROR 491    
                            15572 ; 1266 |//$FILENAME lic_expired.src
                            15573 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                            15574 ; 1268 |//$FILENAME id3v2_codebank.src
                            15575 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                            15576 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                            15577 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                            15578 ; 1272 |//$FILENAME lyrics3_codebank.src
                            15579 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                            15580 ; 1274 |//$FILENAME lrc_codebank.src
                            15581 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                            15582 ; 1276 |//$FILENAME lyrics_api_codebank.src
                            15583 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                            15584 ; 1278 |//$FILENAME wmalyrics_codebank.src
                            15585 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                            15586 ; 1280 |//$FILENAME apicframe_codebank.src
                            15587 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                            15588 ; 1282 |
                            15589 ; 1283 |//$FILENAME exmediaerror1.src
                            15590 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                            15591 ; 1285 |//$FILENAME exmediaerror2.src
                            15592 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                            15593 ; 1287 |//$FILENAME inmediaerror1.src
                            15594 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 260

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15595 ; 1289 |
                            15596 ; 1290 |//$FILENAME backlight_title.src
                            15597 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                            15598 ; 1292 |//$FILENAME backlight_state_on.src
                            15599 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                            15600 ; 1294 |//$FILENAME backlight_state_off.src
                            15601 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                            15602 ; 1296 |//$FILENAME backlightmenu.src
                            15603 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                            15604 ; 1298 |//$FILENAME string_backlight_menu.src
                            15605 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                            15606 ; 1300 |
                            15607 ; 1301 |//$FILENAME enc_mp3mod.src
                            15608 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                            15609 ; 1303 |//$FILENAME enc_mp3p.src
                            15610 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                            15611 ; 1305 |//$FILENAME enc_mp3x.src
                            15612 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                            15613 ; 1307 |//$FILENAME enc_mp3y.src
                            15614 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                            15615 ; 1309 |//$FILENAME mp3_implementation.src
                            15616 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                            15617 ; 1311 |//$FILENAME string_mp3.src
                            15618 ; 1312 |#define RSRC_STRING_MP3 513    
                            15619 ; 1313 |//$FILENAME string_all.src
                            15620 ; 1314 |#define RSRC_STRING_ALL 514    
                            15621 ; 1315 |
                            15622 ; 1316 |//$FILENAME mediastartup.src
                            15623 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                            15624 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                            15625 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                            15626 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                            15627 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                            15628 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                            15629 ; 1323 |
                            15630 ; 1324 |//$FILENAME nanddatadriveinit.src
                            15631 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                            15632 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                            15633 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                            15634 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                            15635 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                            15636 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                            15637 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                            15638 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                            15639 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                            15640 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                            15641 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                            15642 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                            15643 ; 1337 |
                            15644 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                            15645 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                            15646 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                            15647 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                            15648 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                            15649 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                            15650 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                            15651 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                            15652 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                            15653 ; 1347 |
                            15654 ; 1348 |//$FILENAME vbr_codebank.src
                            15655 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                            15656 ; 1350 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 261

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15657 ; 1351 |//$FILENAME string_recordtest_menu.src
                            15658 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                            15659 ; 1353 |//$FILENAME string_recordtest_duration.src
                            15660 ; 1354 |#define RSRC_STRING_DURATION 520    
                            15661 ; 1355 |//$FILENAME string_recordtest_time5.src
                            15662 ; 1356 |#define RSRC_STRING_TIME5 521    
                            15663 ; 1357 |//$FILENAME string_recordtest_time10.src
                            15664 ; 1358 |#define RSRC_STRING_TIME10 522    
                            15665 ; 1359 |//$FILENAME string_recordtest_time30.src
                            15666 ; 1360 |#define RSRC_STRING_TIME30 523    
                            15667 ; 1361 |//$FILENAME string_recordtest_time60.src
                            15668 ; 1362 |#define RSRC_STRING_TIME60 524    
                            15669 ; 1363 |//$FILENAME string_recordtest_time300.src
                            15670 ; 1364 |#define RSRC_STRING_TIME300 525    
                            15671 ; 1365 |//$FILENAME string_recordtest_time600.src
                            15672 ; 1366 |#define RSRC_STRING_TIME600 526    
                            15673 ; 1367 |
                            15674 ; 1368 |//$FILENAME test_title.src
                            15675 ; 1369 |#define RSRC_TEST_TITLE 527    
                            15676 ; 1370 |//$FILENAME testmenu.src
                            15677 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                            15678 ; 1372 |
                            15679 ; 1373 |
                            15680 ; 1374 |//$FILENAME mmcmediastartup.src
                            15681 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                            15682 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                            15683 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                            15684 ; 1378 |//$FILENAME mmcinfo.src
                            15685 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                            15686 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                            15687 ; 1381 |//$FILENAME mmcerase.src
                            15688 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                            15689 ; 1383 |
                            15690 ; 1384 |
                            15691 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                            15692 ; 1386 |
                            15693 ; 1387 |//$FILENAME mmcenumerate.src
                            15694 ; 1388 |#define RSRC_MMCENUMERATE 532    
                            15695 ; 1389 |//$FILENAME mmcresetdevice.src
                            15696 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                            15697 ; 1391 |//$FILENAME mmcprocesscsd.src
                            15698 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                            15699 ; 1393 |//$FILENAME mmcprocesscid.src
                            15700 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                            15701 ; 1395 |//$FILENAME mmcprocesscid2.src
                            15702 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                            15703 ; 1397 |//$FILENAME mmcdetectpresence.src
                            15704 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                            15705 ; 1399 |//$FILENAME mmcserialnumberinit.src
                            15706 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                            15707 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                            15708 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                            15709 ; 1403 |
                            15710 ; 1404 |//$FILENAME mmcread.src
                            15711 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                            15712 ; 1406 |//$FILENAME mmcmediainit.src
                            15713 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                            15714 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                            15715 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                            15716 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                            15717 ; 1411 |//$FILENAME mmcdatadriveerase.src
                            15718 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 262

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15719 ; 1413 |
                            15720 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                            15721 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                            15722 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                            15723 ; 1417 |
                            15724 ; 1418 |
                            15725 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                            15726 ; 1420 |//  File system
                            15727 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                            15728 ; 1422 |//$FILENAME arrangefilename.src
                            15729 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                            15730 ; 1424 |//$FILENAME clearcluster.src
                            15731 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                            15732 ; 1426 |//$FILENAME createdirectory.src
                            15733 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                            15734 ; 1428 |//$FILENAME deletecontent.src
                            15735 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                            15736 ; 1430 |//$FILENAME deleterecord.src
                            15737 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                            15738 ; 1432 |//$FILENAME fastopen.src
                            15739 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                            15740 ; 1434 |//$FILENAME fcreate.src
                            15741 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
                            15742 ; 1436 |//$FILENAME filegetattrib.src
                            15743 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                            15744 ; 1438 |//$FILENAME filegetdate.src
                            15745 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                            15746 ; 1440 |//$FILENAME filesetattrib.src
                            15747 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                            15748 ; 1442 |//$FILENAME filesetdate.src
                            15749 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                            15750 ; 1444 |//$FILENAME fsinit.src
                            15751 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                            15752 ; 1446 |//$FILENAME fsshutdown.src
                            15753 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                            15754 ; 1448 |//$FILENAME readdevicerecord.src
                            15755 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                            15756 ; 1450 |//$FILENAME checkspaceinrootdir.src
                            15757 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                            15758 ; 1452 |//$FILENAME setcwdhandle.src
                            15759 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                            15760 ; 1454 |//$FILENAME fsdriveinit.src
                            15761 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                            15762 ; 1456 |//$FILENAME fsclearBuf.src
                            15763 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                            15764 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                            15765 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.s
                                  rc
                            15766 ; 1460 |//$FILENAME fgetfasthandle.src
                            15767 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                            15768 ; 1462 |//$FILENAME ishandlewriteallocated.src
                            15769 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                            15770 ; 1464 |//$FILENAME isfileopen.src
                            15771 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                            15772 ; 1466 |//$FILENAME iscurrworkdir.src
                            15773 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                            15774 ; 1468 |//$FILENAME chdir.src
                            15775 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                            15776 ; 1470 |//$FILENAME chdirFromOffset.src
                            15777 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                            15778 ; 1472 |//$FILENAME deletetree.src
                            15779 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 263

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15780 ; 1474 |//$FILENAME deleteallrecords.src
                            15781 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                            15782 ; 1476 |//$FILENAME cleardata.src
                            15783 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                            15784 ; 1478 |//$FILENAME changetolowleveldir.src
                            15785 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                            15786 ; 1480 |//$FILENAME getrecordnumber.src
                            15787 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                            15788 ; 1482 |//$FILENAME fileremove.src
                            15789 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                            15790 ; 1484 |//$FILENAME charactersearch.src
                            15791 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                            15792 ; 1486 |//$FILENAME stringcompare.src
                            15793 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                            15794 ; 1488 |//$FILENAME fopenw.src
                            15795 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                            15796 ; 1490 |//$FILENAME fremove.src
                            15797 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                            15798 ; 1492 |//$FILENAME fremovew.src
                            15799 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                            15800 ; 1494 |//$FILENAME mkdir.src
                            15801 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                            15802 ; 1496 |//$FILENAME mkdirw.src
                            15803 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                            15804 ; 1498 |//$FILENAME rmdir.src
                            15805 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                            15806 ; 1500 |//$FILENAME rmdirw.src
                            15807 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                            15808 ; 1502 |//$FILENAME fgetc.src
                            15809 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                            15810 ; 1504 |//$FILENAME fgets.src
                            15811 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                            15812 ; 1506 |//$FILENAME fputc.src
                            15813 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                            15814 ; 1508 |//$FILENAME fputs.src
                            15815 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                            15816 ; 1510 |//$FILENAME arrangelongfilename.src
                            15817 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                            15818 ; 1512 |//$FILENAME convert_itoa.src
                            15819 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                            15820 ; 1514 |//$FILENAME createdirrecord.src
                            15821 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                            15822 ; 1516 |//$FILENAME chksum.src
                            15823 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                            15824 ; 1518 |//$FILENAME createshortdirrecord.src
                            15825 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                            15826 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                            15827 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                            15828 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                            15829 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                            15830 ; 1524 |//$FILENAME extractfilenamew.src
                            15831 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                            15832 ; 1526 |//$FILENAME extractpathw.src
                            15833 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                            15834 ; 1528 |//$FILENAME findfreerecord.src
                            15835 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                            15836 ; 1530 |//$FILENAME getnamew.src
                            15837 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                            15838 ; 1532 |//$FILENAME isdirectoryempty.src
                            15839 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                            15840 ; 1534 |//$FILENAME isshortnamevalid.src
                            15841 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 264

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15842 ; 1536 |//$FILENAME longdirmatch.src
                            15843 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                            15844 ; 1538 |//$FILENAME unicodetooem.src
                            15845 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                            15846 ; 1540 |//$FILENAME matchdirrecordw.src
                            15847 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                            15848 ; 1542 |//$FILENAME setcwd.src
                            15849 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                            15850 ; 1544 |//$FILENAME setshortfilename.src
                            15851 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                            15852 ; 1546 |//$FILENAME generatefilenametail.src
                            15853 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                            15854 ; 1548 |//$FILENAME dbcstounicode.src
                            15855 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                            15856 ; 1550 |//$FILENAME strcpy.src
                            15857 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                            15858 ; 1552 |//$FILENAME strcpyw.src
                            15859 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                            15860 ; 1554 |//$FILENAME strlengthw.src
                            15861 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                            15862 ; 1556 |//$FILENAME filesystempresent.src
                            15863 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                            15864 ; 1558 |//$FILENAME DataDriveInit.src
                            15865 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                            15866 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                            15867 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                            15868 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                            15869 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                            15870 ; 1564 |//$FILENAME DataDriveGetSize.src
                            15871 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                            15872 ; 1566 |//$FILENAME ConstructLongFileName.src
                            15873 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                            15874 ; 1568 |//$FILENAME strcpyucs3_2.src
                            15875 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                            15876 ; 1570 |//$FILENAME getvolumelabel.src
                            15877 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                            15878 ; 1572 |//$FILENAME setvolumelabel.src
                            15879 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                            15880 ; 1574 |//$FILENAME disk_full.src
                            15881 ; 1575 |#define RSRC_DISK_FULL 619    
                            15882 ; 1576 |//$FILENAME chkdskstartup.src
                            15883 ; 1577 |#define RSRC_CHECKDISK 620    
                            15884 ; 1578 |//$FILENAME chkdskstartupy.src
                            15885 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                            15886 ; 1580 |//$FILENAME low_level_pwr_line1.src
                            15887 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                            15888 ; 1582 |//$FILENAME low_level_pwr_line2.src
                            15889 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                            15890 ; 1584 |//$FILENAME string_bit_rate.src
                            15891 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                            15892 ; 1586 |//$FILENAME string_96000hz.src
                            15893 ; 1587 |#define RSRC_STRING_96KBPS 625    
                            15894 ; 1588 |//$FILENAME string_112000hz.src
                            15895 ; 1589 |#define RSRC_STRING_112KBPS 626    
                            15896 ; 1590 |//$FILENAME string_128000hz.src
                            15897 ; 1591 |#define RSRC_STRING_128KBPS 627    
                            15898 ; 1592 |//$FILENAME string_160000hz.src
                            15899 ; 1593 |#define RSRC_STRING_160KBPS 628    
                            15900 ; 1594 |//$FILENAME string_192000hz.src
                            15901 ; 1595 |#define RSRC_STRING_192KBPS 629    
                            15902 ; 1596 |//$FILENAME string_224000hz.src
                            15903 ; 1597 |#define RSRC_STRING_224KBPS 630    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 265

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15904 ; 1598 |//$FILENAME string_256000hz.src
                            15905 ; 1599 |#define RSRC_STRING_256KBPS 631    
                            15906 ; 1600 |//$FILENAME string_320000hz.src
                            15907 ; 1601 |#define RSRC_STRING_320KBPS 632    
                            15908 ; 1602 |//$FILENAME string_hz.src
                            15909 ; 1603 |#define RSRC_STRING_HZ 633    
                            15910 ; 1604 |//$FILENAME EncCommonp.src
                            15911 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                            15912 ; 1606 |//$FILENAME adc_adcx.src
                            15913 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                            15914 ; 1608 |//$FILENAME adc_adcy.src
                            15915 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                            15916 ; 1610 |//$FILENAME Funclet_encodercommon.src
                            15917 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                            15918 ; 1612 |//$FILENAME string_album.src
                            15919 ; 1613 |#define RSRC_STRING_ALBUM 638    
                            15920 ; 1614 |//$FILENAME string_encoder_song.src
                            15921 ; 1615 |#define RSRC_STRING_SONG 639    
                            15922 ; 1616 |//$FILENAME string_mode.src
                            15923 ; 1617 |#define RSRC_STRING_MODE 640    
                            15924 ; 1618 |
                            15925 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                            15926 ; 1620 |// display related
                            15927 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                            15928 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                            15929 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                            15930 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                            15931 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                            15932 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                            15933 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                            15934 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                            15935 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                            15936 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                            15937 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                            15938 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                            15939 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                            15940 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                            15941 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                            15942 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                            15943 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                            15944 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                            15945 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                            15946 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                            15947 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                            15948 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                            15949 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                            15950 ; 1644 |
                            15951 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                            15952 ; 1646 |//WMDRM Related
                            15953 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                            15954 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                            15955 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                            15956 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                            15957 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                            15958 ; 1652 |//$FILENAME drm_bbx_initialize.src
                            15959 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                            15960 ; 1654 |//$FILENAME drm_bbx_canbind.src
                            15961 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                            15962 ; 1656 |//$FILENAME verifychecksum.src
                            15963 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                            15964 ; 1658 |//$FILENAME drm_b64_encodew.src
                            15965 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 266

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15966 ; 1660 |//$FILENAME _performactions.src
                            15967 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                            15968 ; 1662 |//$FILENAME _processendofchain.src
                            15969 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                            15970 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                            15971 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                            15972 ; 1666 |//$FILENAME drmcrt_towlower.src
                            15973 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                            15974 ; 1668 |//$FILENAME drmcrt_wcslen.src
                            15975 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                            15976 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                            15977 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                            15978 ; 1672 |//$FILENAME drmcrt_memmove.src
                            15979 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                            15980 ; 1674 |//$FILENAME performoperation_part1.src
                            15981 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                            15982 ; 1676 |//$FILENAME performoperation_part2.src
                            15983 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                            15984 ; 1678 |//$FILENAME performoperation_part3.src
                            15985 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                            15986 ; 1680 |//$FILENAME performoperation_part4.src
                            15987 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                            15988 ; 1682 |//$FILENAME performoperation_part5.src
                            15989 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                            15990 ; 1684 |//$FILENAME performoperation_part6.src
                            15991 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                            15992 ; 1686 |//$FILENAME isvalidfunction.src
                            15993 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                            15994 ; 1688 |//$FILENAME functiongetvalue.src
                            15995 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                            15996 ; 1690 |//$FILENAME globalsetvariable.src
                            15997 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                            15998 ; 1692 |//$FILENAME variabledrmkgetorset.src
                            15999 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                            16000 ; 1694 |//$FILENAME variabledrmgetorset.src
                            16001 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                            16002 ; 1696 |//$FILENAME variableappgetorset.src
                            16003 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                            16004 ; 1698 |//$FILENAME variablelicensegetorset.src
                            16005 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                            16006 ; 1700 |//$FILENAME variablecontentgetorset.src
                            16007 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                            16008 ; 1702 |//$FILENAME variabledevicegetorset.src
                            16009 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                            16010 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                            16011 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                            16012 ; 1706 |//$FILENAME drm_hds_createstore.src
                            16013 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                            16014 ; 1708 |//$FILENAME drm_hds_init.src
                            16015 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                            16016 ; 1710 |//$FILENAME drm_hds_uninit.src
                            16017 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                            16018 ; 1712 |//$FILENAME drm_hds_openstore.src
                            16019 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                            16020 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                            16021 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                            16022 ; 1716 |//$FILENAME drm_hds_slotresize.src
                            16023 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                            16024 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                            16025 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                            16026 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                            16027 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 267

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16028 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                            16029 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                            16030 ; 1724 |//$FILENAME _hdscopychildpayload.src
                            16031 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                            16032 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                            16033 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                            16034 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                            16035 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                            16036 ; 1730 |//$FILENAME _hdscleanupstore.src
                            16037 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                            16038 ; 1732 |//$FILENAME drm_lst_clean.src
                            16039 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                            16040 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                            16041 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                            16042 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                            16043 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                            16044 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                            16045 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                            16046 ; 1740 |//$FILENAME _hdscreatenamespace.src
                            16047 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                            16048 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                            16049 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                            16050 ; 1744 |//$FILENAME _writesrn.src
                            16051 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                            16052 ; 1746 |//$FILENAME _writecommonblockheader.src
                            16053 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                            16054 ; 1748 |//$FILENAME _writechildblockheader.src
                            16055 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                            16056 ; 1750 |//$FILENAME _readdatablockheader.src
                            16057 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                            16058 ; 1752 |//$FILENAME _writedatablockheader.src
                            16059 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                            16060 ; 1754 |//$FILENAME _hdsexpandstore.src
                            16061 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                            16062 ; 1756 |//$FILENAME _hdsallocblock.src
                            16063 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                            16064 ; 1758 |//$FILENAME _hdsfreeblock.src
                            16065 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                            16066 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                            16067 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                            16068 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                            16069 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                            16070 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                            16071 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                            16072 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                            16073 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                            16074 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                            16075 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                            16076 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                            16077 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                            16078 ; 1772 |//$FILENAME _hdsremoveslot.src
                            16079 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                            16080 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                            16081 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                            16082 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                            16083 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                            16084 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                            16085 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                            16086 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                            16087 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                            16088 ; 1782 |//$FILENAME _hdsslotresize.src
                            16089 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 268

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16090 ; 1784 |//$FILENAME _isnull.src
                            16091 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                            16092 ; 1786 |//$FILENAME _hdsgensrnhash.src
                            16093 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                            16094 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                            16095 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                            16096 ; 1790 |//$FILENAME _readsrn.src
                            16097 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                            16098 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                            16099 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                            16100 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                            16101 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                            16102 ; 1796 |//$FILENAME _hdsslotwrite.src
                            16103 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                            16104 ; 1798 |//$FILENAME _hdsinitslotenum.src
                            16105 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                            16106 ; 1800 |//$FILENAME drm_lst_close.src
                            16107 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                            16108 ; 1802 |//$FILENAME drm_lst_enumnext.src
                            16109 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                            16110 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                            16111 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                            16112 ; 1806 |//$FILENAME _processextensions.src
                            16113 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                            16114 ; 1808 |//$FILENAME _processidlist.src
                            16115 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                            16116 ; 1810 |//$FILENAME _processexclusions.src
                            16117 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                            16118 ; 1812 |//$FILENAME _processinclusions.src
                            16119 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                            16120 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                            16121 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                            16122 ; 1816 |//$FILENAME _getopllevel.src
                            16123 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                            16124 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                            16125 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                            16126 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                            16127 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                            16128 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                            16129 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                            16130 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                            16131 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                            16132 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                            16133 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                            16134 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                            16135 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                            16136 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                            16137 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                            16138 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                            16139 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                            16140 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                            16141 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                            16142 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                            16143 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                            16144 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                            16145 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                            16146 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                            16147 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                            16148 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                            16149 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                            16150 ; 1844 |//$FILENAME overlappingdates.src
                            16151 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 269

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16152 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                            16153 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                            16154 ; 1848 |//$FILENAME neginfdate.src
                            16155 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                            16156 ; 1850 |//$FILENAME infdate.src
                            16157 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                            16158 ; 1852 |//$FILENAME isexpired.src
                            16159 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                            16160 ; 1854 |//$FILENAME getsecstateattr.src
                            16161 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                            16162 ; 1856 |//$FILENAME setexpirycategory.src
                            16163 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                            16164 ; 1858 |//$FILENAME getv2licenseinfo.src
                            16165 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                            16166 ; 1860 |//$FILENAME getnextlicense.src
                            16167 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                            16168 ; 1862 |//$FILENAME aggregate.src
                            16169 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                            16170 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                            16171 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                            16172 ; 1866 |//$FILENAME _scannodeforattributew.src
                            16173 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                            16174 ; 1868 |//$FILENAME _getxmlnodecdataw.src
                            16175 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                            16176 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                            16177 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                            16178 ; 1872 |//$FILENAME _createdevicestore.src
                            16179 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                            16180 ; 1874 |//$FILENAME _mapdrmerror.src
                            16181 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                            16182 ; 1876 |//$FILENAME _comparemachineid.src
                            16183 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                            16184 ; 1878 |//$FILENAME initmgrcontext.src
                            16185 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                            16186 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                            16187 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                            16188 ; 1882 |//$FILENAME drm_mgr_commit.src
                            16189 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                            16190 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                            16191 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                            16192 ; 1886 |//$FILENAME januscleandatastore.src
                            16193 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                            16194 ; 1888 |//$FILENAME drm_mtr_openid.src
                            16195 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                            16196 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                            16197 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                            16198 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                            16199 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                            16200 ; 1894 |//$FILENAME oem_setendoffile.src
                            16201 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                            16202 ; 1896 |//$FILENAME oem_genrandombytes.src
                            16203 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                            16204 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                            16205 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                            16206 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                            16207 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                            16208 ; 1902 |//$FILENAME oem_setdevicecert.src
                            16209 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                            16210 ; 1904 |//$FILENAME oem_getclockresetstate.src
                            16211 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                            16212 ; 1906 |//$FILENAME oem_setclockresetstate.src
                            16213 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 270

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16214 ; 1908 |//$FILENAME oem_getuniqueid.src
                            16215 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                            16216 ; 1910 |//$FILENAME oem_getdevicecert.src
                            16217 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                            16218 ; 1912 |//$FILENAME drm_snc_openstore.src
                            16219 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                            16220 ; 1914 |//$FILENAME drm_snc_closestore.src
                            16221 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                            16222 ; 1916 |//$FILENAME _setkidstoredata.src
                            16223 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                            16224 ; 1918 |//$FILENAME drm_snc_deletekid.src
                            16225 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                            16226 ; 1920 |//$FILENAME drm_snc_updatekid.src
                            16227 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                            16228 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                            16229 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                            16230 ; 1924 |//$FILENAME functiongetvalue_part1.src
                            16231 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                            16232 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                            16233 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                            16234 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                            16235 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                            16236 ; 1930 |//$FILENAME drm_hds_createstore2.src
                            16237 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                            16238 ; 1932 |//$FILENAME drm_hds_openstore2.src
                            16239 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                            16240 ; 1934 |//$FILENAME _hdsprealloc.src
                            16241 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                            16242 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                            16243 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                            16244 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                            16245 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                            16246 ; 1940 |//$FILENAME gendevicecertificate.src
                            16247 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                            16248 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                            16249 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                            16250 ; 1944 |//$FILENAME copyhdsdtore.src
                            16251 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                            16252 ; 1946 |//$FILENAME generatedevicecert.src
                            16253 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                            16254 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                            16255 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                            16256 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                            16257 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                            16258 ; 1952 |//$FILENAME _hdsupdatesrn.src
                            16259 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                            16260 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                            16261 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                            16262 ; 1956 |//$FILENAME _checksecureclock.src
                            16263 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                            16264 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                            16265 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                            16266 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                            16267 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                            16268 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                            16269 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                            16270 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                            16271 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                            16272 ; 1966 |//$FILENAME strtol.src
                            16273 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                            16274 ; 1968 |//$FILENAME mktime.src
                            16275 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 271

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16276 ; 1970 |//$FILENAME gmtime.src
                            16277 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                            16278 ; 1972 |//$FILENAME localtime.src
                            16279 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                            16280 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                            16281 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                            16282 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                            16283 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                            16284 ; 1978 |//$FILENAME _systemtimetotime_t.src
                            16285 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                            16286 ; 1980 |//$FILENAME oem_setsystemtime.src
                            16287 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                            16288 ; 1982 |//$FILENAME const_pkcrypto.src
                            16289 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                            16290 ; 1984 |//$FILENAME const_y.src
                            16291 ; 1985 |#define RSRC_CONST_Y 820    
                            16292 ; 1986 |//$FILENAME aes_dec_table.src
                            16293 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                            16294 ; 1988 |//$FILENAME aes_key_table.src
                            16295 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                            16296 ; 1990 |//$FILENAME aes_enc_table.src
                            16297 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                            16298 ; 1992 |//$FILENAME device_cert.src
                            16299 ; 1993 |#define RSRC_DEVCERT 824    
                            16300 ; 1994 |//$FILENAME devcert_template.src
                            16301 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                            16302 ; 1996 |//$FILENAME getbase64decodedkey.src
                            16303 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                            16304 ; 1998 |//$FILENAME _initslot.src
                            16305 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                            16306 ; 2000 |//$FILENAME hdsimplcommon.src
                            16307 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                            16308 ; 2002 |//$FILENAME hdsimpl_p.src
                            16309 ; 2003 |#define RSRC_HDSIMPL_P 829    
                            16310 ; 2004 |
                            16311 ; 2005 |
                            16312 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                            16313 ; 2007 |//pkcrypto Related
                            16314 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                            16315 ; 2009 |//$FILENAME two_adic_inverse.src
                            16316 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                            16317 ; 2011 |//$FILENAME mp_shift.src
                            16318 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                            16319 ; 2013 |//$FILENAME mp_significant_bit_count.src
                            16320 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                            16321 ; 2015 |//$FILENAME set_immediate.src
                            16322 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                            16323 ; 2017 |//$FILENAME multiply_immediate.src
                            16324 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                            16325 ; 2019 |//$FILENAME multiply.src
                            16326 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                            16327 ; 2021 |//$FILENAME divide_precondition_1.src
                            16328 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                            16329 ; 2023 |//$FILENAME divide_immediate.src
                            16330 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                            16331 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                            16332 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                            16333 ; 2027 |//$FILENAME ecaffine_table_construction.src
                            16334 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                            16335 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                            16336 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                            16337 ; 2031 |//$FILENAME ecproj5_set_infinite.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 272

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16338 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                            16339 ; 2033 |//$FILENAME ecaffine_on_curve.src
                            16340 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                            16341 ; 2035 |//$FILENAME ecaffine_addition.src
                            16342 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                            16343 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                            16344 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                            16345 ; 2039 |//$FILENAME ecaffine_attributes2.src
                            16346 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                            16347 ; 2041 |//$FILENAME kfdesc_initialize.src
                            16348 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                            16349 ; 2043 |//$FILENAME kimmediate.src
                            16350 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                            16351 ; 2045 |//$FILENAME kprime_immediater.src
                            16352 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                            16353 ; 2047 |//$FILENAME kprime_sqrter.src
                            16354 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                            16355 ; 2049 |//$FILENAME kinitialize_prime.src
                            16356 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                            16357 ; 2051 |//$FILENAME mod_lucasuv.src
                            16358 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                            16359 ; 2053 |//$FILENAME mod_lucas.src
                            16360 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
                            16361 ; 2055 |//$FILENAME bucket_multiply.src
                            16362 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                            16363 ; 2057 |//$FILENAME mod_exp2000.src
                            16364 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                            16365 ; 2059 |//$FILENAME mod_exp.src
                            16366 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                            16367 ; 2061 |//$FILENAME modmul_choices1.src
                            16368 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                            16369 ; 2063 |//$FILENAME mod_sqrt.src
                            16370 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                            16371 ; 2065 |//$FILENAME create_modulus.src
                            16372 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                            16373 ; 2067 |//$FILENAME from_modular.src
                            16374 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                            16375 ; 2069 |//$FILENAME add_immediate.src
                            16376 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                            16377 ; 2071 |//$FILENAME add_diff.src
                            16378 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                            16379 ; 2073 |//$FILENAME add_full.src
                            16380 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                            16381 ; 2075 |//$FILENAME compare_sum_same.src
                            16382 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                            16383 ; 2077 |//$FILENAME sub_immediate.src
                            16384 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                            16385 ; 2079 |//$FILENAME mp_initialization.src
                            16386 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                            16387 ; 2081 |//$FILENAME new_random_bytes.src
                            16388 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                            16389 ; 2083 |//$FILENAME new_random_dword_interval.src
                            16390 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                            16391 ; 2085 |//$FILENAME new_random_digit_interval.src
                            16392 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                            16393 ; 2087 |//$FILENAME new_random_mod.src
                            16394 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                            16395 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                            16396 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                            16397 ; 2091 |//$FILENAME new_random_digits.src
                            16398 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                            16399 ; 2093 |//$FILENAME words_to_ecaffine.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 273

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16400 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                            16401 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                            16402 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                            16403 ; 2097 |//$FILENAME _threadunsafepkinit.src
                            16404 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                            16405 ; 2099 |//$FILENAME pkinit.src
                            16406 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                            16407 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                            16408 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                            16409 ; 2103 |//$FILENAME drm_pk_encrypt.src
                            16410 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                            16411 ; 2105 |//$FILENAME drm_pk_decrypt.src
                            16412 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                            16413 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                            16414 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                            16415 ; 2109 |//$FILENAME fe2ipmod.src
                            16416 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                            16417 ; 2111 |//$FILENAME drm_pk_sign.src
                            16418 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                            16419 ; 2113 |//$FILENAME drm_pk_verify.src
                            16420 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                            16421 ; 2115 |//$FILENAME random_bytes.src
                            16422 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
                            16423 ; 2117 |//$FILENAME mp_gcdex.src
                            16424 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                            16425 ; 2119 |//$FILENAME mp_gcdex_split1.src
                            16426 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                            16427 ; 2121 |//$FILENAME pkcrypto_p.src
                            16428 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                            16429 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                            16430 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                            16431 ; 2125 |//$FILENAME del_all_warning_line2.src
                            16432 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                            16433 ; 2127 |//$FILENAME del_all_file_star.src
                            16434 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                            16435 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                            16436 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                            16437 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                            16438 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                            16439 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                            16440 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                            16441 ; 2135 |//$FILENAME Funclet_changeplayset.src
                            16442 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                            16443 ; 2137 |
                            16444 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                            16445 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                            16446 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                            16447 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                            16448 ; 2142 |
                            16449 ; 2143 |
                            16450 ; 2144 |// Added to allow rechargeable battery configurations to build
                            16451 ; 2145 |//$FILENAME battery_charging.src
                            16452 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                            16453 ; 2147 |//$FILENAME batterychargecodebank.src
                            16454 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                            16455 ; 2149 |//$FILENAME updatevolume.src
                            16456 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                            16457 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                            16458 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                            16459 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                            16460 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                            16461 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 274

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16462 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                            16463 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                            16464 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                            16465 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                            16466 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                            16467 ; 2161 |//$FILENAME _iscachedevent.src
                            16468 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                            16469 ; 2163 |//$FILENAME setcountedexpirycategory.src
                            16470 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                            16471 ; 2165 |//$FILENAME oem_data.src
                            16472 ; 2166 |#define RSRC_OEM_DATA 906    
                            16473 ; 2167 |//$FILENAME gpk_p.src
                            16474 ; 2168 |#define RSRC_GPK_P 907    
                            16475 ; 2169 |//$FILENAME key_data.src
                            16476 ; 2170 |#define RSRC_KEY_DATA 908    
                            16477 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                            16478 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                            16479 ; 2173 |//$FILENAME string_working.src
                            16480 ; 2174 |#define RSRC_STRING_WORKING 910    
                            16481 ; 2175 |//$FILENAME Funclet_loadusertime.src
                            16482 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                            16483 ; 2177 |//$FILENAME Funclet_saveusertime.src
                            16484 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
                            16485 ; 2179 |
                            16486 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                            16487 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                            16488 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                            16489 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                            16490 ; 2184 |
                            16491 ; 2185 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16492 ; 2186 |// Audible ACELP Resources
                            16493 ; 2187 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16494 ; 2188 |//$FILENAME AudibleAcelpDec.src
                            16495 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                            16496 ; 2190 |//$FILENAME AudibleAcelpP.src
                            16497 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                            16498 ; 2192 |//$FILENAME AudibleAcelpX.src
                            16499 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                            16500 ; 2194 |//$FILENAME AudibleAcelpY.src
                            16501 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                            16502 ; 2196 |
                            16503 ; 2197 |//$FILENAME AudibleDecMod.src
                            16504 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                            16505 ; 2199 |//$FILENAME audiblemp3p.src
                            16506 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                            16507 ; 2201 |//$FILENAME audiblemp3x.src
                            16508 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                            16509 ; 2203 |//$FILENAME audiblemp3y.src
                            16510 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                            16511 ; 2205 |
                            16512 ; 2206 |//$FILENAME audiblemetadata_p.src
                            16513 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                            16514 ; 2208 |//$FILENAME audiblemetadata_y.src
                            16515 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                            16516 ; 2210 |//$FILENAME audiblesongposition_p.src
                            16517 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                            16518 ; 2212 |//$FILENAME audibletargetcheck_p.src
                            16519 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                            16520 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                            16521 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 275

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16522 ; 2216 |//$FILENAME audibledsa_p.src
                            16523 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                            16524 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                            16525 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                            16526 ; 2220 |//$FILENAME audiblemetastrings_p.src
                            16527 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                            16528 ; 2222 |//$FILENAME aaactivationrecords_p.src
                            16529 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                            16530 ; 2224 |
                            16531 ; 2225 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16532 ; 2226 |// Effects and SRS Resources
                            16533 ; 2227 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16534 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                            16535 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                            16536 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                            16537 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                            16538 ; 2232 |//$FILENAME wowctrl.src
                            16539 ; 2233 |#define RSRC_WOW_CTRL 934    
                            16540 ; 2234 |
                            16541 ; 2235 |//$FILENAME wowmenu.src
                            16542 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
                            16543 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                            16544 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                            16545 ; 2239 |//$FILENAME string_wow_menu.src
                            16546 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                            16547 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                            16548 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                            16549 ; 2243 |//$FILENAME string_wowvolume_menu.src
                            16550 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                            16551 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                            16552 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                            16553 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                            16554 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                            16555 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                            16556 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                            16557 ; 2251 |//$FILENAME wow_icon.src
                            16558 ; 2252 |#define RSRC_WOW_ICON 943    
                            16559 ; 2253 |
                            16560 ; 2254 |//$FILENAME wow16k.src
                            16561 ; 2255 |#define RSRC_WOW16K 944    
                            16562 ; 2256 |//$FILENAME wow32k.src
                            16563 ; 2257 |#define RSRC_WOW32K 945    
                            16564 ; 2258 |//$FILENAME wow8k.src
                            16565 ; 2259 |#define RSRC_WOW8K 946    
                            16566 ; 2260 |//$FILENAME wow11k.src
                            16567 ; 2261 |#define RSRC_WOW11K 947    
                            16568 ; 2262 |//$FILENAME wow22k.src
                            16569 ; 2263 |#define RSRC_WOW22K 948    
                            16570 ; 2264 |//$FILENAME wow24k.src
                            16571 ; 2265 |#define RSRC_WOW24K 949    
                            16572 ; 2266 |//$FILENAME wow44k.src
                            16573 ; 2267 |#define RSRC_WOW44K 950    
                            16574 ; 2268 |//$FILENAME wow48k.src
                            16575 ; 2269 |#define RSRC_WOW48K 951    
                            16576 ; 2270 |
                            16577 ; 2271 |//$FILENAME wow16k_Y.src
                            16578 ; 2272 |#define RSRC_WOW16K_Y 952    
                            16579 ; 2273 |//$FILENAME wow32k_Y.src
                            16580 ; 2274 |#define RSRC_WOW32K_Y 953    
                            16581 ; 2275 |//$FILENAME wow8k_Y.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 276

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16582 ; 2276 |#define RSRC_WOW8K_Y 954    
                            16583 ; 2277 |//$FILENAME wow11k_Y.src
                            16584 ; 2278 |#define RSRC_WOW11K_Y 955    
                            16585 ; 2279 |//$FILENAME wow22k_Y.src
                            16586 ; 2280 |#define RSRC_WOW22K_Y 956    
                            16587 ; 2281 |//$FILENAME wow24k_Y.src
                            16588 ; 2282 |#define RSRC_WOW24K_Y 957    
                            16589 ; 2283 |//$FILENAME wow44k_Y.src
                            16590 ; 2284 |#define RSRC_WOW44K_Y 958    
                            16591 ; 2285 |//$FILENAME wow48k_Y.src
                            16592 ; 2286 |#define RSRC_WOW48K_Y 959    
                            16593 ; 2287 |
                            16594 ; 2288 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            16595 ; 2289 |// Audible Section Navigation
                            16596 ; 2290 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            16597 ; 2291 |//$FILENAME audible_secnav.src
                            16598 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                            16599 ; 2293 |
                            16600 ; 2294 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16601 ; 2295 |// PLAYLIST3 and Music Library
                            16602 ; 2296 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16603 ; 2297 |
                            16604 ; 2298 |//$FILENAME build_ml.src
                            16605 ; 2299 |#define RSRC_BUILD_ML 961    
                            16606 ; 2300 |//$FILENAME build_ml_warning.src
                            16607 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                            16608 ; 2302 |//$FILENAME build_ml_warning2.src
                            16609 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                            16610 ; 2304 |//$FILENAME build_flash1.src
                            16611 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                            16612 ; 2306 |//$FILENAME build_flash2.src
                            16613 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                            16614 ; 2308 |//$FILENAME build_flash3.src
                            16615 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                            16616 ; 2310 |//$FILENAME build_sd1.src
                            16617 ; 2311 |#define RSRC_BUILD_SD1 967    
                            16618 ; 2312 |//$FILENAME build_sd2.src
                            16619 ; 2313 |#define RSRC_BUILD_SD2 968    
                            16620 ; 2314 |//$FILENAME build_sd3.src
                            16621 ; 2315 |#define RSRC_BUILD_SD3 969    
                            16622 ; 2316 |//$FILENAME build_newmusic.src
                            16623 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                            16624 ; 2318 |//$FILENAME sdmd.src
                            16625 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                            16626 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                            16627 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                            16628 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                            16629 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                            16630 ; 2324 |//$FILENAME MusicLibBuildModule.src
                            16631 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                            16632 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                            16633 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                            16634 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                            16635 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                            16636 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                            16637 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                            16638 ; 2332 |//$FILENAME MusicLibPlayModule.src
                            16639 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 277

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16640 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                            16641 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                            16642 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                            16643 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                            16644 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                            16645 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                            16646 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                            16647 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                            16648 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                            16649 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                            16650 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                            16651 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                            16652 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                            16653 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                            16654 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                            16655 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                            16656 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                            16657 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                            16658 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                            16659 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                            16660 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                            16661 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                            16662 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
                            16663 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                            16664 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                            16665 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                            16666 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                            16667 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                            16668 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                            16669 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                            16670 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                            16671 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                            16672 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                            16673 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                            16674 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                            16675 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                            16676 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                            16677 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                            16678 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                            16679 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                            16680 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                            16681 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                            16682 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                            16683 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                            16684 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                            16685 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                            16686 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                            16687 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                            16688 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                            16689 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                            16690 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                            16691 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                            16692 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                            16693 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                            16694 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                            16695 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                            16696 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                            16697 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                            16698 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                            16699 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                            16700 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                            16701 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 278

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16702 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                            16703 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                            16704 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                            16705 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                            16706 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                            16707 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                            16708 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                            16709 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                            16710 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                            16711 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                            16712 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                            16713 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                            16714 ; 2408 |//$FILENAME MusicLibMergeModule.src
                            16715 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                            16716 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                            16717 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                            16718 ; 2412 |//$FILENAME playmusicmenu.src
                            16719 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                            16720 ; 2414 |//$FILENAME browsemenu.src
                            16721 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                            16722 ; 2416 |//$FILENAME browsemenu_extra.src
                            16723 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                            16724 ; 2418 |//$FILENAME string_play_all.src
                            16725 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                            16726 ; 2420 |//$FILENAME string_play.src
                            16727 ; 2421 |#define RSRC_STRING_PLAY 1022    
                            16728 ; 2422 |//$FILENAME string_unknown_year.src
                            16729 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                            16730 ; 2424 |//$FILENAME string_year_width.src
                            16731 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                            16732 ; 2426 |//$FILENAME string_artist.src
                            16733 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                            16734 ; 2428 |//$FILENAME string_songs.src
                            16735 ; 2429 |#define RSRC_STRING_SONGS 1026    
                            16736 ; 2430 |//$FILENAME string_on_the_fly.src
                            16737 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                            16738 ; 2432 |//$FILENAME string_new_music.src
                            16739 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                            16740 ; 2434 |//$FILENAME string_genre.src
                            16741 ; 2435 |#define RSRC_STRING_GENRE 1029    
                            16742 ; 2436 |//$FILENAME string_year.src
                            16743 ; 2437 |#define RSRC_STRING_YEAR 1030    
                            16744 ; 2438 |//$FILENAME string_playlist.src
                            16745 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                            16746 ; 2440 |//$FILENAME string_fm_rec.src
                            16747 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                            16748 ; 2442 |//$FILENAME string_linein_rec.src
                            16749 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                            16750 ; 2444 |//$FILENAME string_play_music.src
                            16751 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                            16752 ; 2446 |//$FILENAME highlight_back.src
                            16753 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                            16754 ; 2448 |//$FILENAME newmusicmenu.src
                            16755 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                            16756 ; 2450 |//$FILENAME string_1_day.src
                            16757 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                            16758 ; 2452 |//$FILENAME string_1_week.src
                            16759 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                            16760 ; 2454 |//$FILENAME string_1_month.src
                            16761 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                            16762 ; 2456 |//$FILENAME on_the_fly_full.src
                            16763 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 279

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16764 ; 2458 |//$FILENAME on_the_fly_free1.src
                            16765 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                            16766 ; 2460 |//$FILENAME on_the_fly_free2.src
                            16767 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                            16768 ; 2462 |//$FILENAME on_the_fly_delete1.src
                            16769 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                            16770 ; 2464 |//$FILENAME on_the_fly_delete2.src
                            16771 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                            16772 ; 2466 |//$FILENAME empty_favourite.src
                            16773 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                            16774 ; 2468 |//$FILENAME sd_remove.src
                            16775 ; 2469 |#define RSRC_SD_REMOVE 1046    
                            16776 ; 2470 |//$FILENAME sd_insert.src
                            16777 ; 2471 |#define RSRC_SD_INSERT 1047    
                            16778 ; 2472 |//$FILENAME check_disk_1.src
                            16779 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                            16780 ; 2474 |//$FILENAME check_disk_2.src
                            16781 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                            16782 ; 2476 |//$FILENAME check_disk_3.src
                            16783 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                            16784 ; 2478 |//$FILENAME flash_error.src
                            16785 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                            16786 ; 2480 |
                            16787 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16788 ; 2482 |// STFM1000 Tuner funclet
                            16789 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16790 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                            16791 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                            16792 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                            16793 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                            16794 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                            16795 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                            16796 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                            16797 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                            16798 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                            16799 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                            16800 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                            16801 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                            16802 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                            16803 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                            16804 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                            16805 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                            16806 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                            16807 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                            16808 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                            16809 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                            16810 ; 2504 |//$FILENAME decstfmmod.src
                            16811 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                            16812 ; 2506 |//$FILENAME dec_stfmp.src
                            16813 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                            16814 ; 2508 |//$FILENAME dec_stfmx.src
                            16815 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                            16816 ; 2510 |//$FILENAME dec_stfmy.src
                            16817 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                            16818 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                            16819 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                            16820 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                            16821 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                            16822 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                            16823 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                            16824 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                            16825 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 280

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16826 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                            16827 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                            16828 ; 2522 |//$FILENAME Funclet_I2CReset.src
                            16829 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                            16830 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                            16831 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                            16832 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                            16833 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                            16834 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                            16835 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                            16836 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                            16837 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                            16838 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                            16839 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                            16840 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                            16841 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                            16842 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaB
                                  ias.src
                            16843 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookF
                                  orPilot.src
                            16844 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                            16845 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                            16846 ; 2540 |// for RestoreDriveFromBackup
                            16847 ; 2541 |//$FILENAME restoresysdrive.src
                            16848 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                            16849 ; 2543 |
                            16850 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16851 ; 2545 |// Playlist5 sources
                            16852 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16853 ; 2547 |//$FILENAME playlist5_browsemenu.src
                            16854 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                            16855 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                            16856 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                            16857 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                            16858 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                            16859 ; 2553 |//$FILENAME playlist5_playback_module.src
                            16860 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                            16861 ; 2555 |//$FILENAME playlist5_browse_module.src
                            16862 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                            16863 ; 2557 |
                            16864 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                            16865 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                            16866 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                            16867 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                            16868 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                            16869 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                            16870 ; 2564 |
                            16871 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16872 ; 2566 |// DanhNguyen added bitmaps
                            16873 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16874 ; 2568 |//$FILENAME icon_folder.src
                            16875 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                            16876 ; 2570 |//$FILENAME icon_song.src
                            16877 ; 2571 |#define RSRC_ICON_SONG 1089    
                            16878 ; 2572 |
                            16879 ; 2573 |//$FILENAME menu_music.src
                            16880 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                            16881 ; 2575 |//$FILENAME vie_menu_music.src
                            16882 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                            16883 ; 2577 |
                            16884 ; 2578 |//$FILENAME menu_voice.src
                            16885 ; 2579 |#define RSRC_MENU_VOICE 1092    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 281

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16886 ; 2580 |//$FILENAME vie_menu_voice.src
                            16887 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                            16888 ; 2582 |
                            16889 ; 2583 |//$FILENAME menu_fmtuner.src
                            16890 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                            16891 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                            16892 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                            16893 ; 2587 |
                            16894 ; 2588 |//$FILENAME menu_record.src
                            16895 ; 2589 |#define RSRC_MENU_RECORD 1096    
                            16896 ; 2590 |//$FILENAME vie_menu_record.src
                            16897 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                            16898 ; 2592 |
                            16899 ; 2593 |//$FILENAME menu_settings.src
                            16900 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                            16901 ; 2595 |//$FILENAME vie_menu_settings.src
                            16902 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                            16903 ; 2597 |
                            16904 ; 2598 |//$FILENAME menu_shutdown.src
                            16905 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                            16906 ; 2600 |//$FILENAME vie_menu_shutdown.src
                            16907 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                            16908 ; 2602 |
                            16909 ; 2603 |//$FILENAME menu_clock.src
                            16910 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                            16911 ; 2605 |//$FILENAME vie_menu_clock.src
                            16912 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                            16913 ; 2607 |
                            16914 ; 2608 |//$FILENAME menu_ab.src
                            16915 ; 2609 |#define RSRC_MENU_AB 1104    
                            16916 ; 2610 |//$FILENAME vie_menu_ab.src
                            16917 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                            16918 ; 2612 |
                            16919 ; 2613 |//$FILENAME menu_delete.src
                            16920 ; 2614 |#define RSRC_MENU_DELETE 1106    
                            16921 ; 2615 |//$FILENAME vie_menu_delete.src
                            16922 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                            16923 ; 2617 |
                            16924 ; 2618 |//$FILENAME menu_about.src
                            16925 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                            16926 ; 2620 |//$FILENAME vie_menu_about.src
                            16927 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                            16928 ; 2622 |
                            16929 ; 2623 |//$FILENAME menu_exit.src
                            16930 ; 2624 |#define RSRC_MENU_EXIT 1110    
                            16931 ; 2625 |//$FILENAME vie_menu_exit.src
                            16932 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                            16933 ; 2627 |
                            16934 ; 2628 |//$FILENAME music_play_all.src
                            16935 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                            16936 ; 2630 |//$FILENAME vie_music_play_all.src
                            16937 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                            16938 ; 2632 |
                            16939 ; 2633 |//$FILENAME music_folder_internal.src
                            16940 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                            16941 ; 2635 |//$FILENAME vie_music_folder_internal.src
                            16942 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                            16943 ; 2637 |
                            16944 ; 2638 |//$FILENAME music_folder_external.src
                            16945 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                            16946 ; 2640 |//$FILENAME vie_music_folder_external.src
                            16947 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 282

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16948 ; 2642 |
                            16949 ; 2643 |//$FILENAME music_songs.src
                            16950 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                            16951 ; 2645 |//$FILENAME vie_music_songs.src
                            16952 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                            16953 ; 2647 |
                            16954 ; 2648 |//$FILENAME music_favorites.src
                            16955 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                            16956 ; 2650 |//$FILENAME vie_music_favorites.src
                            16957 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                            16958 ; 2652 |
                            16959 ; 2653 |//$FILENAME music_fm_record.src
                            16960 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                            16961 ; 2655 |//$FILENAME vie_music_fm_record.src
                            16962 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                            16963 ; 2657 |
                            16964 ; 2658 |//$FILENAME music_exit.src
                            16965 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                            16966 ; 2660 |//$FILENAME vie_music_exit.src
                            16967 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                            16968 ; 2662 |
                            16969 ; 2663 |//$FILENAME browse_music_folder_internal.src
                            16970 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
                            16971 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                            16972 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                            16973 ; 2667 |
                            16974 ; 2668 |//$FILENAME browse_music_folder_external.src
                            16975 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                            16976 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                            16977 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                            16978 ; 2672 |
                            16979 ; 2673 |//$FILENAME browse_music_list_songs.src
                            16980 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                            16981 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                            16982 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                            16983 ; 2677 |
                            16984 ; 2678 |//$FILENAME browse_music_favourites.src
                            16985 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                            16986 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                            16987 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                            16988 ; 2682 |
                            16989 ; 2683 |//$FILENAME browse_music_fm_files.src
                            16990 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                            16991 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                            16992 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                            16993 ; 2687 |
                            16994 ; 2688 |//$FILENAME browse_voice.src
                            16995 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                            16996 ; 2690 |//$FILENAME vie_browse_voice.src
                            16997 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                            16998 ; 2692 |
                            16999 ; 2693 |//$FILENAME favourites_list_add.src
                            17000 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                            17001 ; 2695 |//$FILENAME vie_favourites_list_add.src
                            17002 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                            17003 ; 2697 |
                            17004 ; 2698 |//$FILENAME favourites_list_remove.src
                            17005 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                            17006 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                            17007 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                            17008 ; 2702 |
                            17009 ; 2703 |//$FILENAME favourites_list_is_full.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 283

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17010 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                            17011 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                            17012 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                            17013 ; 2707 |
                            17014 ; 2708 |//$FILENAME about_screen_1.src
                            17015 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                            17016 ; 2710 |//$FILENAME vie_about_screen_1.src
                            17017 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                            17018 ; 2712 |
                            17019 ; 2713 |//$FILENAME about_screen_2.src
                            17020 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                            17021 ; 2715 |//$FILENAME vie_about_screen_2.src
                            17022 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                            17023 ; 2717 |
                            17024 ; 2718 |//$FILENAME about_screen_3.src
                            17025 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                            17026 ; 2720 |//$FILENAME vie_about_screen_3.src
                            17027 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                            17028 ; 2722 |
                            17029 ; 2723 |//$FILENAME about_screen_4.src
                            17030 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                            17031 ; 2725 |//$FILENAME vie_about_screen_4.src
                            17032 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
                            17033 ; 2727 |
                            17034 ; 2728 |//$FILENAME time_date_exit_title.src
                            17035 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                            17036 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                            17037 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                            17038 ; 2732 |
                            17039 ; 2733 |//$FILENAME time_clean_desktop.src
                            17040 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                            17041 ; 2735 |//$FILENAME time_dash.src
                            17042 ; 2736 |#define RSRC_TIME_DASH 1155    
                            17043 ; 2737 |
                            17044 ; 2738 |//$FILENAME time_day_7.src
                            17045 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                            17046 ; 2740 |//$FILENAME vie_time_day_7.src
                            17047 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                            17048 ; 2742 |//$FILENAME time_day_cn.src
                            17049 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                            17050 ; 2744 |//$FILENAME vie_time_day_cn.src
                            17051 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                            17052 ; 2746 |//$FILENAME time_day_2.src
                            17053 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                            17054 ; 2748 |//$FILENAME vie_time_day_2.src
                            17055 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                            17056 ; 2750 |//$FILENAME time_day_3.src
                            17057 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                            17058 ; 2752 |//$FILENAME vie_time_day_3.src
                            17059 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                            17060 ; 2754 |//$FILENAME time_day_4.src
                            17061 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                            17062 ; 2756 |//$FILENAME vie_time_day_4.src
                            17063 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                            17064 ; 2758 |//$FILENAME time_day_5.src
                            17065 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                            17066 ; 2760 |//$FILENAME vie_time_day_5.src
                            17067 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                            17068 ; 2762 |//$FILENAME time_day_6.src
                            17069 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                            17070 ; 2764 |//$FILENAME vie_time_day_6.src
                            17071 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 284

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17072 ; 2766 |
                            17073 ; 2767 |//$FILENAME time_month_1.src
                            17074 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                            17075 ; 2769 |//$FILENAME vie_time_month_1.src
                            17076 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                            17077 ; 2771 |//$FILENAME time_month_2.src
                            17078 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                            17079 ; 2773 |//$FILENAME vie_time_month_2.src
                            17080 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                            17081 ; 2775 |//$FILENAME time_month_3.src
                            17082 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                            17083 ; 2777 |//$FILENAME vie_time_month_3.src
                            17084 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                            17085 ; 2779 |//$FILENAME time_month_4.src
                            17086 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                            17087 ; 2781 |//$FILENAME vie_time_month_4.src
                            17088 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                            17089 ; 2783 |//$FILENAME time_month_5.src
                            17090 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                            17091 ; 2785 |//$FILENAME vie_time_month_5.src
                            17092 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                            17093 ; 2787 |//$FILENAME time_month_6.src
                            17094 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
                            17095 ; 2789 |//$FILENAME vie_time_month_6.src
                            17096 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                            17097 ; 2791 |//$FILENAME time_month_7.src
                            17098 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                            17099 ; 2793 |//$FILENAME vie_time_month_7.src
                            17100 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                            17101 ; 2795 |//$FILENAME time_month_8.src
                            17102 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                            17103 ; 2797 |//$FILENAME vie_time_month_8.src
                            17104 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                            17105 ; 2799 |//$FILENAME time_month_9.src
                            17106 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                            17107 ; 2801 |//$FILENAME vie_time_month_9.src
                            17108 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                            17109 ; 2803 |//$FILENAME time_month_10.src
                            17110 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                            17111 ; 2805 |//$FILENAME vie_time_month_10.src
                            17112 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                            17113 ; 2807 |//$FILENAME time_month_11.src
                            17114 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                            17115 ; 2809 |//$FILENAME vie_time_month_11.src
                            17116 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                            17117 ; 2811 |//$FILENAME time_month_12.src
                            17118 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                            17119 ; 2813 |//$FILENAME vie_time_month_12.src
                            17120 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                            17121 ; 2815 |
                            17122 ; 2816 |//$FILENAME time_num_am.src
                            17123 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                            17124 ; 2818 |//$FILENAME time_num_am.src
                            17125 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                            17126 ; 2820 |//$FILENAME settime_format_12h.src
                            17127 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                            17128 ; 2822 |//$FILENAME settime_format_24h.src
                            17129 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                            17130 ; 2824 |//$FILENAME setdate_format_dmy.src
                            17131 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                            17132 ; 2826 |//$FILENAME setdate_format_mdy.src
                            17133 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 285

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17134 ; 2828 |//$FILENAME setdate_format_ymd.src
                            17135 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                            17136 ; 2830 |
                            17137 ; 2831 |//$FILENAME time_num_large_0.src
                            17138 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                            17139 ; 2833 |//$FILENAME time_num_large_1.src
                            17140 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                            17141 ; 2835 |//$FILENAME time_num_large_2.src
                            17142 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                            17143 ; 2837 |//$FILENAME time_num_large_3.src
                            17144 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                            17145 ; 2839 |//$FILENAME time_num_large_4.src
                            17146 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                            17147 ; 2841 |//$FILENAME time_num_large_5.src
                            17148 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                            17149 ; 2843 |//$FILENAME time_num_large_6.src
                            17150 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                            17151 ; 2845 |//$FILENAME time_num_large_7.src
                            17152 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                            17153 ; 2847 |//$FILENAME time_num_large_8.src
                            17154 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                            17155 ; 2849 |//$FILENAME time_num_large_9.src
                            17156 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
                            17157 ; 2851 |
                            17158 ; 2852 |//$FILENAME time_num_medium_0.src
                            17159 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                            17160 ; 2854 |//$FILENAME time_num_medium_1.src
                            17161 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                            17162 ; 2856 |//$FILENAME time_num_medium_2.src
                            17163 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                            17164 ; 2858 |//$FILENAME time_num_medium_3.src
                            17165 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                            17166 ; 2860 |//$FILENAME time_num_medium_4.src
                            17167 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                            17168 ; 2862 |//$FILENAME time_num_medium_5.src
                            17169 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                            17170 ; 2864 |//$FILENAME time_num_medium_6.src
                            17171 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                            17172 ; 2866 |//$FILENAME time_num_medium_7.src
                            17173 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                            17174 ; 2868 |//$FILENAME time_num_medium_8.src
                            17175 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                            17176 ; 2870 |//$FILENAME time_num_medium_9.src
                            17177 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                            17178 ; 2872 |
                            17179 ; 2873 |//$FILENAME time_colon.src
                            17180 ; 2874 |#define RSRC_TIME_COLON 1221    
                            17181 ; 2875 |
                            17182 ; 2876 |//$FILENAME settings_backlight_title.src
                            17183 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                            17184 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                            17185 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                            17186 ; 2880 |//$FILENAME settings_playmode_title.src
                            17187 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                            17188 ; 2882 |
                            17189 ; 2883 |//$FILENAME settings_contrast_title.src
                            17190 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                            17191 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                            17192 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                            17193 ; 2887 |
                            17194 ; 2888 |//$FILENAME settings_eq_title.src
                            17195 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 286

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17196 ; 2890 |//$FILENAME vie_settings_eq_title.src
                            17197 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                            17198 ; 2892 |
                            17199 ; 2893 |//$FILENAME settings_exit_title.src
                            17200 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                            17201 ; 2895 |//$FILENAME vie_settings_exit_title.src
                            17202 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                            17203 ; 2897 |
                            17204 ; 2898 |//$FILENAME settings_set_date_title.src
                            17205 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                            17206 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                            17207 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                            17208 ; 2902 |
                            17209 ; 2903 |//$FILENAME settings_set_time_title.src
                            17210 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                            17211 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                            17212 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                            17213 ; 2907 |
                            17214 ; 2908 |//$FILENAME settings_playmode_normal.src
                            17215 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                            17216 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                            17217 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                            17218 ; 2912 |
                            17219 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                            17220 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                            17221 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                            17222 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                            17223 ; 2917 |
                            17224 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                            17225 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                            17226 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                            17227 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                            17228 ; 2922 |
                            17229 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                            17230 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                            17231 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                            17232 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                            17233 ; 2927 |
                            17234 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                            17235 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                            17236 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                            17237 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                            17238 ; 2932 |
                            17239 ; 2933 |//$FILENAME settings_backlight_on.src
                            17240 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                            17241 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                            17242 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                            17243 ; 2937 |
                            17244 ; 2938 |//$FILENAME settings_backlight_10s.src
                            17245 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                            17246 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                            17247 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                            17248 ; 2942 |
                            17249 ; 2943 |//$FILENAME settings_backlight_20s.src
                            17250 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                            17251 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                            17252 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                            17253 ; 2947 |
                            17254 ; 2948 |//$FILENAME settings_backlight_30s.src
                            17255 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                            17256 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                            17257 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 287

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17258 ; 2952 |
                            17259 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                            17260 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                            17261 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                            17262 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                            17263 ; 2957 |
                            17264 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                            17265 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                            17266 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                            17267 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                            17268 ; 2962 |
                            17269 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                            17270 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                            17271 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                            17272 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                            17273 ; 2967 |
                            17274 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                            17275 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                            17276 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                            17277 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                            17278 ; 2972 |
                            17279 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                            17280 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
                            17281 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                            17282 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                            17283 ; 2977 |
                            17284 ; 2978 |//$FILENAME settings_languages_eng.src
                            17285 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                            17286 ; 2980 |//$FILENAME settings_languages_vie.src
                            17287 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                            17288 ; 2982 |
                            17289 ; 2983 |//$FILENAME fraction_dot.src
                            17290 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                            17291 ; 2985 |
                            17292 ; 2986 |//$FILENAME fm_background.src
                            17293 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                            17294 ; 2988 |//$FILENAME vie_fm_background.src
                            17295 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                            17296 ; 2990 |
                            17297 ; 2991 |//$FILENAME searching_please_wait.src
                            17298 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                            17299 ; 2993 |//$FILENAME vie_searching_please_wait.src
                            17300 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                            17301 ; 2995 |
                            17302 ; 2996 |//$FILENAME fm_auto_search.src
                            17303 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                            17304 ; 2998 |//$FILENAME vie_fm_auto_search.src
                            17305 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                            17306 ; 3000 |
                            17307 ; 3001 |//$FILENAME jvj_shutdown_player.src
                            17308 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                            17309 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                            17310 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                            17311 ; 3005 |
                            17312 ; 3006 |#endif //IF (!@def(resources))
                            17313 ; 3007 |
                            17314 
                            17316 
                            17317 ; 8    |#include "dbcs.h"
                            17318 
                            17320 
                            17321 ; 1    |#ifndef DBCS_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 288

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17322 ; 2    |#define DBCS_H
                            17323 ; 3    |
                            17324 ; 4    |
                            17325 ; 5    |_reentrant void DBCSToUnicode(_packed unsigned char *pDBCS, WORD *pUnicode,INT iLength);
                            17326 ; 6    |_reentrant void DBCSToUnicodeDstXSrcY(_packed unsigned char *pDBCS, WORD _X * _X pUnicode,
                                   INT iLength);
                            17327 ; 7    |
                            17328 ; 8    |#endif
                            17329 
                            17331 
                            17332 ; 9    |#include "id3v2_internal.h"
                            17333 
                            17335 
                            17336 ; 1    |#ifndef __ID3V2_INTERNAL_H
                            17337 ; 2    |#define __ID3V2_INTERNAL_H
                            17338 ; 3    |
                            17339 ; 4    |#ifndef MAX_STRING
                            17340 ; 5    |#define MAX_STRING 100
                            17341 ; 6    |#endif
                            17342 ; 7    |
                            17343 ; 8    |#define ID3V2_HEADER_FLAG_FOOTER            0x10
                            17344 ; 9    |#define ID3V2_HEADER_EXPERIMENTAL           0x20
                            17345 ; 10   |#define ID3V2_HEADER_EXTENDED_HEADER        0x40
                            17346 ; 11   |#define ID3V2_HEADER_UNSYNCRONIZATION       0x80
                            17347 ; 12   |
                            17348 ; 13   |//We don't support these
                            17349 ; 14   |#define ID3V2_FRAME_HEADER_TAG_ALTER_PREVERVE    0x0040
                            17350 ; 15   |#define ID3V2_FRAME_HEADER_FILE_ALTER_PRESERVE   0x0020
                            17351 ; 16   |#define ID3V2_FRAME_HEADER_FRAME_READ_ONLY       0x0010
                            17352 ; 17   |
                            17353 ; 18   |//We don't support these
                            17354 ; 19   |#define ID3V2_FRAME_HEADER_GROUPING_IDENTITY     0x4000
                            17355 ; 20   |#define ID3V2_FRAME_HEADER_DATA_LENGTH_INDICATOR 0x0100
                            17356 ; 21   |
                            17357 ; 22   |//We only use these to determine that we cannot read a frame with these bits present.
                            17358 ; 23   |#define ID3V2_FRAME_HEADER_UNSYNCRONIZATION      0x0200
                            17359 ; 24   |#define ID3V2_FRAME_HEADER_COMPRESSION           0x0800
                            17360 ; 25   |#define ID3V2_FRAME_HEADER_ENCRYPTION            0x0400
                            17361 ; 26   |
                            17362 ; 27   |#define V2_ID3_TAGSIZE                          0x4
                            17363 ; 28   |#define V2_ID3_EXTENDED_HEADER_SIZE     0x4
                            17364 ; 29   |#define V2_2_FRAMESIZE                          0x3
                            17365 ; 30   |#define V2_3_AND_V2_4_FRAMESIZE         0x4
                            17366 ; 31   |
                            17367 ; 32   |// V2.2 frame identifiers
                            17368 ; 33   |#define TAL    0x4c4154
                            17369 ; 34   |#define TT2    0x325454
                            17370 ; 35   |#define TP1    0x315054
                            17371 ; 36   |
                            17372 ; 37   |#ifdef USE_PLAYLIST3
                            17373 ; 38   |#define TRK    0x4b5254
                            17374 ; 39   |#endif
                            17375 ; 40   |
                            17376 ; 41   |
                            17377 ; 42   |// V2.3 and V2.4 frame identifiers
                            17378 ; 43   |//These represent the last 3 letters of the frame identifier.
                            17379 ; 44   |//The function Id3V2ReadFrame() will read the first byte (the T, for example) in one word,
                                  
                            17380 ; 45   |//and then the last 3 letters as another word.  This helps to easily determine what the id
                                  entifier for
                            17381 ; 46   |//the tag is easier.  Remember, these 3 bytes are read from the file in reversed order. (S
                                  o TALB is actually
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 289

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17382 ; 47   |//read into 2 words:   'T' and 'BLA')
                            17383 ; 48   |#define TALB    0x424c41
                            17384 ; 49   |#define TIT1    0x315449
                            17385 ; 50   |#define TIT2    0x325449
                            17386 ; 51   |#define TPE1    0x314550
                            17387 ; 52   |#define TRCK    0x4b4352
                            17388 ; 53   |#define TCON    0x4e4f43
                            17389 ; 54   |#ifdef USE_PLAYLIST3
                            17390 ; 55   |#define TYER    0x524559
                            17391 ; 56   |#endif
                            17392 ; 57   |
                            17393 ; 58   |#define ENCODING_ISO_8559       0
                            17394 ; 59   |#define ENCODING_UTF_16         1
                            17395 ; 60   |#define ENCODING_UTF_16_NOBOM   2
                            17396 ; 61   |#define ENCODING_UTF_8          3
                            17397 ; 62   |
                            17398 ; 63   |#define BOM_BIG_ENDIAN          0xFFFE
                            17399 ; 64   |#define BOM_LITTLE_ENDIAN       0xFEFF
                            17400 ; 65   |
                            17401 ; 66   |BOOL    _reentrant Id3V2_2ReadFrame(INT iHandle, FILE_META_DATA*pMetaData, BOOL bSyncSafe)
                                  ;
                            17402 ; 67   |BOOL    _reentrant Id3V2_3and2_4ReadFrame(INT iHandle, FILE_META_DATA*pMetaData, BOOL bSyn
                                  cSafe);
                            17403 ; 68   |RETCODE _reentrant Id3V2ReadVariedStringToUnicodeBuffer(INT iHandle, WORD uFlags, WORD uFr
                                  ameSize,UCS3*pString,INT iBufferLength);
                            17404 ; 69   |RETCODE _reentrant Id3V2ReadUTF16String(INT iHandle, WORD uEndianNess,WORD uFlags, WORD uF
                                  rameSize,UCS3*pString,INT iBufferLength);
                            17405 ; 70   |
                            17406 ; 71   |INT _reentrant Id3V2ReadInt(INT iHandle, BOOL bSyncSafe, INT noOfBytes);
                            17407 ; 72   |
                            17408 ; 73   |
                            17409 ; 74   |#endif
                            17410 
                            17412 
                            17413 ; 10   |#ifdef USE_PLAYLIST3
                            17414 ; 11   |#include "playlist3.h"
                            17415 
                            17417 
                            17418 ; 1    |#ifndef _PLAYLIST3_H
                            17419 ; 2    |#define _PLAYLIST3_H
                            17420 ; 3    |#include "playlist.h"
                            17421 
                            17423 
                            17424 ; 1    |#ifndef PLAYLIST_H
                            17425 ; 2    |#define PLAYLIST_H
                            17426 ; 3    |
                            17427 ; 4    |#include "types.h"
                            17428 
                            17430 
                            17431 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17432 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17433 ; 3    |//
                            17434 ; 4    |// Filename: types.h
                            17435 ; 5    |// Description: Standard data types
                            17436 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17437 ; 7    |
                            17438 ; 8    |#ifndef _TYPES_H
                            17439 ; 9    |#define _TYPES_H
                            17440 ; 10   |
                            17441 ; 11   |// TODO:  move this outta here!
                            17442 ; 12   |#if !defined(NOERROR)
                            17443 ; 13   |#define NOERROR 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 290

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17444 ; 14   |#define SUCCESS 0
                            17445 ; 15   |#endif 
                            17446 ; 16   |#if !defined(SUCCESS)
                            17447 ; 17   |#define SUCCESS  0
                            17448 ; 18   |#endif
                            17449 ; 19   |#if !defined(ERROR)
                            17450 ; 20   |#define ERROR   -1
                            17451 ; 21   |#endif
                            17452 ; 22   |#if !defined(FALSE)
                            17453 ; 23   |#define FALSE 0
                            17454 ; 24   |#endif
                            17455 ; 25   |#if !defined(TRUE)
                            17456 ; 26   |#define TRUE  1
                            17457 ; 27   |#endif
                            17458 ; 28   |
                            17459 ; 29   |#if !defined(NULL)
                            17460 ; 30   |#define NULL 0
                            17461 ; 31   |#endif
                            17462 ; 32   |
                            17463 ; 33   |#define MAX_INT     0x7FFFFF
                            17464 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17465 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17466 ; 36   |#define MAX_ULONG   (-1) 
                            17467 ; 37   |
                            17468 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17469 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17470 ; 40   |
                            17471 ; 41   |
                            17472 ; 42   |#define BYTE    unsigned char       // btVarName
                            17473 ; 43   |#define CHAR    signed char         // cVarName
                            17474 ; 44   |#define USHORT  unsigned short      // usVarName
                            17475 ; 45   |#define SHORT   unsigned short      // sVarName
                            17476 ; 46   |#define WORD    unsigned int        // wVarName
                            17477 ; 47   |#define INT     signed int          // iVarName
                            17478 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17479 ; 49   |#define LONG    signed long         // lVarName
                            17480 ; 50   |#define BOOL    unsigned int        // bVarName
                            17481 ; 51   |#define FRACT   _fract              // frVarName
                            17482 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17483 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17484 ; 54   |#define FLOAT   float               // fVarName
                            17485 ; 55   |#define DBL     double              // dVarName
                            17486 ; 56   |#define ENUM    enum                // eVarName
                            17487 ; 57   |#define CMX     _complex            // cmxVarName
                            17488 ; 58   |typedef WORD UCS3;                   // 
                            17489 ; 59   |
                            17490 ; 60   |#define UINT16  unsigned short
                            17491 ; 61   |#define UINT8   unsigned char   
                            17492 ; 62   |#define UINT32  unsigned long
                            17493 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17494 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17495 ; 65   |#define WCHAR   UINT16
                            17496 ; 66   |
                            17497 ; 67   |//UINT128 is 16 bytes or 6 words
                            17498 ; 68   |typedef struct UINT128_3500 {   
                            17499 ; 69   |    int val[6];     
                            17500 ; 70   |} UINT128_3500;
                            17501 ; 71   |
                            17502 ; 72   |#define UINT128   UINT128_3500
                            17503 ; 73   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 291

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17504 ; 74   |// Little endian word packed byte strings:   
                            17505 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17506 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17507 ; 77   |// Little endian word packed byte strings:   
                            17508 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17509 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17510 ; 80   |
                            17511 ; 81   |// Declare Memory Spaces To Use When Coding
                            17512 ; 82   |// A. Sector Buffers
                            17513 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17514 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17515 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17516 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17517 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17518 ; 88   |// B. Media DDI Memory
                            17519 ; 89   |#define MEDIA_DDI_MEM _Y
                            17520 ; 90   |
                            17521 ; 91   |
                            17522 ; 92   |
                            17523 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17524 ; 94   |// Examples of circular pointers:
                            17525 ; 95   |//    INT CIRC cpiVarName
                            17526 ; 96   |//    DWORD CIRC cpdwVarName
                            17527 ; 97   |
                            17528 ; 98   |#define RETCODE INT                 // rcVarName
                            17529 ; 99   |
                            17530 ; 100  |// generic bitfield structure
                            17531 ; 101  |struct Bitfield {
                            17532 ; 102  |    unsigned int B0  :1;
                            17533 ; 103  |    unsigned int B1  :1;
                            17534 ; 104  |    unsigned int B2  :1;
                            17535 ; 105  |    unsigned int B3  :1;
                            17536 ; 106  |    unsigned int B4  :1;
                            17537 ; 107  |    unsigned int B5  :1;
                            17538 ; 108  |    unsigned int B6  :1;
                            17539 ; 109  |    unsigned int B7  :1;
                            17540 ; 110  |    unsigned int B8  :1;
                            17541 ; 111  |    unsigned int B9  :1;
                            17542 ; 112  |    unsigned int B10 :1;
                            17543 ; 113  |    unsigned int B11 :1;
                            17544 ; 114  |    unsigned int B12 :1;
                            17545 ; 115  |    unsigned int B13 :1;
                            17546 ; 116  |    unsigned int B14 :1;
                            17547 ; 117  |    unsigned int B15 :1;
                            17548 ; 118  |    unsigned int B16 :1;
                            17549 ; 119  |    unsigned int B17 :1;
                            17550 ; 120  |    unsigned int B18 :1;
                            17551 ; 121  |    unsigned int B19 :1;
                            17552 ; 122  |    unsigned int B20 :1;
                            17553 ; 123  |    unsigned int B21 :1;
                            17554 ; 124  |    unsigned int B22 :1;
                            17555 ; 125  |    unsigned int B23 :1;
                            17556 ; 126  |};
                            17557 ; 127  |
                            17558 ; 128  |union BitInt {
                            17559 ; 129  |        struct Bitfield B;
                            17560 ; 130  |        int        I;
                            17561 ; 131  |};
                            17562 ; 132  |
                            17563 ; 133  |#define MAX_MSG_LENGTH 10
                            17564 ; 134  |struct CMessage
                            17565 ; 135  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 292

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17566 ; 136  |        unsigned int m_uLength;
                            17567 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17568 ; 138  |};
                            17569 ; 139  |
                            17570 ; 140  |typedef struct {
                            17571 ; 141  |    WORD m_wLength;
                            17572 ; 142  |    WORD m_wMessage;
                            17573 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17574 ; 144  |} Message;
                            17575 ; 145  |
                            17576 ; 146  |struct MessageQueueDescriptor
                            17577 ; 147  |{
                            17578 ; 148  |        int *m_pBase;
                            17579 ; 149  |        int m_iModulo;
                            17580 ; 150  |        int m_iSize;
                            17581 ; 151  |        int *m_pHead;
                            17582 ; 152  |        int *m_pTail;
                            17583 ; 153  |};
                            17584 ; 154  |
                            17585 ; 155  |struct ModuleEntry
                            17586 ; 156  |{
                            17587 ; 157  |    int m_iSignaledEventMask;
                            17588 ; 158  |    int m_iWaitEventMask;
                            17589 ; 159  |    int m_iResourceOfCode;
                            17590 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17591 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17592 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17593 ; 163  |    int m_uTimeOutHigh;
                            17594 ; 164  |    int m_uTimeOutLow;
                            17595 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17596 ; 166  |};
                            17597 ; 167  |
                            17598 ; 168  |union WaitMask{
                            17599 ; 169  |    struct B{
                            17600 ; 170  |        unsigned int m_bNone     :1;
                            17601 ; 171  |        unsigned int m_bMessage  :1;
                            17602 ; 172  |        unsigned int m_bTimer    :1;
                            17603 ; 173  |        unsigned int m_bButton   :1;
                            17604 ; 174  |    } B;
                            17605 ; 175  |    int I;
                            17606 ; 176  |} ;
                            17607 ; 177  |
                            17608 ; 178  |
                            17609 ; 179  |struct Button {
                            17610 ; 180  |        WORD wButtonEvent;
                            17611 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17612 ; 182  |};
                            17613 ; 183  |
                            17614 ; 184  |struct Message {
                            17615 ; 185  |        WORD wMsgLength;
                            17616 ; 186  |        WORD wMsgCommand;
                            17617 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17618 ; 188  |};
                            17619 ; 189  |
                            17620 ; 190  |union EventTypes {
                            17621 ; 191  |        struct CMessage msg;
                            17622 ; 192  |        struct Button Button ;
                            17623 ; 193  |        struct Message Message;
                            17624 ; 194  |};
                            17625 ; 195  |
                            17626 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 293

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17627 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17628 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17629 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17630 ; 200  |
                            17631 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17632 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17633 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17634 ; 204  |
                            17635 ; 205  |#if DEBUG
                            17636 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17637 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17638 ; 208  |#else 
                            17639 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17640 ; 210  |#define DebugBuildAssert(x)    
                            17641 ; 211  |#endif
                            17642 ; 212  |
                            17643 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17644 ; 214  |//  #pragma asm
                            17645 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17646 ; 216  |//  #pragma endasm
                            17647 ; 217  |
                            17648 ; 218  |
                            17649 ; 219  |#ifdef COLOR_262K
                            17650 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17651 ; 221  |#elif defined(COLOR_65K)
                            17652 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17653 ; 223  |#else
                            17654 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17655 ; 225  |#endif
                            17656 ; 226  |    
                            17657 ; 227  |#endif // #ifndef _TYPES_H
                            17658 
                            17660 
                            17661 ; 5    |
                            17662 ; 6    |typedef struct {
                            17663 ; 7    |    WORD    m_wTrack;                       
                            17664 ; 8    |    WORD    m_wDeviceID;
                            17665 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            17666 ; 10   |    _packed BYTE *m_pFilename;
                            17667 ; 11   |} SONGFILEINFO;
                            17668 ; 12   |
                            17669 ; 13   |#define PLAYLIST_SUCCESS                                0
                            17670 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            17671 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            17672 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            17673 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            17674 ; 18   |#define PLAYLIST_REBUILD                5
                            17675 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always 
                                  be the same as the last RETCODE
                            17676 ; 20   |
                            17677 ; 21   |
                            17678 ; 22   |#ifdef  USE_PLAYLIST1
                            17679 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            17680 ; 24   |#endif
                            17681 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is 
                                  actually typdef WORD
                            17682 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            17683 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 294

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17684 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            17685 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            17686 ; 30   |#ifdef USE_PLAYLIST1
                            17687 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            17688 ; 32   |#endif
                            17689 ; 33   |
                            17690 ; 34   |#endif 
                            17691 
                            17693 
                            17694 ; 4    |#include "playlist3internal.h"
                            17695 
                            17697 
                            17698 ; 1    |#ifndef __PLAYLIST3INTERNAL_H
                            17699 ; 2    |#define __PLAYLIST3INTERNAL_H
                            17700 ; 3    |
                            17701 ; 4    |#include "project.h"
                            17702 
                            17704 
                            17705 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            17706 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            17707 ; 3    |//  Filename: project.inc
                            17708 ; 4    |//  Description: 
                            17709 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            17710 ; 6    |
                            17711 ; 7    |#if (!defined(_PROJECT_INC))
                            17712 ; 8    |#define _PROJECT_INC 1
                            17713 ; 9    |
                            17714 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            17715 ; 11   |#include "hwequ.h"
                            17716 ; 12   |#else 
                            17717 ; 13   |//include "regscodec.inc"
                            17718 ; 14   |#endif
                            17719 ; 15   |
                            17720 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            17721 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            17722 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            17723 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            17724 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            17725 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            17726 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            17727 ; 23   |
                            17728 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            17729 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            17730 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            17731 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            17732 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            17733 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            17734 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            17735 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            17736 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            17737 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            17738 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            17739 ; 35   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 295

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17740 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            17741 ; 37   |// MEDIA DEFINITIONS
                            17742 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            17743 ; 39   |
                            17744 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            17745 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            17746 ; 42   |#if defined(NAND1)
                            17747 ; 43   |#define SM_INTERNAL_CHIPS 1
                            17748 ; 44   |#else 
                            17749 ; 45   |#if defined(NAND2)
                            17750 ; 46   |#define SM_INTERNAL_CHIPS 2
                            17751 ; 47   |#else 
                            17752 ; 48   |#if defined(NAND3)
                            17753 ; 49   |#define SM_INTERNAL_CHIPS 3
                            17754 ; 50   |#else 
                            17755 ; 51   |#if defined(NAND4)
                            17756 ; 52   |#define SM_INTERNAL_CHIPS 4
                            17757 ; 53   |#else 
                            17758 ; 54   |#define SM_INTERNAL_CHIPS 1
                            17759 ; 55   |#endif
                            17760 ; 56   |#endif
                            17761 ; 57   |#endif
                            17762 ; 58   |#endif
                            17763 ; 59   |
                            17764 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            17765 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            17766 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            17767 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            17768 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            17769 ; 65   |//*** comment out if active high ****
                            17770 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            17771 ; 67   |
                            17772 ; 68   |#if defined(SMEDIA)
                            17773 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            17774 ; 70   |#define NUM_SM_EXTERNAL 1
                            17775 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            17776 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            17777 ; 73   |#else 
                            17778 ; 74   |#if defined(MMC)
                            17779 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            17780 ; 76   |#define NUM_SM_EXTERNAL 0
                            17781 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            17782 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            17783 ; 79   |#else 
                            17784 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            17785 ; 81   |#define NUM_SM_EXTERNAL 0
                            17786 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            17787 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            17788 ; 84   |#endif
                            17789 ; 85   |#endif
                            17790 ; 86   |
                            17791 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            17792 ; 88   |// Mass Storage Class definitions
                            17793 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            17794 ; 90   |// Set to 0 if Composite Device build is desired.    
                            17795 ; 91   |#define MULTI_LUN_BUILD 1   
                            17796 ; 92   |
                            17797 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            17798 ; 94   |//  SCSI
                            17799 ; 95   |#if (MULTI_LUN_BUILD==0)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 296

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17800 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            17801 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            17802 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            17803 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            17804 ; 100  |  #else
                            17805 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            17806 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            17807 ; 103  |  #endif
                            17808 ; 104  |#else
                            17809 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            17810 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            17811 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            17812 ; 108  |  #else
                            17813 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            17814 ; 110  |  #endif
                            17815 ; 111  |#endif
                            17816 ; 112  |
                            17817 ; 113  |
                            17818 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            17819 ; 115  |
                            17820 ; 116  |
                            17821 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            17822 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            17823 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            17824 ; 120  |#ifdef MMC
                            17825 ; 121  |#ifdef MTP_BUILD
                            17826 ; 122  |// --------------------
                            17827 ; 123  |// MTP and MMC
                            17828 ; 124  |// --------------------
                            17829 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            17830 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            17831 ; 127  |#else  // ifndef MTP_BUILD
                            17832 ; 128  |#ifdef STMP_BUILD_PLAYER
                            17833 ; 129  |// --------------------
                            17834 ; 130  |// Player and MMC
                            17835 ; 131  |// --------------------
                            17836 ; 132  |#else
                            17837 ; 133  |// --------------------
                            17838 ; 134  |// USBMSC and MMC
                            17839 ; 135  |// --------------------
                            17840 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            17841 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            17842 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            17843 ; 139  |#endif // ifdef MTP_BUILD
                            17844 ; 140  |#else  // ifndef MMC
                            17845 ; 141  |#ifdef MTP_BUILD
                            17846 ; 142  |// --------------------
                            17847 ; 143  |// MTP and NAND only
                            17848 ; 144  |// --------------------
                            17849 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            17850 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            17851 ; 147  |#else  // ifndef MTP_BUILD
                            17852 ; 148  |#ifdef STMP_BUILD_PLAYER
                            17853 ; 149  |// --------------------
                            17854 ; 150  |// Player and NAND only
                            17855 ; 151  |// --------------------
                            17856 ; 152  |#else
                            17857 ; 153  |// --------------------
                            17858 ; 154  |// USBMSC and NAND only
                            17859 ; 155  |// --------------------
                            17860 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            17861 ; 157  |#define NUM_LOGICAL_DRIVES      7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 297

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17862 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            17863 ; 159  |#endif // ifdef MTP_BUILD
                            17864 ; 160  |#endif // ifdef MMC 
                            17865 ; 161  |
                            17866 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            17867 ; 163  |#if (defined(MTP_BUILD))
                            17868 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            17869 ; 165  |
                            17870 ; 166  |////!
                            17871 ; 167  |////! This varible holds the watchdog count for the store flush.
                            17872 ; 168  |////!
                            17873 ; 169  |///
                            17874 ; 170  |#include <types.h>
                            17875 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            17876 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            17877 ; 173  |#endif
                            17878 ; 174  |
                            17879 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            17880 ; 176  |// These are needed here for Mass Storage Class
                            17881 ; 177  |// Needs to be cleaned up
                            17882 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            17883 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            17884 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            17885 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            17886 ; 182  |
                            17887 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            17888 ; 184  |
                            17889 ; 185  |#endif
                            17890 ; 186  |
                            17891 ; 187  |
                            17892 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            17893 ; 189  |// SmartMedia/NAND defs
                            17894 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            17895 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            17896 ; 192  |
                            17897 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            17898 ; 194  |// Sysloadresources defs
                            17899 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            17900 ; 196  |
                            17901 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            17902 ; 198  |// MMC defs
                            17903 ; 199  |#define MMC_MAX_PARTITIONS 1
                            17904 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            17905 ; 201  |
                            17906 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            17907 ; 203  |// SPI defs
                            17908 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            17909 ; 205  |
                            17910 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            17911 ; 207  |// Global media defs
                            17912 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            17913 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            17914 ; 210  |
                            17915 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            17916 ; 212  |// DO NOT CHANGE THESE!!!
                            17917 ; 213  |#define SM_MAX_PARTITIONS 4
                            17918 ; 214  |#define MAX_HANDLES 2
                            17919 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            17920 ; 216  |
                            17921 ; 217  |
                            17922 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            17923 ; 219  |// Battery LRADC Values 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 298

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17924 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            17925 ; 221  |// brownout trip point in mV (moved by RS)
                            17926 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            17927 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            17928 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            17929 ; 225  |//     audio recording to media.
                            17930 ; 226  |#define BATT_SAFETY_MARGIN 10
                            17931 ; 227  |
                            17932 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            17933 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            17934 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            17935 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            17936 ; 232  |
                            17937 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            17938 ; 234  |
                            17939 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            17940 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            17941 ; 237  |#if (!defined(CLCD))
                            17942 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            17943 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            17944 ; 240  |#else 
                            17945 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            17946 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            17947 ; 243  |#endif
                            17948 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            17949 ; 245  |
                            17950 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            17951 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            17952 ; 248  |// See mp3 encoder overlay.
                            17953 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            17954 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            17955 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            17956 ; 252  |
                            17957 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            17958 ; 254  |// Voice recording filenames
                            17959 ; 255  |// number of digits in filename Vxxx.wav
                            17960 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            17961 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            17962 ; 258  |
                            17963 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            17964 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            17965 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            17966 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            17967 ; 263  |#if defined(DEVICE_3500)
                            17968 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            17969 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            17970 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            17971 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            17972 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            17973 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            17974 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            17975 ; 271  |
                            17976 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            17977 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 299

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17978 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            17979 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            17980 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            17981 ; 277  |
                            17982 ; 278  |#else 
                            17983 ; 279  |// STMP3410
                            17984 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            17985 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            17986 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            17987 ; 283  |#endif
                            17988 ; 284  |
                            17989 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            17990 ; 286  |// Number of available soft timers
                            17991 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            17992 ; 288  |#if defined(SYNC_LYRICS)
                            17993 ; 289  |#define SOFT_TIMERS 10
                            17994 ; 290  |#else 
                            17995 ; 291  |#if defined(JPEG_DECODER)
                            17996 ; 292  |#define SOFT_TIMERS 10
                            17997 ; 293  |#else 
                            17998 ; 294  |#define SOFT_TIMERS 9
                            17999 ; 295  |#endif
                            18000 ; 296  |#endif
                            18001 ; 297  |
                            18002 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            18003 ; 299  |//  sizes
                            18004 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            18005 ; 301  |#if defined(MMC)
                            18006 ; 302  |#if defined(USE_PLAYLIST5)
                            18007 ; 303  |#define MENU_STACK_SIZE 1500
                            18008 ; 304  |#else 
                            18009 ; 305  |#define MENU_STACK_SIZE 1250
                            18010 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            18011 ; 307  |#else 
                            18012 ; 308  |#if defined(USE_PLAYLIST5)
                            18013 ; 309  |#define MENU_STACK_SIZE 1500
                            18014 ; 310  |#else 
                            18015 ; 311  |#define MENU_STACK_SIZE 1250
                            18016 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            18017 ; 313  |#endif //if @def('MMC')
                            18018 ; 314  |
                            18019 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            18020 ; 316  |// 
                            18021 ; 317  |#define STACK_L1_SIZE 750
                            18022 ; 318  |#define STACK_L2_SIZE 100
                            18023 ; 319  |#define STACK_L3_SIZE 160
                            18024 ; 320  |
                            18025 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            18026 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            18027 ; 323  |// is ok with switching code.
                            18028 ; 324  |#if defined(MTP_BUILD)
                            18029 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            18030 ; 326  |#endif
                            18031 ; 327  |
                            18032 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            18033 ; 329  |// maximum number of nested funclets 
                            18034 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            18035 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            18036 ; 332  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 300

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18037 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            18038 ; 334  |//    LCD DEFINITIONS
                            18039 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            18040 ; 336  |
                            18041 ; 337  |#define SPACE_CHAR 0x000020          
                            18042 ; 338  |#define ZERO_CHAR 0x000030
                            18043 ; 339  |#define COLON_CHAR 0x00003A
                            18044 ; 340  |#define PERIOD_CHAR 0x00002E
                            18045 ; 341  |
                            18046 ; 342  |#if (defined(S6B33B0A_LCD))
                            18047 ; 343  |#define LCD_X_SIZE 128
                            18048 ; 344  |#define LCD_Y_SIZE 159
                            18049 ; 345  |#endif
                            18050 ; 346  |
                            18051 ; 347  |#if (defined(SED15XX_LCD))
                            18052 ; 348  |#define LCD_X_SIZE 128
                            18053 ; 349  |#define LCD_Y_SIZE 64
                            18054 ; 350  |#endif
                            18055 ; 351  |
                            18056 ; 352  |
                            18057 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            18058 ; 354  |//   Details on Customizing Contrast
                            18059 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            18060 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            18061 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            18062 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            18063 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            18064 ; 360  |//   unless the ezact sequence is remembered.
                            18065 ; 361  |//   To find out what range your player supports: 
                            18066 ; 362  |//   change these equs to full range or comment out (full range is default)
                            18067 ; 363  |//;;;;;;
                            18068 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            18069 ; 365  |// recommended calibration using player -- uncomment 
                            18070 ; 366  |//;;;;;;
                            18071 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            18072 ; 368  |////////////////////////////
                            18073 ; 369  |#if (defined(DEMO_HW))
                            18074 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            18075 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            18076 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            18077 ; 373  |#else 
                            18078 ; 374  |
                            18079 ; 375  |#if (defined(S6B33B0A_LCD))
                            18080 ; 376  |#define LCD_MAX_CONTRAST 210
                            18081 ; 377  |#define LCD_MIN_CONTRAST 160    
                            18082 ; 378  |#endif
                            18083 ; 379  |
                            18084 ; 380  |#if (defined(SED15XX_LCD))
                            18085 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            18086 ; 382  |// Engineering board regs support range [17-37].
                            18087 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            18088 ; 384  |//   One default contrast range [24-42] works for both.
                            18089 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            18090 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            18091 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            18092 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            18093 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            18094 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            18095 ; 391  |
                            18096 ; 392  |#if (defined(NEWSHINGYIH))
                            18097 ; 393  |#define LCD_MAX_CONTRAST 250
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 301

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18098 ; 394  |#define LCD_MIN_CONTRAST 0
                            18099 ; 395  |#else 
                            18100 ; 396  |//-----
                            18101 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            18102 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            18103 ; 399  |#define LCD_MAX_CONTRAST 250
                            18104 ; 400  |#define LCD_MIN_CONTRAST 0
                            18105 ; 401  |
                            18106 ; 402  |//=====
                            18107 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            18108 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            18109 ; 405  |//LCD_MAX_CONTRAST equ 42
                            18110 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            18111 ; 407  |
                            18112 ; 408  |#endif
                            18113 ; 409  |#endif
                            18114 ; 410  |
                            18115 ; 411  |#endif
                            18116 ; 412  |
                            18117 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            18118 ; 414  |// The default value of the lcd contrast in % of range
                            18119 ; 415  |//   the default value is used when no settings.dat is available
                            18120 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            18121 ; 417  |
                            18122 ; 418  |#if (defined(S6B33B0A_LCD))
                            18123 ; 419  |// 60% of range is default value
                            18124 ; 420  |#define DEFAULT_CONTRAST 50 
                            18125 ; 421  |#endif
                            18126 ; 422  |
                            18127 ; 423  |#if (defined(SED15XX_LCD))
                            18128 ; 424  |// % of range is default value (was 60%)
                            18129 ; 425  |#define DEFAULT_CONTRAST 50 
                            18130 ; 426  |#endif
                            18131 ; 427  |
                            18132 ; 428  |
                            18133 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            18134 ; 430  |// make lower when doing calibration
                            18135 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            18136 ; 432  |
                            18137 ; 433  |
                            18138 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            18139 ; 435  |// For FFWD and RWND
                            18140 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            18141 ; 437  |#define SECONDS_TO_SKIP 1
                            18142 ; 438  |#define SECONDS_TO_SKIP1 3
                            18143 ; 439  |#define SECONDS_TO_SKIP2 6
                            18144 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            18145 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            18146 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18147 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            18148 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18149 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            18150 ; 446  |
                            18151 ; 447  |// For audible FFW/RWD
                            18152 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            18153 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            18154 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            18155 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            18156 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18157 ; 453  |#define LEVEL1_BOUNDARY 17 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 302

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18158 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18159 ; 455  |#define LEVEL2_BOUNDARY 33 
                            18160 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18161 ; 457  |#define LEVEL3_BOUNDARY 50 
                            18162 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            18163 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            18164 ; 460  |// Short Song Time, songs too short to play.
                            18165 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            18166 ; 462  |
                            18167 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            18168 ; 464  |// MP3 Sync Values
                            18169 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            18170 ; 466  |// # bytes to look for sync before marking it bad
                            18171 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            18172 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            18173 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            18174 ; 470  |// once we have sync'd, the isr should be called this frequently
                            18175 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            18176 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            18177 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            18178 ; 474  |
                            18179 ; 475  |
                            18180 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            18181 ; 477  |//// Multi-Stage Volume Control Definitions
                            18182 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            18183 ; 479  |//// Use Multi-Stage Volume
                            18184 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            18185 ; 481  |
                            18186 ; 482  |//// Master Volume definitions
                            18187 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            18188 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            18189 ; 485  |
                            18190 ; 486  |//// DAC-Mode definitions
                            18191 ; 487  |//// Adjusts 0dB point
                            18192 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            18193 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            18194 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            18195 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            18196 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            18197 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            18198 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            18199 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            18200 ; 496  |
                            18201 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            18202 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            18203 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            18204 ; 500  |
                            18205 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            18206 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            18207 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            18208 ; 504  |
                            18209 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            18210 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            18211 ; 507  |
                            18212 ; 508  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 303

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18213 ; 509  |//// Line In definitions (used for Line-In 1)
                            18214 ; 510  |//// 0dB point of the Line In
                            18215 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            18216 ; 512  |//// Minimum volume of Line In
                            18217 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            18218 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            18219 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            18220 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            18221 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            18222 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            18223 ; 519  |
                            18224 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            18225 ; 521  |//// 0dB point of the Line In
                            18226 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            18227 ; 523  |//// Minimum volume of Line In
                            18228 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            18229 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            18230 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            18231 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            18232 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            18233 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            18234 ; 530  |
                            18235 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            18236 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            18237 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            18238 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            18239 ; 535  |
                            18240 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            18241 ; 537  |////
                            18242 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            18243 ; 539  |////
                            18244 ; 540  |///
                            18245 ; 541  |#include <types.h>
                            18246 ; 542  |extern volatile WORD g_wActivityState;
                            18247 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            18248 ; 544  |
                            18249 ; 545  |void _reentrant Init5VSense(void);
                            18250 ; 546  |void _reentrant ServiceDCDC(void);
                            18251 ; 547  |
                            18252 ; 548  |////////////////////////////////////////////////////////////////////////////
                            18253 ; 549  |//// JPEG Thumbnail Mode Setting
                            18254 ; 550  |//// number of column in thumbnail mode
                            18255 ; 551  |#define THUMBNAIL_X 2           
                            18256 ; 552  |//// number of row in  thumbnail mode
                            18257 ; 553  |#define THUMBNAIL_Y 2           
                            18258 ; 554  |//// thumbnail boundary offset x
                            18259 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            18260 ; 556  |//// thumbnail boundary offset y
                            18261 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            18262 ; 558  |
                            18263 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            18264 ; 560  |
                            18265 
                            18267 
                            18268 ; 5    |
                            18269 ; 6    |#include "filesystem.h"
                            18270 
                            18272 
                            18273 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18274 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 304

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18275 ; 3    |//
                            18276 ; 4    |//  File        : FileSystem.h
                            18277 ; 5    |//  Description : Header File for File System
                            18278 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18279 ; 7    |
                            18280 ; 8    |#ifndef _FILESYSTEM_H
                            18281 ; 9    |#define _FILESYSTEM_H
                            18282 ; 10   |
                            18283 ; 11   |#include "types.h"
                            18284 ; 12   |
                            18285 ; 13   |
                            18286 ; 14   |// File attributes
                            18287 ; 15   |#ifndef _FS_ATTRIBUTES
                            18288 ; 16   |#define _FS_ATTRIBUTES
                            18289 ; 17   |#define READ        1
                            18290 ; 18   |#define WRITE       2
                            18291 ; 19   |#define WRITE_PLUS  3
                            18292 ; 20   |#define APPEND      4
                            18293 ; 21   |#define TRUNCATE    8
                            18294 ; 22   |#define CREATE      16
                            18295 ; 23   |#endif
                            18296 ; 24   |
                            18297 ; 25   |//#ifndef FAT12
                            18298 ; 26   |//#define FAT12   1
                            18299 ; 27   |//#endif
                            18300 ; 28   |//
                            18301 ; 29   |#ifndef FAT16
                            18302 ; 30   |#define FAT16   2
                            18303 ; 31   |#endif
                            18304 ; 32   |
                            18305 ; 33   |#define MEM_SPACE_P 0x100000
                            18306 ; 34   |#define MEM_SPACE_Y 0x400000
                            18307 ; 35   |#define MEM_SPACE_X 0x800000
                            18308 ; 36   |
                            18309 ; 37   |#define FILE_SYS_MODE_READ  0
                            18310 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            18311 ; 39   | 
                            18312 ; 40   |#define ATTR_READ_ONLY      0x01
                            18313 ; 41   |#define ATTR_HIDDEN         0x02
                            18314 ; 42   |#define ATTR_SYSTEM         0x04
                            18315 ; 43   |#define ATTR_VOLUME_ID      0x08
                            18316 ; 44   |#define ATTR_DIRECTORY      0x10
                            18317 ; 45   |#define ATTR_ARCHIVE        0x20
                            18318 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            18319 ; 47   |
                            18320 ; 48   |#define SEEK_SET           -1
                            18321 ; 49   |#define SEEK_CUR            0
                            18322 ; 50   |#define SEEK_END            1
                            18323 ; 51   |
                            18324 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            18325 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            18326 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            18327 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            18328 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            18329 ; 57   |
                            18330 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            18331 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            18332 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            18333 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            18334 ; 62   |
                            18335 ; 63   |#define READ_TYPE_NORMAL            0
                            18336 ; 64   |#define READ_TYPE_FAT               1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 305

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18337 ; 65   |#define READ_TYPE_RAW               2
                            18338 ; 66   |
                            18339 ; 67   |
                            18340 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            18341 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            18342 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            18343 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            18344 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            18345 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            18346 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            18347 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            18348 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            18349 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            18350 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            18351 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            18352 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            18353 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            18354 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            18355 ; 83   |    #endif
                            18356 ; 84   |#else
                            18357 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            18358 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            18359 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            18360 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            18361 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            18362 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            18363 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            18364 ; 92   |    #endif
                            18365 ; 93   |#endif
                            18366 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            18367 ; 95   |
                            18368 ; 96   |
                            18369 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            18370 ; 98   |#define MAX_FILENAME_LENGTH 256
                            18371 ; 99   |#endif
                            18372 ; 100  |
                            18373 ; 101  |typedef struct {
                            18374 ; 102  |    WORD wNumberOfZones;
                            18375 ; 103  |    WORD wSizeInMegaBytes;
                            18376 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            18377 ; 105  |
                            18378 ; 106  |typedef struct {
                            18379 ; 107  |    WORD wBootIdentification;
                            18380 ; 108  |    WORD wStartHeadNumber;
                            18381 ; 109  |    WORD wStartSectorNumber;
                            18382 ; 110  |    WORD wStartCylinderNumber;
                            18383 ; 111  |    WORD wSystemIdentification;
                            18384 ; 112  |    WORD wEndHeadNumber;
                            18385 ; 113  |    WORD wEndSectorNumber;
                            18386 ; 114  |    WORD wEndCylinderNumber;
                            18387 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            18388 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            18389 ; 117  |    WORD wPartitionSizeHigh;
                            18390 ; 118  |    WORD wPartitionSizeLow;
                            18391 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            18392 ; 120  |
                            18393 ; 121  |typedef struct {
                            18394 ; 122  |    WORD wWord0;
                            18395 ; 123  |    WORD wWord1;
                            18396 ; 124  |    WORD wWord2;
                            18397 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            18398 ; 126  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 306

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18399 ; 127  |typedef struct {
                            18400 ; 128  |    WORD wWord0;
                            18401 ; 129  |    WORD wWord1;
                            18402 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            18403 ; 131  |
                            18404 ; 132  |typedef struct {
                            18405 ; 133  |    WORD wWord0;
                            18406 ; 134  |    WORD wWord1;
                            18407 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            18408 ; 136  |
                            18409 ; 137  |typedef struct {
                            18410 ; 138  |    WORD wWord0;
                            18411 ; 139  |    WORD wWord1;
                            18412 ; 140  |    WORD wWord2;
                            18413 ; 141  |    WORD wWord3;
                            18414 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            18415 ; 143  |
                            18416 ; 144  |typedef struct {
                            18417 ; 145  |    WORD wWord0;
                            18418 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            18419 ; 147  |
                            18420 ; 148  |typedef struct {
                            18421 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            18422 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            18423 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            18424 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            18425 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            18426 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            18427 ; 155  |   
                            18428 ; 156  |typedef struct {
                            18429 ; 157  |    WORD wPageSizeInBytes;
                            18430 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            18431 ; 159  |    WORD wNumberOfPagesPerBlock;
                            18432 ; 160  |    WORD wNumberOfBlocksPerZone;
                            18433 ; 161  |    WORD wNumberOfZonesInMedia;
                            18434 ; 162  |    WORD wMediaSizeInMBytes;
                            18435 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            18436 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            18437 ; 165  |    WORD wMediaFlagStatus;
                            18438 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            18439 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            18440 ; 168  |    WORD wNumberOfSystemBlocks;
                            18441 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            18442 ; 170  |
                            18443 ; 171  |typedef struct {
                            18444 ; 172  |    WORD wDevice;        
                            18445 ; 173  |    WORD wDirtyBlockFlag;
                            18446 ; 174  |    WORD wCleanTailFlag; 
                            18447 ; 175  |    WORD wLogDOSPage;    
                            18448 ; 176  |    WORD wSrcLogBlock;   
                            18449 ; 177  |    WORD wSrcPhyBlock;   
                            18450 ; 178  |    WORD wDestPhyBlock;  
                            18451 ; 179  |    WORD wStartSrcPage;  
                            18452 ; 180  |    WORD wStartDestPage; 
                            18453 ; 181  |    WORD wPagesToCopy;   
                            18454 ; 182  |    WORD wReplaceBuff;   
                            18455 ; 183  |    WORD wReplaceRdnt;
                            18456 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            18457 ; 185  |        WORD wFirstCount;
                            18458 ; 186  |        WORD wNextCount;
                            18459 ; 187  |        WORD wLastCount;
                            18460 ; 188  |    #endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 307

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18461 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            18462 ; 190  |
                            18463 ; 191  |typedef struct {
                            18464 ; 192  |    WORD wWord0;
                            18465 ; 193  |    WORD wWord1;
                            18466 ; 194  |    WORD wWord2;
                            18467 ; 195  |    WORD wWord3;
                            18468 ; 196  |} DIRECTORY_NAME;
                            18469 ; 197  |
                            18470 ; 198  |typedef struct {
                            18471 ; 199  |    WORD wWord0;
                            18472 ; 200  |    WORD wWord1;
                            18473 ; 201  |} DIRECTORY_EXTENSION;
                            18474 ; 202  |
                            18475 ; 203  |typedef struct {
                            18476 ; 204  |    WORD wWord0;
                            18477 ; 205  |    WORD wWord1;
                            18478 ; 206  |} DIRECTORY_SIZE;
                            18479 ; 207  |
                            18480 ; 208  |typedef struct {
                            18481 ; 209  |    DIRECTORY_NAME Name;
                            18482 ; 210  |    DIRECTORY_EXTENSION Extension;
                            18483 ; 211  |    WORD wAttribute;
                            18484 ; 212  |    WORD wReserved[4];
                            18485 ; 213  |    WORD wCreationTime;
                            18486 ; 214  |    WORD wCreationData;
                            18487 ; 215  |    WORD wFirstCluster;
                            18488 ; 216  |    DIRECTORY_SIZE Size;
                            18489 ; 217  |    WORD wCurrentCluster;
                            18490 ; 218  |    WORD wPointer;
                            18491 ; 219  |    WORD wRecord;
                            18492 ; 220  |    WORD wRd;
                            18493 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            18494 ; 222  |
                            18495 ; 223  |// TODO:  clean this up.  There are two versions.
                            18496 ; 224  |struct FCB
                            18497 ; 225  |{
                            18498 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            18499 ; 227  |    int     m_wReserved;                //3
                            18500 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            18501 ; 229  |    int     m_wAttributes;              //6
                            18502 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            18503 ; 231  |    int     m_wTimeofCreation;          //b
                            18504 ; 232  |    int     m_wDateofCreation;          //c
                            18505 ; 233  |    int     m_wFirstCluster;            //d
                            18506 ; 234  |    int     m_wFileSizeHigh;            //e
                            18507 ; 235  |    int     m_wFileSizeLow;             //f
                            18508 ; 236  |};
                            18509 ; 237  |
                            18510 ; 238  |
                            18511 ; 239  |typedef struct {
                            18512 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            18513 ; 241  |    WORD wFirstClusterParentDirectory;
                            18514 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            18515 ; 243  |    WORD wCurrentRelativeSector;
                            18516 ; 244  |    WORD wNumberOfSectors;
                            18517 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            18518 ; 246  |    WORD wBufferedRecord;
                            18519 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            18520 ; 248  |    WORD * pwPointerToBuffer;
                            18521 ; 249  |    WORD * pwPointerToPath;
                            18522 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 308

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18523 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            18524 ; 252  |
                            18525 ; 253  |typedef struct {
                            18526 ; 254  |    WORD wWord0;
                            18527 ; 255  |    WORD wWord1;
                            18528 ; 256  |    WORD wWord2;
                            18529 ; 257  |    WORD wWord3;
                            18530 ; 258  |} FILE_NAME;
                            18531 ; 259  |
                            18532 ; 260  |typedef struct {
                            18533 ; 261  |    WORD wWord0;
                            18534 ; 262  |    WORD wWord1;
                            18535 ; 263  |} FILE_EXTENSION;
                            18536 ; 264  |
                            18537 ; 265  |typedef struct {
                            18538 ; 266  |    WORD wWord0;
                            18539 ; 267  |    WORD wWord1;
                            18540 ; 268  |} FILE_SIZE;
                            18541 ; 269  |
                            18542 ; 270  |typedef union {
                            18543 ; 271  |    struct {
                            18544 ; 272  |        int Read        :1;
                            18545 ; 273  |        int Write       :1;
                            18546 ; 274  |        int Append      :1;
                            18547 ; 275  |        int Truncate    :1;
                            18548 ; 276  |        int Create      :1;
                            18549 ; 277  |        int Rsrv        :3;
                            18550 ; 278  |        int Mode        :8;
                            18551 ; 279  |        int Device      :8;
                            18552 ; 280  |    } B;
                            18553 ; 281  |    int I;
                            18554 ; 282  |} FILE_FLAGS;
                            18555 ; 283  |
                            18556 ; 284  |typedef struct {
                            18557 ; 285  |    WORD wWord0;
                            18558 ; 286  |    WORD wWord1;
                            18559 ; 287  |} FILE_BYTE_CURRENT;
                            18560 ; 288  |
                            18561 ; 289  |typedef struct {
                            18562 ; 290  |    FILE_NAME Name;
                            18563 ; 291  |    FILE_EXTENSION Extension;
                            18564 ; 292  |    WORD wAttributes;
                            18565 ; 293  |    WORD wReserved[4];
                            18566 ; 294  |    WORD wCreationTime;
                            18567 ; 295  |    WORD wCreationData;
                            18568 ; 296  |    WORD wFirstCluster;
                            18569 ; 297  |    FILE_SIZE Size;
                            18570 ; 298  |    WORD wCurrentCluster;
                            18571 ; 299  |    WORD wPointer;
                            18572 ; 300  |    WORD wRecord;
                            18573 ; 301  |    WORD wRd;
                            18574 ; 302  |    FILE_FLAGS Flags;
                            18575 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            18576 ; 304  |    WORD wFcbFlagEndOfCx;
                            18577 ; 305  |} FILE_CONTROL_BLOCK;    
                            18578 ; 306  |
                            18579 ; 307  |typedef struct {
                            18580 ; 308  |    WORD wWord0;
                            18581 ; 309  |    WORD wWord1;
                            18582 ; 310  |    WORD wWord2;
                            18583 ; 311  |    WORD wWord3;
                            18584 ; 312  |} VOLUME_LABEL;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 309

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18585 ; 313  |
                            18586 ; 314  |typedef struct {
                            18587 ; 315  |    WORD wFATPhysicalBlock1;
                            18588 ; 316  |    WORD wFATPhysicalBlock2;
                            18589 ; 317  |    WORD wFATPhysicalBlock3;
                            18590 ; 318  |    WORD wFATPhysicalBlock4;
                            18591 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            18592 ; 320  |
                            18593 ; 321  |typedef struct {
                            18594 ; 322  |    WORD wFATSectorInCache;
                            18595 ; 323  |    WORD wLastClusterFree;
                            18596 ; 324  |    WORD wNumberOfUsedClusters;
                            18597 ; 325  |    WORD wNumberOfFreeClusters;
                            18598 ; 326  |    WORD wNumberOfBadClusters;
                            18599 ; 327  |    WORD wNumberOfReservedClusters;
                            18600 ; 328  |    WORD wControl;
                            18601 ; 329  |    WORD * pwSectorCache;
                            18602 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            18603 ; 331  |} FAT_TABLE;
                            18604 ; 332  |
                            18605 ; 333  |typedef struct {
                            18606 ; 334  |    WORD wStateMediaTable;
                            18607 ; 335  |    WORD wTypeFs;
                            18608 ; 336  |    WORD wBytesPerSector;
                            18609 ; 337  |    WORD wSectorsPerCluster;
                            18610 ; 338  |    WORD wNumberOfReservedSectors;
                            18611 ; 339  |    WORD wMaximumNumberOfFATs;
                            18612 ; 340  |    WORD wMaxRootDirectoryEntries;
                            18613 ; 341  |    WORD wTotalSectors;
                            18614 ; 342  |    WORD wNumberOfFATSectors;
                            18615 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            18616 ; 344  |    WORD wNumberOfHeads;
                            18617 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            18618 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            18619 ; 347  |    WORD wTotalSectors32MSB;
                            18620 ; 348  |    WORD wTotalSectors32LSB;
                            18621 ; 349  |    WORD wDriverNumber;
                            18622 ; 350  |    WORD wExtendedBootSignature;
                            18623 ; 351  |    WORD wVolumeIDMSB;
                            18624 ; 352  |    WORD wVolumeIDLSB;
                            18625 ; 353  |    VOLUME_LABEL VolumeLabel;
                            18626 ; 354  |    WORD * pwWriteBuffer;
                            18627 ; 355  |    WORD wPrimaryFATRelativeSector;
                            18628 ; 356  |    WORD wSecondaryFATRelativeSector;
                            18629 ; 357  |    WORD wRootDirectoryRelativeSector;
                            18630 ; 358  |    WORD wFirstSectorNumberDataZone;
                            18631 ; 359  |    WORD wMaxNumberOfFATEntries;
                            18632 ; 360  |    WORD wRootDirectorySizeInSectors;
                            18633 ; 361  |    WORD wDataAreaSizeInSectors;
                            18634 ; 362  |} MEDIA_TABLE;
                            18635 ; 363  |
                            18636 ; 364  |typedef struct {
                            18637 ; 365  |    MEDIA_TABLE * pMediaTable;
                            18638 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            18639 ; 367  |    FAT_TABLE * pFATTable;
                            18640 ; 368  |} DEVICE_CONTROL_TABLE;
                            18641 ; 369  |    
                            18642 ; 370  |typedef struct {
                            18643 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            18644 ; 372  |                                        //  to 2-bytes for compatibility with
                            18645 ; 373  |                                        //  older host drivers.
                            18646 ; 374  |    DWORD dwTotalNumberOfSectors;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 310

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18647 ; 375  |    DWORD dwTotalNumberOfBytes;
                            18648 ; 376  |    WORD wSectorSizeInBytes;
                            18649 ; 377  |} MEDIA_SIZE;
                            18650 ; 378  |
                            18651 ; 379  |typedef struct {
                            18652 ; 380  |    BOOL    bInstalled;
                            18653 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            18654 ; 382  |    DWORD   dwSize;
                            18655 ; 383  |} DATA_DRIVE_PBS_LOC;
                            18656 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            18657 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            18658 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            18659 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            18660 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            18661 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            18662 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            18663 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            18664 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo
                                  , WORD *buffer);
                            18665 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iMod
                                  ulo, WORD *buffer);
                            18666 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            18667 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            18668 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            18669 ; 397  |extern  INT FSFreeClusters(INT Device);
                            18670 ; 398  |extern  INT BytesPerCluster(INT Device);
                            18671 ; 399  |
                            18672 ; 400  |
                            18673 ; 401  |
                            18674 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            18675 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            18676 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bD
                                  evice);
                            18677 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE 
                                  bDevice);
                            18678 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            18679 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            18680 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            18681 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WOR
                                  D *pwBuffer);
                            18682 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WO
                                  RD *pwBuffer);
                            18683 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            18684 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            18685 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumbe
                                  r);
                            18686 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT Device
                                  Number);
                            18687 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            18688 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            18689 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            18690 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            18691 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            18692 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            18693 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            18694 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            18695 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            18696 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            18697 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            18698 ; 426  |
                            18699 ; 427  |#endif
                            18700 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 311

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18702 
                            18703 ; 7    |#include "metadata.h"
                            18704 
                            18706 
                            18707 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18708 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            18709 ; 3    |//
                            18710 ; 4    |// Filename: metadata.h
                            18711 ; 5    |// Description:
                            18712 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18713 ; 7    |
                            18714 ; 8    |#ifndef _METADATA_H
                            18715 ; 9    |#define _METADATA_H
                            18716 ; 10   |
                            18717 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            18718 ; 12   |// MetaData definitions
                            18719 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            18720 ; 14   |
                            18721 ; 15   |//#define MMC_CMD59       0x40|59
                            18722 ; 16   |
                            18723 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            18724 ; 18   |// Meta Data structure definitions
                            18725 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            18726 ; 20   |
                            18727 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            18728 ; 22   |// MetaData definitions
                            18729 ; 23   |
                            18730 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            18731 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            18732 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            18733 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            18734 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            18735 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            18736 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            18737 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            18738 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            18739 ; 33   |
                            18740 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            18741 ; 35   |
                            18742 ; 36   |// VBR
                            18743 ; 37   |#define VBR_NOT_DETERMINED 0
                            18744 ; 38   |#define VBR_TRUE 1
                            18745 ; 39   |
                            18746 ; 40   |#ifndef TITLE_SIZE
                            18747 ; 41   |//#define TITLE_SIZE 30
                            18748 ; 42   |#ifndef USE_PLAYLIST3
                            18749 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            18750 ; 44   |#else
                            18751 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            18752 ; 46   |#endif
                            18753 ; 47   |#endif
                            18754 ; 48   |
                            18755 ; 49   |#ifndef ARTIST_SIZE
                            18756 ; 50   |#ifndef USE_PLAYLIST3
                            18757 ; 51   |//#define ARTIST_SIZE 30
                            18758 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            18759 ; 53   |#else
                            18760 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            18761 ; 55   |#endif
                            18762 ; 56   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 312

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18763 ; 57   |
                            18764 ; 58   |#ifndef ALBUM_SIZE
                            18765 ; 59   |#ifndef USE_PLAYLIST3
                            18766 ; 60   |//#define ALBUM_SIZE 30
                            18767 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            18768 ; 62   |#else
                            18769 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            18770 ; 64   |#endif
                            18771 ; 65   |#endif
                            18772 ; 66   |
                            18773 ; 67   |#ifdef USE_PLAYLIST3
                            18774 ; 68   |#ifndef GENRE_SIZE
                            18775 ; 69   |#define GENRE_SIZE 20
                            18776 ; 70   |#endif
                            18777 ; 71   |
                            18778 ; 72   |#ifndef YEAR_SIZE
                            18779 ; 73   |#define YEAR_SIZE 8
                            18780 ; 74   |#endif
                            18781 ; 75   |
                            18782 ; 76   |#ifndef TRACKNUM_SIZE
                            18783 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            18784 ; 78   |#endif
                            18785 ; 79   |
                            18786 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            18787 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            18788 ; 82   |#endif
                            18789 ; 83   |
                            18790 ; 84   |#define XING_TOC_SIZE   100
                            18791 ; 85   |#if MTP_BUILD
                            18792 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            18793 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            18794 ; 88   |#define VBR_TOC_SIZE    2
                            18795 ; 89   |#else
                            18796 ; 90   |#define VBR_TOC_SIZE    200
                            18797 ; 91   |#endif
                            18798 ; 92   |
                            18799 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            18800 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            18801 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            18802 ; 96   |#ifdef USE_PLAYLIST3
                            18803 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            18804 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            18805 ; 99   |extern WORD g_wSongTrackNum;
                            18806 ; 100  |#endif
                            18807 ; 101  |
                            18808 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            18809 ; 103  |
                            18810 ; 104  |typedef struct {
                            18811 ; 105  |    WORD        iTitleBufferLength;
                            18812 ; 106  |        UCS3       *wTitle;        // Title of Song
                            18813 ; 107  |    WORD        iArtistBufferLength;
                            18814 ; 108  |    UCS3       *wArtist;
                            18815 ; 109  |    WORD        iAlbumBufferLength;
                            18816 ; 110  |    UCS3       *wAlbum;
                            18817 ; 111  |#ifdef USE_PLAYLIST3
                            18818 ; 112  |    WORD        iGenreBufferLength;
                            18819 ; 113  |    UCS3       *wGenre;
                            18820 ; 114  |    WORD        iYearBufferLength;
                            18821 ; 115  |    UCS3       *wYear;
                            18822 ; 116  |    WORD        wTrackNum;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 313

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18823 ; 117  |#endif
                            18824 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            18825 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            18826 ; 120  |        WORD       wNumChannels;
                            18827 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitr
                                  ate found)
                            18828 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            18829 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the deco
                                  der)
                            18830 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            18831 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            18832 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            18833 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see qu
                                  estion below**)
                            18834 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = I
                                  MA ADPCM, etc (use defines below)
                            18835 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed fo
                                  r this file
                            18836 ; 130  |} FILE_META_DATA;
                            18837 ; 131  |
                            18838 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            18839 ; 133  |#define UNKNOWN_TYPE   0
                            18840 ; 134  |#define MP3_TYPE       1
                            18841 ; 135  |#define WMA_TYPE       2
                            18842 ; 136  |#define AAC_TYPE       4
                            18843 ; 137  |#define IMA_ADPCM_TYPE 8
                            18844 ; 138  |#define MS_ADPCM_TYPE  16
                            18845 ; 139  |#define PCM_WAV_TYPE   32
                            18846 ; 140  |#define ASF_TYPE       64
                            18847 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            18848 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            18849 ; 143  |
                            18850 ; 144  |#define SMV_ADPCM_TYPE 512
                            18851 ; 145  |
                            18852 ; 146  |
                            18853 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            18854 ; 148  |// Sample rates
                            18855 ; 149  |#ifdef WOW
                            18856 ; 150  |#define SR_48KHZ        48000
                            18857 ; 151  |#define SR_44KHZ        44100
                            18858 ; 152  |#define SR_32KHZ        32000
                            18859 ; 153  |#define SR_24KHZ        24000
                            18860 ; 154  |#define SR_22KHZ        22050
                            18861 ; 155  |#define SR_16KHZ        16000
                            18862 ; 156  |#define SR_12KHZ        12000
                            18863 ; 157  |#define SR_11KHZ        11025
                            18864 ; 158  |#define SR_8KHZ          8000
                            18865 ; 159  |#endif
                            18866 ; 160  |
                            18867 ; 161  |
                            18868 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            18869 ; 163  |// MetaData prototypes
                            18870 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            18871 ; 165  |
                            18872 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            18873 ; 167  |#ifdef USE_PLAYLIST3
                            18874 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAd
                                  dress);
                            18875 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            18876 ; 170  |#endif
                            18877 ; 171  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 314

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18878 ; 172  |#endif // #ifndef _METADATA_H
                            18879 
                            18881 
                            18882 ; 8    |
                            18883 ; 9    |#define MAX_NUM_DIR 1           //max supported directories including all subdirectories
                            18884 ; 10   |#define MAX_NUM_FILES   1       //max supported files
                            18885 ; 11   |#define MAX_SORT_ENTRIES_PER_DIRECTORY  15
                            18886 ; 12   |
                            18887 ; 13   |#define MAX_RECORDS_PER_DIRECTORY   4096        //calculated from the bits in the m_iRecor
                                  dNum field in the following data structures.
                            18888 ; 14   |                                                                                        //
                                  An entry can have multiple records in the FAT for LFNs.
                            18889 ; 15   |                                                                                        //
                                  Records more than this number will not be included in the playlist content
                            18890 ; 16   |
                            18891 ; 17   |#define SFN_LENGTH      13      //8.3\ + NULL
                            18892 ; 18   |
                            18893 ; 19   |#define  _MAX_DIR_DEPTH 8
                            18894 ; 20   |#define  MAX_DIRNAME_LENGTH ((SFN_LENGTH*_MAX_DIR_DEPTH)+1)
                            18895 ; 21   |
                            18896 ; 22   |struct Bookmark{
                            18897 ; 23   |        INT       m_iTracknum;
                            18898 ; 24   |        DWORD m_dwTrackPosBytes;
                            18899 ; 25   |}; //this will save the num and position of the song selected for bookmark
                            18900 ; 26   |
                            18901 ; 27   |
                            18902 ; 28   |typedef struct{
                            18903 ; 29   |    unsigned int    m_pNext:16;                 //points to the next inline DirEntry. 
                            18904 ; 30   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            18905 ; 31   |    unsigned int    m_iDevice:1;
                            18906 ; 32   |        unsigned int    m_bIsRoot:1;    //1=ROOT directory, 0= Any directory except ROOT.
                            18907 ; 33   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            18908 ; 34   |    unsigned int    m_pDirContents:16;  //points to the first content which is a dir.
                            18909 ; 35   |//////////////////////////////////////////////////////////////////////////////////////////
                                  /
                            18910 ; 36   |        unsigned int    m_pFileContents:16; //pointer in FileEntryPool where the file cont
                                  ents for this directory begin.
                            18911 ; 37   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            18912 ; 38   |        unsigned int    m_iDirSector1:21;
                            18913 ; 39   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            18914 ; 40   |        unsigned int    m_iDirOffset:12;
                            18915 ; 41   |        unsigned int    m_iRecordNum:12;        //record number of the directory record (L
                                  FN use).
                            18916 ; 42   |
                            18917 ; 43   |        unsigned int    m_iDirSector2:11;
                            18918 ; 44   |        //!! The above are implicitly used as a struct*. Using INT bitfields to save memor
                                  y !!!
                            18919 ; 45   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //      
                            18920 ; 46   |#ifdef DEBUG_SFN
                            18921 ; 47   |        _packed BYTE name[SFN_LENGTH];
                            18922 ; 48   |#endif
                            18923 ; 49   |}DirEntry;
                            18924 ; 50   |
                            18925 ; 51   |typedef struct{
                            18926 ; 52   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            18927 ; 53   |        unsigned int    m_bCurrentPlayset:1;    //1=Belongs to the current playset.
                            18928 ; 54   |        unsigned int    m_bTrackPlayed:1;               //Indicates if the track was playe
                                  d atleast once. Currently not used.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 315

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18929 ; 55   |        unsigned int    m_iDirSector1:21;
                            18930 ; 56   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            18931 ; 57   |        unsigned int    m_iTrackOrder:10;               //Order of this track in the curre
                                  nt playset.
                            18932 ; 58   |        unsigned int    m_iDirOffset:12;
                            18933 ; 59   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            18934 ; 60   |        unsigned int    m_iDevice:1;
                            18935 ; 61   |        unsigned int    m_iRecordNum:12;        //Record number of the file record (LFN us
                                  e).
                            18936 ; 62   |        unsigned int    m_iDirSector2:11;
                            18937 ; 63   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            18938 ; 64   |        unsigned int    m_pNext:16;             // //points to the next inline file.
                            18939 ; 65   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            18940 ; 66   |#ifdef DEBUG_SFN
                            18941 ; 67   |        _packed BYTE name[SFN_LENGTH];
                            18942 ; 68   |#endif
                            18943 ; 69   |}FileEntry;
                            18944 
                            18989 
                            18990 ; 70   |
                            18991 ; 71   |typedef struct{
                            18992 ; 72   |        DirEntry _X* pDirEntry; //Start traversing from this directory entry
                            18993 ; 73   |        unsigned int    iReason;
                            18994 ; 74   |        unsigned int iDevice;
                            18995 ; 75   |        unsigned int iPlayset;
                            18996 ; 76   |        unsigned int iDepth;
                            18997 ; 77   |        unsigned int iTrackOrder;
                            18998 ; 78   |        unsigned int iTrackNum;
                            18999 ; 79   |        FileEntry* pFileEntry;
                            19000 ; 80   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];  //maintains a dynamic list of directory li
                                  nks within the recursion
                            19001 ; 81   |        unsigned int    iTotalLinks;
                            19002 ; 82   |}TraverseTreeParams;
                            19003 ; 83   |
                            19004 ; 84   |typedef struct{
                            19005 ; 85   |        unsigned int EntryType;                         //TYPE_DIR or TYPE_FILE
                            19006 ; 86   |        FileEntry* pFileEntry;          //used if TYPE_FILE
                            19007 ; 87   |        DirEntry _X* pDirEntry;                 //used if TYPE_DIR
                            19008 ; 88   |        unsigned int iTrackNum;
                            19009 ; 89   |        unsigned int iTrackOrder;
                            19010 ; 90   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];
                            19011 ; 91   |        unsigned int iTotalLinks;
                            19012 ; 92   |}EntryAccessInfo;
                            19013 ; 93   |
                            19014 ; 94   |typedef struct{
                            19015 ; 95   |        void* pEntry;
                            19016 ; 96   |        _packed BYTE name[SFN_LENGTH];
                            19017 ; 97   |}SFNStorage;
                            19018 ; 98   |
                            19019 ; 99   |extern DirEntry _X g_DirEntryPerDevice[];               //ROOT(s)
                            19020 ; 100  |extern DirEntry _X g_DirEntryPool[];            //Pool of directory entries, Does not cont
                                  ain files.
                            19021 ; 101  |extern FileEntry g_FileEntryPool[];
                            19022 
                            19037 
                            19038 ; 102  |extern EntryAccessInfo g_CurrentTrack;
                            19039 ; 103  |extern int g_iPlaylistRepeat;
                            19040 ; 104  |extern int g_bPlaylistShuffle;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 316

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19041 
                            19049 
                            19050 ; 105  |extern SFNStorage g_TempSFNSpace[];
                            19051 ; 106  |extern int g_iTotalTracks;
                            19052 ; 107  |
                            19053 ; 108  |extern int g_iPlaySet;
                            19054 ; 109  |
                            19055 ; 110  |extern struct Bookmark g_MarkerMusic, g_MarkerVoice;
                            19056 ; 111  |extern int g_iTotalDir;
                            19057 ; 112  |extern int g_iTotalFiles;
                            19058 ; 113  |
                            19059 ; 114  |void _reentrant ML_building_engine_init_playlist3(void);
                            19060 ; 115  |void _reentrant ML_voice_build_engine_init_playlist3(void);
                            19061 ; 116  |void _reentrant ML_merging_engine_init_playlist3(void);
                            19062 ; 117  |_reentrant void Rebuild_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                            19063 ; 118  |_reentrant void Rebuild_GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FI
                                  LE_META_DATA *MetaData);
                            19064 ; 119  |_reentrant RETCODE AddDirToLibrary(INT iDrive, INT iDirDepth);
                            19065 ; 120  |RETCODE _reentrant ML_GetLFN(DWORD dwFastKey, INT iRecordNum, UCS3 *pBuf);
                            19066 ; 121  |
                            19067 ; 122  |#endif
                            19068 
                            19070 
                            19071 ; 5    |#include "musiclib_ghdr.h"
                            19072 
                            19074 
                            19075 ; 1    |#ifndef MUSICLIB_GHDR_H
                            19076 ; 2    |#define MUSICLIB_GHDR_H
                            19077 ; 3    |
                            19078 ; 4    |#ifdef __cplusplus
                            19079 ; 5    |extern "C" {
                            19080 ; 6    |#endif
                            19081 ; 7    |
                            19082 ; 8    |/*========================================================================================
                                  ==========
                            19083 ; 9    |
                            19084 ; 10   |                                        General Description
                            19085 ; 11   |
                            19086 ; 12   |==========================================================================================
                                  ==========
                            19087 ; 13   |
                            19088 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            19089 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            19090 ; 16   |
                            19091 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            19092 ; 18   |
                            19093 ; 19   |PRODUCT NAMES: All
                            19094 ; 20   |
                            19095 ; 21   |GENERAL DESCRIPTION:
                            19096 ; 22   |
                            19097 ; 23   |    General description of this grouping of functions.
                            19098 ; 24   |
                            19099 ; 25   |Portability: All
                            19100 ; 26   |
                            19101 ; 27   |
                            19102 ; 28   |Revision History:
                            19103 ; 29   |
                            19104 ; 30   |                         Modification        Tracking
                            19105 ; 31   |Author                       Date             Number           Description of Changes
                            19106 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 317

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19107 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            19108 ; 34   |
                            19109 ; 35   |
                            19110 ; 36   |==========================================================================================
                                  ==========
                            19111 ; 37   |                                            DESCRIPTION
                            19112 ; 38   |==========================================================================================
                                  ==========
                            19113 ; 39   |
                            19114 ; 40   |GLOBAL FUNCTIONS:
                            19115 ; 41   |    MF_global_func_name()
                            19116 ; 42   |
                            19117 ; 43   |TRACEABILITY MATRIX:
                            19118 ; 44   |    None
                            19119 ; 45   |
                            19120 ; 46   |==========================================================================================
                                  ========*/
                            19121 ; 47   |
                            19122 ; 48   |/*========================================================================================
                                  ==========
                            19123 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            19124 ; 50   |==========================================================================================
                                  ========*/
                            19125 ; 51   |#ifdef WIN32
                            19126 ; 52   |#define _PC_SIMULATION_
                            19127 ; 53   |#else
                            19128 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            19129 ; 55   |#endif  // WIN32
                            19130 ; 56   |
                            19131 ; 57   |#if 1
                            19132 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            19133 ; 59   |#endif
                            19134 ; 60   |
                            19135 ; 61   |#if 1
                            19136 ; 62   |#define _AUDIBLE_       /* install audible list */
                            19137 ; 63   |#endif
                            19138 ; 64   |
                            19139 ; 65   |#if 1
                            19140 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            19141 ; 67   |#endif
                            19142 ; 68   |
                            19143 ; 69   |#ifdef PL3_FB
                            19144 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            19145 ; 71   |#endif
                            19146 ; 72   |
                            19147 ; 73   |#if 1
                            19148 ; 74   |#define _SUPPORT_2000_SONGS_
                            19149 ; 75   |#endif
                            19150 ; 76   |
                            19151 ; 77   |/*========================================================================================
                                  ==========
                            19152 ; 78   |                                           INCLUDE FILES
                            19153 ; 79   |==========================================================================================
                                  ========*/
                            19154 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            19155 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            19156 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            19157 ; 83   |#define OEM_SEEK_END    SEEK_END
                            19158 ; 84   |#else
                            19159 ; 85   |#define _X
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 318

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19160 ; 86   |#define _Y
                            19161 ; 87   |#define _packed
                            19162 ; 88   |
                            19163 ; 89   |#define _asmfunc
                            19164 ; 90   |#define _reentrant
                            19165 ; 91   |
                            19166 ; 92   |#define OEM_SEEK_CUR    1
                            19167 ; 93   |#define OEM_SEEK_SET    0
                            19168 ; 94   |#define OEM_SEEK_END    2
                            19169 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            19170 ; 96   |
                            19171 ; 97   |#include "types.h"
                            19172 
                            19174 
                            19175 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19176 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            19177 ; 3    |//
                            19178 ; 4    |// Filename: types.h
                            19179 ; 5    |// Description: Standard data types
                            19180 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19181 ; 7    |
                            19182 ; 8    |#ifndef _TYPES_H
                            19183 ; 9    |#define _TYPES_H
                            19184 ; 10   |
                            19185 ; 11   |// TODO:  move this outta here!
                            19186 ; 12   |#if !defined(NOERROR)
                            19187 ; 13   |#define NOERROR 0
                            19188 ; 14   |#define SUCCESS 0
                            19189 ; 15   |#endif 
                            19190 ; 16   |#if !defined(SUCCESS)
                            19191 ; 17   |#define SUCCESS  0
                            19192 ; 18   |#endif
                            19193 ; 19   |#if !defined(ERROR)
                            19194 ; 20   |#define ERROR   -1
                            19195 ; 21   |#endif
                            19196 ; 22   |#if !defined(FALSE)
                            19197 ; 23   |#define FALSE 0
                            19198 ; 24   |#endif
                            19199 ; 25   |#if !defined(TRUE)
                            19200 ; 26   |#define TRUE  1
                            19201 ; 27   |#endif
                            19202 ; 28   |
                            19203 ; 29   |#if !defined(NULL)
                            19204 ; 30   |#define NULL 0
                            19205 ; 31   |#endif
                            19206 ; 32   |
                            19207 ; 33   |#define MAX_INT     0x7FFFFF
                            19208 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            19209 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            19210 ; 36   |#define MAX_ULONG   (-1) 
                            19211 ; 37   |
                            19212 ; 38   |#define WORD_SIZE   24              // word size in bits
                            19213 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            19214 ; 40   |
                            19215 ; 41   |
                            19216 ; 42   |#define BYTE    unsigned char       // btVarName
                            19217 ; 43   |#define CHAR    signed char         // cVarName
                            19218 ; 44   |#define USHORT  unsigned short      // usVarName
                            19219 ; 45   |#define SHORT   unsigned short      // sVarName
                            19220 ; 46   |#define WORD    unsigned int        // wVarName
                            19221 ; 47   |#define INT     signed int          // iVarName
                            19222 ; 48   |#define DWORD   unsigned long       // dwVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 319

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19223 ; 49   |#define LONG    signed long         // lVarName
                            19224 ; 50   |#define BOOL    unsigned int        // bVarName
                            19225 ; 51   |#define FRACT   _fract              // frVarName
                            19226 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            19227 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            19228 ; 54   |#define FLOAT   float               // fVarName
                            19229 ; 55   |#define DBL     double              // dVarName
                            19230 ; 56   |#define ENUM    enum                // eVarName
                            19231 ; 57   |#define CMX     _complex            // cmxVarName
                            19232 ; 58   |typedef WORD UCS3;                   // 
                            19233 ; 59   |
                            19234 ; 60   |#define UINT16  unsigned short
                            19235 ; 61   |#define UINT8   unsigned char   
                            19236 ; 62   |#define UINT32  unsigned long
                            19237 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19238 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19239 ; 65   |#define WCHAR   UINT16
                            19240 ; 66   |
                            19241 ; 67   |//UINT128 is 16 bytes or 6 words
                            19242 ; 68   |typedef struct UINT128_3500 {   
                            19243 ; 69   |    int val[6];     
                            19244 ; 70   |} UINT128_3500;
                            19245 ; 71   |
                            19246 ; 72   |#define UINT128   UINT128_3500
                            19247 ; 73   |
                            19248 ; 74   |// Little endian word packed byte strings:   
                            19249 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19250 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19251 ; 77   |// Little endian word packed byte strings:   
                            19252 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19253 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19254 ; 80   |
                            19255 ; 81   |// Declare Memory Spaces To Use When Coding
                            19256 ; 82   |// A. Sector Buffers
                            19257 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            19258 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            19259 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            19260 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            19261 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            19262 ; 88   |// B. Media DDI Memory
                            19263 ; 89   |#define MEDIA_DDI_MEM _Y
                            19264 ; 90   |
                            19265 ; 91   |
                            19266 ; 92   |
                            19267 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            19268 ; 94   |// Examples of circular pointers:
                            19269 ; 95   |//    INT CIRC cpiVarName
                            19270 ; 96   |//    DWORD CIRC cpdwVarName
                            19271 ; 97   |
                            19272 ; 98   |#define RETCODE INT                 // rcVarName
                            19273 ; 99   |
                            19274 ; 100  |// generic bitfield structure
                            19275 ; 101  |struct Bitfield {
                            19276 ; 102  |    unsigned int B0  :1;
                            19277 ; 103  |    unsigned int B1  :1;
                            19278 ; 104  |    unsigned int B2  :1;
                            19279 ; 105  |    unsigned int B3  :1;
                            19280 ; 106  |    unsigned int B4  :1;
                            19281 ; 107  |    unsigned int B5  :1;
                            19282 ; 108  |    unsigned int B6  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 320

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19283 ; 109  |    unsigned int B7  :1;
                            19284 ; 110  |    unsigned int B8  :1;
                            19285 ; 111  |    unsigned int B9  :1;
                            19286 ; 112  |    unsigned int B10 :1;
                            19287 ; 113  |    unsigned int B11 :1;
                            19288 ; 114  |    unsigned int B12 :1;
                            19289 ; 115  |    unsigned int B13 :1;
                            19290 ; 116  |    unsigned int B14 :1;
                            19291 ; 117  |    unsigned int B15 :1;
                            19292 ; 118  |    unsigned int B16 :1;
                            19293 ; 119  |    unsigned int B17 :1;
                            19294 ; 120  |    unsigned int B18 :1;
                            19295 ; 121  |    unsigned int B19 :1;
                            19296 ; 122  |    unsigned int B20 :1;
                            19297 ; 123  |    unsigned int B21 :1;
                            19298 ; 124  |    unsigned int B22 :1;
                            19299 ; 125  |    unsigned int B23 :1;
                            19300 ; 126  |};
                            19301 ; 127  |
                            19302 ; 128  |union BitInt {
                            19303 ; 129  |        struct Bitfield B;
                            19304 ; 130  |        int        I;
                            19305 ; 131  |};
                            19306 ; 132  |
                            19307 ; 133  |#define MAX_MSG_LENGTH 10
                            19308 ; 134  |struct CMessage
                            19309 ; 135  |{
                            19310 ; 136  |        unsigned int m_uLength;
                            19311 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            19312 ; 138  |};
                            19313 ; 139  |
                            19314 ; 140  |typedef struct {
                            19315 ; 141  |    WORD m_wLength;
                            19316 ; 142  |    WORD m_wMessage;
                            19317 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            19318 ; 144  |} Message;
                            19319 ; 145  |
                            19320 ; 146  |struct MessageQueueDescriptor
                            19321 ; 147  |{
                            19322 ; 148  |        int *m_pBase;
                            19323 ; 149  |        int m_iModulo;
                            19324 ; 150  |        int m_iSize;
                            19325 ; 151  |        int *m_pHead;
                            19326 ; 152  |        int *m_pTail;
                            19327 ; 153  |};
                            19328 ; 154  |
                            19329 ; 155  |struct ModuleEntry
                            19330 ; 156  |{
                            19331 ; 157  |    int m_iSignaledEventMask;
                            19332 ; 158  |    int m_iWaitEventMask;
                            19333 ; 159  |    int m_iResourceOfCode;
                            19334 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            19335 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            19336 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            19337 ; 163  |    int m_uTimeOutHigh;
                            19338 ; 164  |    int m_uTimeOutLow;
                            19339 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            19340 ; 166  |};
                            19341 ; 167  |
                            19342 ; 168  |union WaitMask{
                            19343 ; 169  |    struct B{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 321

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19344 ; 170  |        unsigned int m_bNone     :1;
                            19345 ; 171  |        unsigned int m_bMessage  :1;
                            19346 ; 172  |        unsigned int m_bTimer    :1;
                            19347 ; 173  |        unsigned int m_bButton   :1;
                            19348 ; 174  |    } B;
                            19349 ; 175  |    int I;
                            19350 ; 176  |} ;
                            19351 ; 177  |
                            19352 ; 178  |
                            19353 ; 179  |struct Button {
                            19354 ; 180  |        WORD wButtonEvent;
                            19355 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            19356 ; 182  |};
                            19357 ; 183  |
                            19358 ; 184  |struct Message {
                            19359 ; 185  |        WORD wMsgLength;
                            19360 ; 186  |        WORD wMsgCommand;
                            19361 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            19362 ; 188  |};
                            19363 ; 189  |
                            19364 ; 190  |union EventTypes {
                            19365 ; 191  |        struct CMessage msg;
                            19366 ; 192  |        struct Button Button ;
                            19367 ; 193  |        struct Message Message;
                            19368 ; 194  |};
                            19369 ; 195  |
                            19370 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            19371 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            19372 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            19373 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            19374 ; 200  |
                            19375 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            19376 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            19377 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            19378 ; 204  |
                            19379 ; 205  |#if DEBUG
                            19380 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            19381 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            19382 ; 208  |#else 
                            19383 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            19384 ; 210  |#define DebugBuildAssert(x)    
                            19385 ; 211  |#endif
                            19386 ; 212  |
                            19387 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            19388 ; 214  |//  #pragma asm
                            19389 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            19390 ; 216  |//  #pragma endasm
                            19391 ; 217  |
                            19392 ; 218  |
                            19393 ; 219  |#ifdef COLOR_262K
                            19394 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            19395 ; 221  |#elif defined(COLOR_65K)
                            19396 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            19397 ; 223  |#else
                            19398 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            19399 ; 225  |#endif
                            19400 ; 226  |    
                            19401 ; 227  |#endif // #ifndef _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 322

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19402 
                            19404 
                            19405 ; 98   |#include "exec.h"
                            19406 
                            19408 
                            19409 ; 1    |#ifndef EXEC_H
                            19410 ; 2    |#define EXEC_H
                            19411 ; 3    |
                            19412 ; 4    |
                            19413 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                            19414 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                            19415 ; 7    |long _asmfunc SysGetCurrentTime(void);
                            19416 ; 8    |
                            19417 ; 9    |
                            19418 ; 10   |#endif
                            19419 
                            19421 
                            19422 ; 99   |#include "messages.h"
                            19423 
                            19425 
                            19426 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            19427 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            19428 ; 3    |// Message defs
                            19429 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            19430 ; 5    |
                            19431 ; 6    |#if (!defined(MSGEQU_INC))
                            19432 ; 7    |#define MSGEQU_INC 1
                            19433 ; 8    |
                            19434 ; 9    |
                            19435 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                            19436 ; 11   |
                            19437 ; 12   |
                            19438 ; 13   |#define MSG_TYPE_DECODER 0x000000
                            19439 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                            19440 ; 15   |#define MSG_TYPE_PARSER 0x020000
                            19441 ; 16   |#define MSG_TYPE_LCD 0x030000
                            19442 ; 17   |#define MSG_TYPE_MIXER 0x040000
                            19443 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                            19444 ; 19   |#define MSG_TYPE_MENU 0x060000
                            19445 ; 20   |#define MSG_TYPE_LED 0x070000
                            19446 ; 21   |#define MSG_TYPE_TUNER 0x080000
                            19447 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                            19448 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                            19449 ; 24   |// Equalizer and other effects
                            19450 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                            19451 ; 26   |#if (defined(USE_PLAYLIST3))
                            19452 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                            19453 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                            19454 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                            19455 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                            19456 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                            19457 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                            19458 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                            19459 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                            19460 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                            19461 ; 36   |#if defined(USE_PLAYLIST5)
                            19462 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                            19463 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                            19464 ; 39   |#endif // if @def('USE_PLAYLIST5')
                            19465 ; 40   |
                            19466 ; 41   |// Message Structure Offsets
                            19467 ; 42   |#define MSG_Length 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 323

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19468 ; 43   |#define MSG_ID 1
                            19469 ; 44   |#define MSG_Argument1 2
                            19470 ; 45   |#define MSG_Argument2 3
                            19471 ; 46   |#define MSG_Argument3 4
                            19472 ; 47   |#define MSG_Argument4 5
                            19473 ; 48   |#define MSG_Argument5 6
                            19474 ; 49   |#define MSG_Argument6 7
                            19475 ; 50   |
                            19476 ; 51   |
                            19477 ; 52   |
                            19478 ; 53   |// LCD Message IDs
                            19479 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                            19480 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                            19481 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                            19482 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                            19483 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                            19484 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                            19485 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                            19486 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                            19487 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                            19488 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                            19489 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                            19490 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                            19491 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                            19492 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                            19493 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                            19494 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                            19495 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                            19496 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                            19497 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                            19498 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                            19499 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                            19500 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                            19501 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                            19502 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                            19503 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                            19504 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                            19505 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                            19506 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                            19507 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                            19508 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                            19509 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                            19510 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                            19511 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                            19512 ; 87   |//send a NULL as Param1 to return to root frame buffer
                            19513 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                            19514 ; 89   |//Param1 = left
                            19515 ; 90   |//Param2 = top
                            19516 ; 91   |//Param3 = right
                            19517 ; 92   |//Param4 = bottom
                            19518 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                            19519 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                            19520 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                            19521 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                            19522 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                            19523 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                            19524 ; 99   |
                            19525 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                            19526 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                            19527 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                            19528 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                            19529 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 324

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19530 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                            19531 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                            19532 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                            19533 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                            19534 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                            19535 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                            19536 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                            19537 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                            19538 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                            19539 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                            19540 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                            19541 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                            19542 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                            19543 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                            19544 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                            19545 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                            19546 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                            19547 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                            19548 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                            19549 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                            19550 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                            19551 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                            19552 ; 127  |
                            19553 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                            19554 ; 129  |
                            19555 ; 130  |#if defined(CLCD_16BIT)
                            19556 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                            19557 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                            19558 ; 133  |
                            19559 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                            19560 ; 135  |#else 
                            19561 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                            19562 ; 137  |#endif
                            19563 ; 138  |
                            19564 ; 139  |// If you change the LCD message ID's then you must
                            19565 ; 140  |// also change the jump table in lcdapi.asm
                            19566 ; 141  |
                            19567 ; 142  |// Character LCD Message IDs
                            19568 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                            19569 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                            19570 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                            19571 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                            19572 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                            19573 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                            19574 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                            19575 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                            19576 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                            19577 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                            19578 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                            19579 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                            19580 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                            19581 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                            19582 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                            19583 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                            19584 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                            19585 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                            19586 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                            19587 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                            19588 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                            19589 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                            19590 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                            19591 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 325

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19592 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                            19593 ; 168  |// also change the jump table in lcdapi.asm
                            19594 ; 169  |
                            19595 ; 170  |// Decoder Message IDs
                            19596 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                            19597 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                            19598 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                            19599 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                            19600 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                            19601 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                            19602 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                            19603 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                            19604 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                            19605 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                            19606 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                            19607 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                            19608 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                            19609 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                            19610 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                            19611 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                            19612 ; 187  |// If you change the Decoder message ID's, then you must
                            19613 ; 188  |// also change the jump table in decoder_overlay.asm
                            19614 ; 189  |// and in dec_adpcm_overlay.asm.
                            19615 ; 190  |
                            19616 ; 191  |// Encoder Message IDs
                            19617 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                            19618 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                            19619 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                            19620 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                            19621 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                            19622 ; 197  |// If you change the Encoder message ID's, then you must
                            19623 ; 198  |// also change the jump table in all encoder overlay modules.
                            19624 ; 199  |
                            19625 ; 200  |// Parser Message IDs
                            19626 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                            19627 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                            19628 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                            19629 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                            19630 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                            19631 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                            19632 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                            19633 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                            19634 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                            19635 ; 210  |// If you change the Parser message ID's, then you must
                            19636 ; 211  |// also change the jump table in parser.asm
                            19637 ; 212  |
                            19638 ; 213  |// Button Message IDs
                            19639 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                            19640 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                            19641 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                            19642 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                            19643 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                            19644 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                            19645 ; 220  |
                            19646 ; 221  |// Mixer Message IDs
                            19647 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                            19648 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                            19649 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                            19650 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                            19651 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                            19652 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                            19653 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 326

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19654 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                            19655 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                            19656 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                            19657 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                            19658 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                            19659 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                            19660 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                            19661 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                            19662 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                            19663 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                            19664 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                            19665 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                            19666 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                            19667 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                            19668 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                            19669 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                            19670 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                            19671 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                            19672 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                            19673 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                            19674 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                            19675 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                            19676 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                            19677 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                            19678 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                            19679 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                            19680 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                            19681 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                            19682 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                            19683 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                            19684 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                            19685 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                            19686 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                            19687 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                            19688 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                            19689 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                            19690 ; 265  |// If you change the mixer message ID's then you must
                            19691 ; 266  |// also change the jump table in mixer.asm
                            19692 ; 267  |#define MIXER_ON 0
                            19693 ; 268  |#define MIXER_OFF 1
                            19694 ; 269  |
                            19695 ; 270  |
                            19696 ; 271  |// System Message IDs
                            19697 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                            19698 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                            19699 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                            19700 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                            19701 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                            19702 ; 277  |// If you change the system message ID's then you must
                            19703 ; 278  |// also change the jump table in systemapi.asm
                            19704 ; 279  |
                            19705 ; 280  |// Menu IDs
                            19706 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                            19707 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                            19708 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                            19709 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                            19710 ; 285  |//sub parameters for this message:
                            19711 ; 286  |#define RECORDER_START 0
                            19712 ; 287  |#define RECORDER_PAUSE 0x2000
                            19713 ; 288  |#define RECORDER_RESUME 0x4000
                            19714 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                            19715 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 327

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19716 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                            19717 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                            19718 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                            19719 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                            19720 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                            19721 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                            19722 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                            19723 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                            19724 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                            19725 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                            19726 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                            19727 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                            19728 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                            19729 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                            19730 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                            19731 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                            19732 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                            19733 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                            19734 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                            19735 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                            19736 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                            19737 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                            19738 ; 313  |
                            19739 ; 314  |// Note that other versions of this file have different msg equates.
                            19740 ; 315  |// If you change the system message ID's then you must
                            19741 ; 316  |// also change the jump table in all menu *.asm
                            19742 ; 317  |
                            19743 ; 318  |// LED Message IDs
                            19744 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                            19745 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                            19746 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                            19747 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                            19748 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                            19749 ; 324  |// If you change the LeD message ID's then you must
                            19750 ; 325  |// also change the jump table in ledapi.asm
                            19751 ; 326  |
                            19752 ; 327  |#if (!defined(REMOVE_FM))
                            19753 ; 328  |// FM Tuner Message IDs
                            19754 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                            19755 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                            19756 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                            19757 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                            19758 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                            19759 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                            19760 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                            19761 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                            19762 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                            19763 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                            19764 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                            19765 ; 340  |//one parameter--the sensitivity in uV
                            19766 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                            19767 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                            19768 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                            19769 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                            19770 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                            19771 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                            19772 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                            19773 ; 348  |#endif
                            19774 ; 349  |
                            19775 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                            19776 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                            19777 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 328

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19778 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                            19779 ; 354  |
                            19780 ; 355  |
                            19781 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                            19782 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                            19783 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                            19784 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                            19785 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                            19786 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                            19787 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                            19788 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                            19789 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                            19790 ; 365  |
                            19791 ; 366  |#if (defined(USE_PLAYLIST3))
                            19792 ; 367  |// Music Library
                            19793 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                            19794 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                            19795 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                            19796 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                            19797 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                            19798 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                            19799 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                            19800 ; 375  |
                            19801 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                            19802 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                            19803 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                            19804 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                            19805 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                            19806 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                            19807 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                            19808 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                            19809 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                            19810 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                            19811 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                            19812 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                            19813 ; 388  |
                            19814 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            19815 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            19816 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            19817 ; 392  |
                            19818 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            19819 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            19820 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            19821 ; 396  |
                            19822 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            19823 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                            19824 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            19825 ; 400  |
                            19826 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                            19827 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                            19828 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                            19829 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                            19830 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                            19831 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                            19832 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                            19833 ; 408  |
                            19834 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            19835 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            19836 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            19837 ; 412  |
                            19838 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                            19839 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 329

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19840 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                            19841 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                            19842 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                            19843 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                            19844 ; 419  |
                            19845 ; 420  |#if defined(USE_PLAYLIST5)
                            19846 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                            19847 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                            19848 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                            19849 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                            19850 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                            19851 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                            19852 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                            19853 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                            19854 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                            19855 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                            19856 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                            19857 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                            19858 ; 433  |
                            19859 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                            19860 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                            19861 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                            19862 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                            19863 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                            19864 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                            19865 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                            19866 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                            19867 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                            19868 ; 443  |#endif // if @def('USE_PLAYLIST5')
                            19869 ; 444  |// Events
                            19870 ; 445  |// No event
                            19871 ; 446  |#define EVENT_NONE 0x000001   
                            19872 ; 447  |// A message has been posted
                            19873 ; 448  |#define EVENT_MESSAGE 0x000002   
                            19874 ; 449  |// Run if wait time elapsed
                            19875 ; 450  |#define EVENT_TIMER 0x000004   
                            19876 ; 451  |// Run if a button event occured
                            19877 ; 452  |#define EVENT_BUTTON 0x000008   
                            19878 ; 453  |// Run if a background event occured
                            19879 ; 454  |#define EVENT_BACKGROUND 0x000010   
                            19880 ; 455  |// The executive should immediately repeat this module
                            19881 ; 456  |#define EVENT_REPEAT 0x000020   
                            19882 ; 457  |// Run the module's init routine
                            19883 ; 458  |#define EVENT_INIT 0x800000   
                            19884 ; 459  |
                            19885 ; 460  |#define EVENT_NONE_BITPOS 0
                            19886 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                            19887 ; 462  |#define EVENT_TIMER_BITPOS 2
                            19888 ; 463  |#define EVENT_BUTTON_BITPOS 3
                            19889 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                            19890 ; 465  |#define EVENT_REPEAT_BITPOS 5
                            19891 ; 466  |#define EVENT_INIT_BITPOS 23
                            19892 ; 467  |
                            19893 ; 468  |// Parser Message Buffers
                            19894 ; 469  |#define ParserPlayBit 0
                            19895 ; 470  |#define ButtonPressBit 1
                            19896 ; 471  |#define ParserRwndBit 1
                            19897 ; 472  |#define ParserFfwdBit 2
                            19898 ; 473  |
                            19899 ; 474  |//NextSong Message Parameters
                            19900 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                            19901 ; 476  |#define NEXT_SONG 2             
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 330

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19902 ; 477  |// ButtonPressBit1 cleared
                            19903 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                            19904 ; 479  |// ButtonPressBit1 set
                            19905 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                            19906 ; 481  |// NextSong + Ffwd
                            19907 ; 482  |#define NEXT_SONG_FFWD 4          
                            19908 ; 483  |
                            19909 ; 484  |//PrevSong Message Parameters
                            19910 ; 485  |// PrevSong + Stopped
                            19911 ; 486  |#define PREV_SONG 0          
                            19912 ; 487  |// PrevSong + Play
                            19913 ; 488  |#define PREV_SONG_PLAY 1          
                            19914 ; 489  |// PrevSong + Rwnd
                            19915 ; 490  |#define PREV_SONG_RWND 2          
                            19916 ; 491  |
                            19917 ; 492  |
                            19918 ; 493  |
                            19919 ; 494  |
                            19920 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                            19921 ; 496  |
                            19922 ; 497  |
                            19923 
                            19925 
                            19926 ; 100  |#include "project.h"
                            19927 
                            19929 
                            19930 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            19931 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            19932 ; 3    |//  Filename: project.inc
                            19933 ; 4    |//  Description: 
                            19934 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            19935 ; 6    |
                            19936 ; 7    |#if (!defined(_PROJECT_INC))
                            19937 ; 8    |#define _PROJECT_INC 1
                            19938 ; 9    |
                            19939 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            19940 ; 11   |#include "hwequ.h"
                            19941 ; 12   |#else 
                            19942 ; 13   |//include "regscodec.inc"
                            19943 ; 14   |#endif
                            19944 ; 15   |
                            19945 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            19946 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            19947 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            19948 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            19949 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            19950 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            19951 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            19952 ; 23   |
                            19953 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            19954 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            19955 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            19956 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            19957 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            19958 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            19959 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 331

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19960 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            19961 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            19962 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            19963 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            19964 ; 35   |
                            19965 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            19966 ; 37   |// MEDIA DEFINITIONS
                            19967 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            19968 ; 39   |
                            19969 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            19970 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            19971 ; 42   |#if defined(NAND1)
                            19972 ; 43   |#define SM_INTERNAL_CHIPS 1
                            19973 ; 44   |#else 
                            19974 ; 45   |#if defined(NAND2)
                            19975 ; 46   |#define SM_INTERNAL_CHIPS 2
                            19976 ; 47   |#else 
                            19977 ; 48   |#if defined(NAND3)
                            19978 ; 49   |#define SM_INTERNAL_CHIPS 3
                            19979 ; 50   |#else 
                            19980 ; 51   |#if defined(NAND4)
                            19981 ; 52   |#define SM_INTERNAL_CHIPS 4
                            19982 ; 53   |#else 
                            19983 ; 54   |#define SM_INTERNAL_CHIPS 1
                            19984 ; 55   |#endif
                            19985 ; 56   |#endif
                            19986 ; 57   |#endif
                            19987 ; 58   |#endif
                            19988 ; 59   |
                            19989 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            19990 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            19991 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            19992 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            19993 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            19994 ; 65   |//*** comment out if active high ****
                            19995 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            19996 ; 67   |
                            19997 ; 68   |#if defined(SMEDIA)
                            19998 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            19999 ; 70   |#define NUM_SM_EXTERNAL 1
                            20000 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            20001 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            20002 ; 73   |#else 
                            20003 ; 74   |#if defined(MMC)
                            20004 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            20005 ; 76   |#define NUM_SM_EXTERNAL 0
                            20006 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            20007 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            20008 ; 79   |#else 
                            20009 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            20010 ; 81   |#define NUM_SM_EXTERNAL 0
                            20011 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            20012 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            20013 ; 84   |#endif
                            20014 ; 85   |#endif
                            20015 ; 86   |
                            20016 ; 87   |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 332

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20017 ; 88   |// Mass Storage Class definitions
                            20018 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            20019 ; 90   |// Set to 0 if Composite Device build is desired.    
                            20020 ; 91   |#define MULTI_LUN_BUILD 1   
                            20021 ; 92   |
                            20022 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            20023 ; 94   |//  SCSI
                            20024 ; 95   |#if (MULTI_LUN_BUILD==0)
                            20025 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            20026 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            20027 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            20028 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            20029 ; 100  |  #else
                            20030 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            20031 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            20032 ; 103  |  #endif
                            20033 ; 104  |#else
                            20034 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            20035 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            20036 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            20037 ; 108  |  #else
                            20038 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            20039 ; 110  |  #endif
                            20040 ; 111  |#endif
                            20041 ; 112  |
                            20042 ; 113  |
                            20043 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            20044 ; 115  |
                            20045 ; 116  |
                            20046 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            20047 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            20048 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            20049 ; 120  |#ifdef MMC
                            20050 ; 121  |#ifdef MTP_BUILD
                            20051 ; 122  |// --------------------
                            20052 ; 123  |// MTP and MMC
                            20053 ; 124  |// --------------------
                            20054 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            20055 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            20056 ; 127  |#else  // ifndef MTP_BUILD
                            20057 ; 128  |#ifdef STMP_BUILD_PLAYER
                            20058 ; 129  |// --------------------
                            20059 ; 130  |// Player and MMC
                            20060 ; 131  |// --------------------
                            20061 ; 132  |#else
                            20062 ; 133  |// --------------------
                            20063 ; 134  |// USBMSC and MMC
                            20064 ; 135  |// --------------------
                            20065 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            20066 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            20067 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            20068 ; 139  |#endif // ifdef MTP_BUILD
                            20069 ; 140  |#else  // ifndef MMC
                            20070 ; 141  |#ifdef MTP_BUILD
                            20071 ; 142  |// --------------------
                            20072 ; 143  |// MTP and NAND only
                            20073 ; 144  |// --------------------
                            20074 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            20075 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            20076 ; 147  |#else  // ifndef MTP_BUILD
                            20077 ; 148  |#ifdef STMP_BUILD_PLAYER
                            20078 ; 149  |// --------------------
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 333

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20079 ; 150  |// Player and NAND only
                            20080 ; 151  |// --------------------
                            20081 ; 152  |#else
                            20082 ; 153  |// --------------------
                            20083 ; 154  |// USBMSC and NAND only
                            20084 ; 155  |// --------------------
                            20085 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            20086 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            20087 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            20088 ; 159  |#endif // ifdef MTP_BUILD
                            20089 ; 160  |#endif // ifdef MMC 
                            20090 ; 161  |
                            20091 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            20092 ; 163  |#if (defined(MTP_BUILD))
                            20093 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            20094 ; 165  |
                            20095 ; 166  |////!
                            20096 ; 167  |////! This varible holds the watchdog count for the store flush.
                            20097 ; 168  |////!
                            20098 ; 169  |///
                            20099 ; 170  |#include <types.h>
                            20100 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            20101 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            20102 ; 173  |#endif
                            20103 ; 174  |
                            20104 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            20105 ; 176  |// These are needed here for Mass Storage Class
                            20106 ; 177  |// Needs to be cleaned up
                            20107 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            20108 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            20109 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            20110 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            20111 ; 182  |
                            20112 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            20113 ; 184  |
                            20114 ; 185  |#endif
                            20115 ; 186  |
                            20116 ; 187  |
                            20117 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            20118 ; 189  |// SmartMedia/NAND defs
                            20119 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            20120 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            20121 ; 192  |
                            20122 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            20123 ; 194  |// Sysloadresources defs
                            20124 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            20125 ; 196  |
                            20126 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            20127 ; 198  |// MMC defs
                            20128 ; 199  |#define MMC_MAX_PARTITIONS 1
                            20129 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            20130 ; 201  |
                            20131 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            20132 ; 203  |// SPI defs
                            20133 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            20134 ; 205  |
                            20135 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            20136 ; 207  |// Global media defs
                            20137 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            20138 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            20139 ; 210  |
                            20140 ; 211  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 334

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20141 ; 212  |// DO NOT CHANGE THESE!!!
                            20142 ; 213  |#define SM_MAX_PARTITIONS 4
                            20143 ; 214  |#define MAX_HANDLES 2
                            20144 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            20145 ; 216  |
                            20146 ; 217  |
                            20147 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            20148 ; 219  |// Battery LRADC Values 
                            20149 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            20150 ; 221  |// brownout trip point in mV (moved by RS)
                            20151 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            20152 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            20153 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            20154 ; 225  |//     audio recording to media.
                            20155 ; 226  |#define BATT_SAFETY_MARGIN 10
                            20156 ; 227  |
                            20157 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            20158 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            20159 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            20160 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            20161 ; 232  |
                            20162 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            20163 ; 234  |
                            20164 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            20165 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            20166 ; 237  |#if (!defined(CLCD))
                            20167 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            20168 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            20169 ; 240  |#else 
                            20170 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            20171 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            20172 ; 243  |#endif
                            20173 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            20174 ; 245  |
                            20175 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            20176 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            20177 ; 248  |// See mp3 encoder overlay.
                            20178 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            20179 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            20180 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            20181 ; 252  |
                            20182 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            20183 ; 254  |// Voice recording filenames
                            20184 ; 255  |// number of digits in filename Vxxx.wav
                            20185 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            20186 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            20187 ; 258  |
                            20188 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            20189 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            20190 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            20191 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            20192 ; 263  |#if defined(DEVICE_3500)
                            20193 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            20194 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            20195 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            20196 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 335

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20197 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20198 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            20199 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            20200 ; 271  |
                            20201 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            20202 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            20203 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            20204 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            20205 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            20206 ; 277  |
                            20207 ; 278  |#else 
                            20208 ; 279  |// STMP3410
                            20209 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            20210 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20211 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            20212 ; 283  |#endif
                            20213 ; 284  |
                            20214 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            20215 ; 286  |// Number of available soft timers
                            20216 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            20217 ; 288  |#if defined(SYNC_LYRICS)
                            20218 ; 289  |#define SOFT_TIMERS 10
                            20219 ; 290  |#else 
                            20220 ; 291  |#if defined(JPEG_DECODER)
                            20221 ; 292  |#define SOFT_TIMERS 10
                            20222 ; 293  |#else 
                            20223 ; 294  |#define SOFT_TIMERS 9
                            20224 ; 295  |#endif
                            20225 ; 296  |#endif
                            20226 ; 297  |
                            20227 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            20228 ; 299  |//  sizes
                            20229 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            20230 ; 301  |#if defined(MMC)
                            20231 ; 302  |#if defined(USE_PLAYLIST5)
                            20232 ; 303  |#define MENU_STACK_SIZE 1500
                            20233 ; 304  |#else 
                            20234 ; 305  |#define MENU_STACK_SIZE 1250
                            20235 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            20236 ; 307  |#else 
                            20237 ; 308  |#if defined(USE_PLAYLIST5)
                            20238 ; 309  |#define MENU_STACK_SIZE 1500
                            20239 ; 310  |#else 
                            20240 ; 311  |#define MENU_STACK_SIZE 1250
                            20241 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            20242 ; 313  |#endif //if @def('MMC')
                            20243 ; 314  |
                            20244 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            20245 ; 316  |// 
                            20246 ; 317  |#define STACK_L1_SIZE 750
                            20247 ; 318  |#define STACK_L2_SIZE 100
                            20248 ; 319  |#define STACK_L3_SIZE 160
                            20249 ; 320  |
                            20250 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            20251 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            20252 ; 323  |// is ok with switching code.
                            20253 ; 324  |#if defined(MTP_BUILD)
                            20254 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 336

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20255 ; 326  |#endif
                            20256 ; 327  |
                            20257 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            20258 ; 329  |// maximum number of nested funclets 
                            20259 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            20260 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            20261 ; 332  |
                            20262 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            20263 ; 334  |//    LCD DEFINITIONS
                            20264 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            20265 ; 336  |
                            20266 ; 337  |#define SPACE_CHAR 0x000020          
                            20267 ; 338  |#define ZERO_CHAR 0x000030
                            20268 ; 339  |#define COLON_CHAR 0x00003A
                            20269 ; 340  |#define PERIOD_CHAR 0x00002E
                            20270 ; 341  |
                            20271 ; 342  |#if (defined(S6B33B0A_LCD))
                            20272 ; 343  |#define LCD_X_SIZE 128
                            20273 ; 344  |#define LCD_Y_SIZE 159
                            20274 ; 345  |#endif
                            20275 ; 346  |
                            20276 ; 347  |#if (defined(SED15XX_LCD))
                            20277 ; 348  |#define LCD_X_SIZE 128
                            20278 ; 349  |#define LCD_Y_SIZE 64
                            20279 ; 350  |#endif
                            20280 ; 351  |
                            20281 ; 352  |
                            20282 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            20283 ; 354  |//   Details on Customizing Contrast
                            20284 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            20285 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            20286 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            20287 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            20288 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            20289 ; 360  |//   unless the ezact sequence is remembered.
                            20290 ; 361  |//   To find out what range your player supports: 
                            20291 ; 362  |//   change these equs to full range or comment out (full range is default)
                            20292 ; 363  |//;;;;;;
                            20293 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            20294 ; 365  |// recommended calibration using player -- uncomment 
                            20295 ; 366  |//;;;;;;
                            20296 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            20297 ; 368  |////////////////////////////
                            20298 ; 369  |#if (defined(DEMO_HW))
                            20299 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            20300 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            20301 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            20302 ; 373  |#else 
                            20303 ; 374  |
                            20304 ; 375  |#if (defined(S6B33B0A_LCD))
                            20305 ; 376  |#define LCD_MAX_CONTRAST 210
                            20306 ; 377  |#define LCD_MIN_CONTRAST 160    
                            20307 ; 378  |#endif
                            20308 ; 379  |
                            20309 ; 380  |#if (defined(SED15XX_LCD))
                            20310 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            20311 ; 382  |// Engineering board regs support range [17-37].
                            20312 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            20313 ; 384  |//   One default contrast range [24-42] works for both.
                            20314 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            20315 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 337

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20316 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            20317 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            20318 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            20319 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            20320 ; 391  |
                            20321 ; 392  |#if (defined(NEWSHINGYIH))
                            20322 ; 393  |#define LCD_MAX_CONTRAST 250
                            20323 ; 394  |#define LCD_MIN_CONTRAST 0
                            20324 ; 395  |#else 
                            20325 ; 396  |//-----
                            20326 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            20327 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            20328 ; 399  |#define LCD_MAX_CONTRAST 250
                            20329 ; 400  |#define LCD_MIN_CONTRAST 0
                            20330 ; 401  |
                            20331 ; 402  |//=====
                            20332 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            20333 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            20334 ; 405  |//LCD_MAX_CONTRAST equ 42
                            20335 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            20336 ; 407  |
                            20337 ; 408  |#endif
                            20338 ; 409  |#endif
                            20339 ; 410  |
                            20340 ; 411  |#endif
                            20341 ; 412  |
                            20342 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            20343 ; 414  |// The default value of the lcd contrast in % of range
                            20344 ; 415  |//   the default value is used when no settings.dat is available
                            20345 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            20346 ; 417  |
                            20347 ; 418  |#if (defined(S6B33B0A_LCD))
                            20348 ; 419  |// 60% of range is default value
                            20349 ; 420  |#define DEFAULT_CONTRAST 50 
                            20350 ; 421  |#endif
                            20351 ; 422  |
                            20352 ; 423  |#if (defined(SED15XX_LCD))
                            20353 ; 424  |// % of range is default value (was 60%)
                            20354 ; 425  |#define DEFAULT_CONTRAST 50 
                            20355 ; 426  |#endif
                            20356 ; 427  |
                            20357 ; 428  |
                            20358 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            20359 ; 430  |// make lower when doing calibration
                            20360 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            20361 ; 432  |
                            20362 ; 433  |
                            20363 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            20364 ; 435  |// For FFWD and RWND
                            20365 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            20366 ; 437  |#define SECONDS_TO_SKIP 1
                            20367 ; 438  |#define SECONDS_TO_SKIP1 3
                            20368 ; 439  |#define SECONDS_TO_SKIP2 6
                            20369 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            20370 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            20371 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20372 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            20373 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20374 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            20375 ; 446  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 338

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20376 ; 447  |// For audible FFW/RWD
                            20377 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            20378 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            20379 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            20380 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            20381 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20382 ; 453  |#define LEVEL1_BOUNDARY 17 
                            20383 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20384 ; 455  |#define LEVEL2_BOUNDARY 33 
                            20385 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20386 ; 457  |#define LEVEL3_BOUNDARY 50 
                            20387 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            20388 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            20389 ; 460  |// Short Song Time, songs too short to play.
                            20390 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            20391 ; 462  |
                            20392 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            20393 ; 464  |// MP3 Sync Values
                            20394 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            20395 ; 466  |// # bytes to look for sync before marking it bad
                            20396 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            20397 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            20398 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            20399 ; 470  |// once we have sync'd, the isr should be called this frequently
                            20400 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            20401 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            20402 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            20403 ; 474  |
                            20404 ; 475  |
                            20405 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            20406 ; 477  |//// Multi-Stage Volume Control Definitions
                            20407 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            20408 ; 479  |//// Use Multi-Stage Volume
                            20409 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            20410 ; 481  |
                            20411 ; 482  |//// Master Volume definitions
                            20412 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            20413 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            20414 ; 485  |
                            20415 ; 486  |//// DAC-Mode definitions
                            20416 ; 487  |//// Adjusts 0dB point
                            20417 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            20418 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            20419 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            20420 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            20421 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            20422 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            20423 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            20424 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            20425 ; 496  |
                            20426 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            20427 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            20428 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            20429 ; 500  |
                            20430 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            20431 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 339

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20432 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            20433 ; 504  |
                            20434 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            20435 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            20436 ; 507  |
                            20437 ; 508  |
                            20438 ; 509  |//// Line In definitions (used for Line-In 1)
                            20439 ; 510  |//// 0dB point of the Line In
                            20440 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            20441 ; 512  |//// Minimum volume of Line In
                            20442 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            20443 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            20444 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            20445 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            20446 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            20447 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            20448 ; 519  |
                            20449 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            20450 ; 521  |//// 0dB point of the Line In
                            20451 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            20452 ; 523  |//// Minimum volume of Line In
                            20453 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            20454 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            20455 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            20456 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            20457 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            20458 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            20459 ; 530  |
                            20460 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            20461 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            20462 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            20463 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            20464 ; 535  |
                            20465 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            20466 ; 537  |////
                            20467 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            20468 ; 539  |////
                            20469 ; 540  |///
                            20470 ; 541  |#include <types.h>
                            20471 ; 542  |extern volatile WORD g_wActivityState;
                            20472 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            20473 ; 544  |
                            20474 ; 545  |void _reentrant Init5VSense(void);
                            20475 ; 546  |void _reentrant ServiceDCDC(void);
                            20476 ; 547  |
                            20477 ; 548  |////////////////////////////////////////////////////////////////////////////
                            20478 ; 549  |//// JPEG Thumbnail Mode Setting
                            20479 ; 550  |//// number of column in thumbnail mode
                            20480 ; 551  |#define THUMBNAIL_X 2           
                            20481 ; 552  |//// number of row in  thumbnail mode
                            20482 ; 553  |#define THUMBNAIL_Y 2           
                            20483 ; 554  |//// thumbnail boundary offset x
                            20484 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            20485 ; 556  |//// thumbnail boundary offset y
                            20486 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            20487 ; 558  |
                            20488 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            20489 ; 560  |
                            20490 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 340

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20492 
                            20493 ; 101  |
                            20494 ; 102  |/*========================================================================================
                                  ==========
                            20495 ; 103  |                                             CONSTANTS
                            20496 ; 104  |==========================================================================================
                                  ========*/
                            20497 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            20498 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            20499 ; 107  |Artistname                              1:0
                            20500 ; 108  |Albumname                               3:2
                            20501 ; 109  |Genrename                               5:4
                            20502 ; 110  |Songname                                7:6
                            20503 ; 111  |----------------------------------------------------------
                            20504 ; 112  |    Value (2 bits)                      Meanings
                            20505 ; 113  |    0                                   RAW and All ASCII
                            20506 ; 114  |    1                                   Uni-code
                            20507 ; 115  |    2                                   Mixed, non-unicode
                            20508 ; 116  |
                            20509 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            20510 ; 118  |*/
                            20511 ; 119  |#define BITMASK_ARTIST  (0x03)
                            20512 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            20513 ; 121  |#define BITMASK_GENRE   (0x30)
                            20514 ; 122  |#define BITMASK_SONG    (0xC0)
                            20515 ; 123  |
                            20516 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            20517 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            20518 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            20519 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            20520 ; 128  |
                            20521 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            20522 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            20523 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            20524 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            20525 ; 133  |
                            20526 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            20527 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            20528 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            20529 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            20530 ; 138  |
                            20531 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            20532 ; 140  |
                            20533 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            20534 ; 142  |
                            20535 ; 143  |#define INDEX_EOF       0xFFF
                            20536 ; 144  |#ifdef _FOLDER_BROWSE_
                            20537 ; 145  |#define INDEX_ROOT  0xffe
                            20538 ; 146  |#define UNKNOWN_RECORD  0xfff
                            20539 ; 147  |#endif  // _FOLDER_BROWSE_
                            20540 ; 148  |
                            20541 ; 149  |/* Constant for item_type */
                            20542 ; 150  |#define         ITEM_ARTIST                     0
                            20543 ; 151  |#define         ITEM_ALBUM                      1
                            20544 ; 152  |#define         ITEM_GENRE                      2
                            20545 ; 153  |#define         ITEM_TRACK                      3
                            20546 ; 154  |#define         ITEM_YEAR                       4
                            20547 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            20548 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            20549 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            20550 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            20551 ; 159  |#ifdef _NEWMUSIC_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 341

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20552 ; 160  |#define         ITEM_1DAY                       10
                            20553 ; 161  |#define         ITEM_1WEEK                      11
                            20554 ; 162  |#define         ITEM_1MONTH                     12
                            20555 ; 163  |#endif
                            20556 ; 164  |#ifdef _AUDIBLE_
                            20557 ; 165  |#define         ITEM_AUDIBLE            13
                            20558 ; 166  |#endif
                            20559 ; 167  |#define         ITEM_ON_THE_GO          14
                            20560 ; 168  |
                            20561 ; 169  |#define         ITEM_VOICE                      15
                            20562 ; 170  |#define         ITEM_FMREC                      16
                            20563 ; 171  |#define         ITEM_PHOTO                      17
                            20564 ; 172  |#ifdef _FOLDER_BROWSE_
                            20565 ; 173  |#define         ITEM_INTERNAL           18
                            20566 ; 174  |#define         ITEM_EXTERNAL       19
                            20567 ; 175  |#endif  // _FOLDER_BROWSE_
                            20568 ; 176  |#define     ITEM_UNKNOWN        0xff
                            20569 ; 177  |
                            20570 ; 178  |/*
                            20571 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            20572 ; 180  |option input.
                            20573 ; 181  |*/
                            20574 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            20575 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            20576 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            20577 ; 185  |#ifdef _FOLDER_BROWSE_
                            20578 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            20579 ; 187  |#endif  // _FOLDER_BROWSE_
                            20580 ; 188  |
                            20581 ; 189  |/* Constant for key action */
                            20582 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            20583 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            20584 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            20585 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            20586 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            20587 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            20588 ; 196  |
                            20589 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            20590 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            20591 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            20592 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            20593 ; 201  |
                            20594 ; 202  |#define         NO_SD                                   0
                            20595 ; 203  |#define         HAS_SD                                  1
                            20596 ; 204  |
                            20597 ; 205  |#define         PLAY_NORMAL                             0
                            20598 ; 206  |#define         PLAY_SHUFFLE                    1
                            20599 ; 207  |
                            20600 ; 208  |#define     PLAY_REPEAT_OFF         0
                            20601 ; 209  |#define     PLAY_REPEAT_ON          1
                            20602 ; 210  |
                            20603 ; 211  |#define     PLAY_SELECT_FLASH       0
                            20604 ; 212  |#define     PLAY_SELECT_SD          1
                            20605 ; 213  |
                            20606 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            20607 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 342

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20608 ; 216  |
                            20609 ; 217  |#define         ON_THE_GO_EXIST                 0
                            20610 ; 218  |#define         ON_THE_GO_FULL                  1
                            20611 ; 219  |#define         ON_THE_GO_FREE                  2
                            20612 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            20613 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            20614 ; 222  |
                            20615 ; 223  |#define         REC_VOICE_TYPE                  0
                            20616 ; 224  |#define         REC_FMREC_TYPE                  1
                            20617 ; 225  |#define         REC_PHOTO_TYPE                  2
                            20618 ; 226  |#define         VOICE_FILE_ADD                  0
                            20619 ; 227  |#define         VOICE_FILE_DEL                  1
                            20620 ; 228  |
                            20621 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            20622 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            20623 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            20624 ; 232  |flash or external SD card */
                            20625 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            20626 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            20627 ; 235  |#else
                            20628 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            20629 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            20630 ; 238  |
                            20631 ; 239  |/* number of byte in one DSP word */
                            20632 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            20633 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            20634 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            20635 ; 243  |are 10 level directory structure */
                            20636 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20637 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20638 ; 246  |
                            20639 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            20640 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            20641 ; 249  |/* number of songs in each new music list */
                            20642 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            20643 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            20644 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            20645 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            20646 ; 254  |/* number of songs in the on-the-fly list */
                            20647 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            20648 ; 256  |/* number of files audible list */
                            20649 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            20650 ; 258  |
                            20651 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            20652 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            20653 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            20654 ; 262  |
                            20655 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20656 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20657 ; 265  |#ifdef _FOLDER_BROWSE_
                            20658 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            20659 ; 267  |#else
                            20660 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            20661 ; 269  |#endif  // _FOLDER_BROWSE_
                            20662 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            20663 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            20664 ; 272  |
                            20665 ; 273  |#ifndef _MAX_DIR_DEPTH
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 343

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20666 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            20667 ; 275  |#endif  // _MAX_DIR_DEPTH
                            20668 ; 276  |
                            20669 ; 277  |/*========================================================================================
                                  ==========*/
                            20670 ; 278  |
                            20671 ; 279  |
                            20672 ; 280  |/*========================================================================================
                                  ==========
                            20673 ; 281  |                                               MACROS
                            20674 ; 282  |==========================================================================================
                                  ========*/
                            20675 ; 283  |
                            20676 ; 284  |/*========================================================================================
                                  ==========
                            20677 ; 285  |                                               ENUMS
                            20678 ; 286  |==========================================================================================
                                  ========*/
                            20679 ; 287  |#define NUM_OF_MEDIA                            (2)
                            20680 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            20681 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            20682 ; 290  |/*========================================================================================
                                  ==========
                            20683 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            20684 ; 292  |==========================================================================================
                                  ========*/
                            20685 ; 293  |
                            20686 ; 294  |typedef char    int8;
                            20687 ; 295  |typedef short   int16;
                            20688 ; 296  |typedef int     int24;
                            20689 ; 297  |typedef long    int32;
                            20690 ; 298  |
                            20691 ; 299  |typedef int     intx;
                            20692 ; 300  |
                            20693 ; 301  |typedef unsigned char   uint8;
                            20694 ; 302  |typedef unsigned short  uint16;
                            20695 ; 303  |typedef unsigned int    uint24;
                            20696 ; 304  |typedef unsigned long   uint32;
                            20697 
                            20701 
                            20702 ; 305  |
                            20703 ; 306  |/*
                            20704 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            20705 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            20706 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            20707 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            20708 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            20709 ; 312  |*/
                            20710 ; 313  |/*
                            20711 ; 314  |path_name[] _must_have_data_:
                            20712 ; 315  |path_name[] = (Max. 120 Characters);
                            20713 ; 316  |year range:
                            20714 ; 317  |year = 0x000000-0xFFFFFF;
                            20715 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            20716 ; 319  |Unknown track number:
                            20717 ; 320  |track_number = 0x7FFFFF;
                            20718 ; 321  |unicode refer to above #define BITMASK_*
                            20719 ; 322  |*/
                            20720 ; 323  |/*
                            20721 ; 324  |Interface of UI and Music Library
                            20722 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 344

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20723 ; 326  |
                            20724 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            20725 ; 328  |
                            20726 ; 329  |3) UI to Music Library variable passing length definition:
                            20727 ; 330  |        All ASCII Characters:
                            20728 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            20729 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            20730 ; 333  |        Unicode Characters:
                            20731 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            20732 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            20733 ; 336  |
                            20734 ; 337  |4) UI input data to Music Library in two formats.
                            20735 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            20736 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            20737 ; 340  |
                            20738 ; 341  |5) UI calling function:
                            20739 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            20740 ; 343  |        int16 option definition:
                            20741 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            20742 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            20743 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            20744 ; 347  |
                            20745 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            20746 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            20747 ; 350  |
                            20748 ; 351  |6) Modification Date:
                            20749 ; 352  |        uint24 g_file_time:
                            20750 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            20751 ; 354  |*/
                            20752 ; 355  |
                            20753 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            20754 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            20755 ; 358  |typedef struct _ram_song_info {
                            20756 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20757 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20758 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20759 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20760 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20761 ; 364  |    uint32 g_songFastKey;
                            20762 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20763 ; 366  |        uint24 year;
                            20764 ; 367  |        uint24 track_number;
                            20765 ; 368  |        uint8 unicode;
                            20766 ; 369  |} RAM_SONG_INFO_T;
                            20767 ; 370  |
                            20768 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            20769 ; 372  |typedef struct _flash_group_name {
                            20770 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20771 ; 374  |        uint8 unicode;
                            20772 ; 375  |} FLASH_GROUP_NAME_T;
                            20773 ; 376  |
                            20774 ; 377  |// struct to store directories information passed from UI
                            20775 ; 378  |#ifdef _FOLDER_BROWSE_
                            20776 ; 379  |typedef struct _ml_DirInfo {
                            20777 ; 380  |        uint24  u8Unicode : 8;
                            20778 ; 381  |        uint24  u12DirDepth : 12;
                            20779 ; 382  |        uint24  u4Added : 4;            
                            20780 ; 383  |        INT     iDirRecord;
                            20781 ; 384  |        DWORD   dwFastKey;
                            20782 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20783 ; 386  |} ML_DIRINFO_T;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 345

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20784 ; 387  |#endif  // _FOLDER_BROWSE_
                            20785 ; 388  |
                            20786 ; 389  |/*========================================================================================
                                  ==========
                            20787 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            20788 ; 391  |==========================================================================================
                                  ========*/
                            20789 ; 392  |extern uint24   IsPlayOnTheGo;
                            20790 
                            20796 
                            20797 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            20798 ; 394  |extern uint24   merge_id_list_flash[];
                            20799 ; 395  |extern uint24   merge_id_list_sd[];
                            20800 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            20801 ; 397  |#ifdef _FOLDER_BROWSE_
                            20802 
                            20815 
                            20816 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            20817 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20818 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            20819 ; 401  |#endif  // _FOLDER_BROWSE_
                            20820 ; 402  |extern INT _X    *sec_temp_buf_X;
                            20821 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            20822 ; 404  |
                            20823 ; 405  |/*========================================================================================
                                  ==========
                            20824 ; 406  |                                        FUNCTION PROTOTYPES
                            20825 ; 407  |==========================================================================================
                                  ========*/
                            20826 ; 408  |
                            20827 ; 409  |///////////////////////////////////////////////////////////////////////
                            20828 ; 410  |//! \brief
                            20829 ; 411  |//!
                            20830 ; 412  |//! \fntype Function
                            20831 ; 413  |//!
                            20832 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            20833 ; 415  |//! Call only once before inserting items. Call once for each media.
                            20834 ; 416  |//!
                            20835 ; 417  |//! \param[in]  none
                            20836 ; 418  |//!
                            20837 ; 419  |//! \return
                            20838 ; 420  |//!
                            20839 ; 421  |///////////////////////////////////////////////////////////////////////
                            20840 ; 422  |void ML_InitLibraryParameter(void);
                            20841 ; 423  |
                            20842 ; 424  |///////////////////////////////////////////////////////////////////////
                            20843 ; 425  |//! \brief
                            20844 ; 426  |//!
                            20845 ; 427  |//! \fntype Function
                            20846 ; 428  |//!
                            20847 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            20848 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            20849 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            20850 ; 432  |//! the song information is recorded in music library.
                            20851 ; 433  |//!
                            20852 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20853 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 346

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20854 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            20855 ; 437  |//!
                            20856 ; 438  |//! \return
                            20857 ; 439  |//!
                            20858 ; 440  |///////////////////////////////////////////////////////////////////////
                            20859 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            20860 
                            20874 
                            20875 ; 442  |
                            20876 ; 443  |///////////////////////////////////////////////////////////////////////
                            20877 ; 444  |//! \brief
                            20878 ; 445  |//!
                            20879 ; 446  |//! \fntype Function
                            20880 ; 447  |//!
                            20881 ; 448  |//! \param[in]
                            20882 ; 449  |//!
                            20883 ; 450  |//! \return
                            20884 ; 451  |//!
                            20885 ; 452  |///////////////////////////////////////////////////////////////////////
                            20886 ; 453  |#ifdef _FOLDER_BROWSE_
                            20887 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            20888 ; 455  |#endif  // _FOLDER_BROWSE_
                            20889 ; 456  |
                            20890 ; 457  |///////////////////////////////////////////////////////////////////////
                            20891 ; 458  |//! \brief
                            20892 ; 459  |//!
                            20893 ; 460  |//! \fntype Function
                            20894 ; 461  |//!
                            20895 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            20896 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            20897 ; 464  |//! music library for that particular media.
                            20898 ; 465  |//!
                            20899 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20900 ; 467  |//!
                            20901 ; 468  |//! \return
                            20902 ; 469  |//!
                            20903 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            20904 ; 471  |//!         function.
                            20905 ; 472  |///////////////////////////////////////////////////////////////////////
                            20906 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            20907 ; 474  |
                            20908 ; 475  |///////////////////////////////////////////////////////////////////////
                            20909 ; 476  |//! \brief
                            20910 ; 477  |//!
                            20911 ; 478  |//! \fntype Function
                            20912 ; 479  |//!
                            20913 ; 480  |//! \param[in]
                            20914 ; 481  |//!
                            20915 ; 482  |//! \return
                            20916 ; 483  |//!
                            20917 ; 484  |///////////////////////////////////////////////////////////////////////
                            20918 ; 485  |#ifdef _NEWMUSIC_
                            20919 ; 486  |void ML_UpdateNewMusic(void);
                            20920 ; 487  |#endif
                            20921 ; 488  |
                            20922 ; 489  |///////////////////////////////////////////////////////////////////////
                            20923 ; 490  |//! \brief
                            20924 ; 491  |//!
                            20925 ; 492  |//! \fntype Function
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 347

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20926 ; 493  |//!
                            20927 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            20928 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            20929 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            20930 ; 497  |//!
                            20931 ; 498  |//! \param[in]  none
                            20932 ; 499  |//!
                            20933 ; 500  |//! \return
                            20934 ; 501  |//!
                            20935 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20936 ; 503  |//!         must be called before calling any other music library functions.
                            20937 ; 504  |///////////////////////////////////////////////////////////////////////
                            20938 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            20939 ; 506  |
                            20940 ; 507  |///////////////////////////////////////////////////////////////////////
                            20941 ; 508  |//! \brief
                            20942 ; 509  |//!
                            20943 ; 510  |//! \fntype Function
                            20944 ; 511  |//!
                            20945 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            20946 ; 513  |//! library operation.
                            20947 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            20948 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            20949 ; 516  |//! music.sec file do not exist.
                            20950 ; 517  |//!
                            20951 ; 518  |//! \param[in]  none
                            20952 ; 519  |//!
                            20953 ; 520  |//! \return
                            20954 ; 521  |//!
                            20955 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20956 ; 523  |//!         must be called before calling any other music library functions.
                            20957 ; 524  |///////////////////////////////////////////////////////////////////////
                            20958 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            20959 ; 526  |
                            20960 ; 527  |///////////////////////////////////////////////////////////////////////
                            20961 ; 528  |//! \brief
                            20962 ; 529  |//!
                            20963 ; 530  |//! \fntype Function
                            20964 ; 531  |//!
                            20965 ; 532  |//! Preload the list, prepare for renew.
                            20966 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            20967 ; 534  |//! structure in RAM.
                            20968 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            20969 ; 536  |//! in RAM.
                            20970 ; 537  |//!
                            20971 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            20972 ; 539  |//!
                            20973 ; 540  |//! \return
                            20974 ; 541  |//!
                            20975 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            20976 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            20977 ; 544  |///////////////////////////////////////////////////////////////////////
                            20978 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            20979 ; 546  |
                            20980 ; 547  |///////////////////////////////////////////////////////////////////////
                            20981 ; 548  |//! \brief
                            20982 ; 549  |//!
                            20983 ; 550  |//! \fntype Function
                            20984 ; 551  |//!
                            20985 ; 552  |//! Save the list to flash memory.
                            20986 ; 553  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 348

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20987 ; 554  |//! \param[in]
                            20988 ; 555  |//!
                            20989 ; 556  |//! \return
                            20990 ; 557  |//!
                            20991 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            20992 ; 559  |//!         changed by the user.
                            20993 ; 560  |///////////////////////////////////////////////////////////////////////
                            20994 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            20995 ; 562  |
                            20996 ; 563  |///////////////////////////////////////////////////////////////////////
                            20997 ; 564  |//! \brief
                            20998 ; 565  |//!
                            20999 ; 566  |//! \fntype Function
                            21000 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            21001 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            21002 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            21003 ; 570  |//! Otherwise the song is deleted.
                            21004 ; 571  |//!
                            21005 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21006 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            21007 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            21008 ; 575  |//!
                            21009 ; 576  |//! \return
                            21010 ; 577  |//!
                            21011 ; 578  |///////////////////////////////////////////////////////////////////////
                            21012 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            21013 ; 580  |
                            21014 ; 581  |///////////////////////////////////////////////////////////////////////
                            21015 ; 582  |//! \brief
                            21016 ; 583  |//!
                            21017 ; 584  |//! \fntype Function
                            21018 ; 585  |//!
                            21019 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            21020 ; 587  |//! in the ML_UpdateOnTheGo().
                            21021 ; 588  |//!
                            21022 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21023 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            21024 ; 591  |//!
                            21025 ; 592  |//! \return
                            21026 ; 593  |//!
                            21027 ; 594  |///////////////////////////////////////////////////////////////////////
                            21028 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            21029 ; 596  |
                            21030 ; 597  |///////////////////////////////////////////////////////////////////////
                            21031 ; 598  |//! \brief
                            21032 ; 599  |//!
                            21033 ; 600  |//! \fntype Function
                            21034 ; 601  |//!
                            21035 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            21036 ; 603  |//!
                            21037 ; 604  |//! \param[in]  none
                            21038 ; 605  |//!
                            21039 ; 606  |//! \return
                            21040 ; 607  |//!
                            21041 ; 608  |///////////////////////////////////////////////////////////////////////
                            21042 ; 609  |void ML_UpdateOnTheGo(void);
                            21043 ; 610  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 349

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21044 ; 611  |///////////////////////////////////////////////////////////////////////
                            21045 ; 612  |//! \brief
                            21046 ; 613  |//!
                            21047 ; 614  |//! \fntype Function
                            21048 ; 615  |//!
                            21049 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            21050 ; 617  |//! Call only once before inserting items. Call once for each media.
                            21051 ; 618  |//!
                            21052 ; 619  |//! \param[in]  none
                            21053 ; 620  |//!
                            21054 ; 621  |//! \return
                            21055 ; 622  |//!
                            21056 ; 623  |///////////////////////////////////////////////////////////////////////
                            21057 ; 624  |void ML_InitVoiceParameter(void);
                            21058 ; 625  |
                            21059 ; 626  |///////////////////////////////////////////////////////////////////////
                            21060 ; 627  |//! \brief
                            21061 ; 628  |//!
                            21062 ; 629  |//! \fntype Function
                            21063 ; 630  |//!
                            21064 ; 631  |//! \param[in]
                            21065 ; 632  |//!
                            21066 ; 633  |//! \return
                            21067 ; 634  |//!
                            21068 ; 635  |///////////////////////////////////////////////////////////////////////
                            21069 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            21070 ; 637  |
                            21071 ; 638  |///////////////////////////////////////////////////////////////////////
                            21072 ; 639  |//! \brief
                            21073 ; 640  |//!
                            21074 ; 641  |//! \fntype Function
                            21075 ; 642  |//!
                            21076 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            21077 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            21078 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            21079 ; 646  |//!
                            21080 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21081 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            21082 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            21083 ; 650  |//!
                            21084 ; 651  |//! \return
                            21085 ; 652  |//!
                            21086 ; 653  |///////////////////////////////////////////////////////////////////////
                            21087 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            21088 ; 655  |
                            21089 ; 656  |///////////////////////////////////////////////////////////////////////
                            21090 ; 657  |//! \brief
                            21091 ; 658  |//!
                            21092 ; 659  |//! \fntype Function
                            21093 ; 660  |//!
                            21094 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            21095 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            21096 ; 663  |//! of music library for that particular media.
                            21097 ; 664  |//!
                            21098 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21099 ; 666  |//!
                            21100 ; 667  |//! \return
                            21101 ; 668  |//!
                            21102 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 350

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21103 ; 670  |//!         function.
                            21104 ; 671  |///////////////////////////////////////////////////////////////////////
                            21105 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            21106 ; 673  |
                            21107 ; 674  |///////////////////////////////////////////////////////////////////////
                            21108 ; 675  |//! \brief
                            21109 ; 676  |//!
                            21110 ; 677  |//! \fntype Function
                            21111 ; 678  |//!
                            21112 ; 679  |//! Called by UI, the merge the music library tables album,
                            21113 ; 680  |//! artist, genre, song and year.
                            21114 ; 681  |//!
                            21115 ; 682  |//! \param[in]  none
                            21116 ; 683  |//!
                            21117 ; 684  |//! \return
                            21118 ; 685  |//!
                            21119 ; 686  |///////////////////////////////////////////////////////////////////////
                            21120 ; 687  |void ML_MergeLibraryTables(void);
                            21121 ; 688  |
                            21122 ; 689  |///////////////////////////////////////////////////////////////////////
                            21123 ; 690  |//! \brief
                            21124 ; 691  |//!
                            21125 ; 692  |//! \fntype Function
                            21126 ; 693  |//!
                            21127 ; 694  |//! Called by UI, the merge the music library tables album,
                            21128 ; 695  |//! artist, genre, song and year.
                            21129 ; 696  |//!
                            21130 ; 697  |//! \param[in]  none
                            21131 ; 698  |//!
                            21132 ; 699  |//! \return
                            21133 ; 700  |//!
                            21134 ; 701  |///////////////////////////////////////////////////////////////////////
                            21135 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21136 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21137 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            21138 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            21139 ; 706  |
                            21140 ; 707  |///////////////////////////////////////////////////////////////////////
                            21141 ; 708  |//! \brief
                            21142 ; 709  |//!
                            21143 ; 710  |//! \fntype Function
                            21144 ; 711  |//!
                            21145 ; 712  |//! \param[in]
                            21146 ; 713  |//!
                            21147 ; 714  |//! \return
                            21148 ; 715  |//!
                            21149 ; 716  |///////////////////////////////////////////////////////////////////////
                            21150 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            21151 ; 718  |
                            21152 ; 719  |/*========================================================================================
                                  ========*/
                            21153 ; 720  |
                            21154 ; 721  |// Siukoon 2005-02-28
                            21155 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            21156 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            21157 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            21158 ; 725  |#else
                            21159 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            21160 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            21161 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 351

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21162 ; 729  |#define WORD_PER_SECTOR             (171)
                            21163 ; 730  |#define BYTE_PER_SECTOR             (512)
                            21164 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            21165 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            21166 ; 733  |
                            21167 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            21168 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            21169 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            21170 ; 737  |
                            21171 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            21172 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            21173 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            21174 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            21175 ; 742  |
                            21176 ; 743  |/////////////////////
                            21177 ; 744  |
                            21178 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            21179 ; 746  |
                            21180 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            21181 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            21182 ; 749  |#else
                            21183 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            21184 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            21185 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            21186 ; 753  |
                            21187 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            21188 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            21189 ; 756  |
                            21190 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            21191 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            21192 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            21193 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            21194 ; 761  |#else
                            21195 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            21196 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            21197 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            21198 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            21199 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            21200 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            21201 ; 768  |
                            21202 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            21203 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            21204 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            21205 ; 772  |#else
                            21206 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            21207 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            21208 ; 775  |
                            21209 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            21210 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            21211 ; 778  |
                            21212 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            21213 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            21214 ; 781  |
                            21215 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            21216 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            21217 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            21218 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 352

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21219 ; 786  |#else
                            21220 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            21221 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            21222 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            21223 ; 790  |
                            21224 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            21225 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            21226 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            21227 ; 794  |#else
                            21228 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            21229 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            21230 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            21231 ; 798  |
                            21232 ; 799  |#ifdef __cplusplus
                            21233 ; 800  |}
                            21234 ; 801  |#endif
                            21235 ; 802  |
                            21236 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            21237 
                            21239 
                            21240 ; 6    |#include "fsapi.h"
                            21241 
                            21243 
                            21244 ; 1    |#ifndef _FSAPI_H_
                            21245 ; 2    |#define _FSAPI_H_
                            21246 ; 3    |#include "filespec.h"
                            21247 
                            21249 
                            21250 ; 1    |#ifndef _FILESPEC_H_
                            21251 ; 2    |#define _FILESPEC_H_
                            21252 ; 3    |#include  "fstypes.h"
                            21253 
                            21255 
                            21256 ; 1    |#ifndef _FS_TYPE_H_
                            21257 ; 2    |#define _FS_TYPE_H_
                            21258 ; 3    |
                            21259 ; 4    |#include   "types.h"
                            21260 
                            21262 
                            21263 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21264 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            21265 ; 3    |//
                            21266 ; 4    |// Filename: types.h
                            21267 ; 5    |// Description: Standard data types
                            21268 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21269 ; 7    |
                            21270 ; 8    |#ifndef _TYPES_H
                            21271 ; 9    |#define _TYPES_H
                            21272 ; 10   |
                            21273 ; 11   |// TODO:  move this outta here!
                            21274 ; 12   |#if !defined(NOERROR)
                            21275 ; 13   |#define NOERROR 0
                            21276 ; 14   |#define SUCCESS 0
                            21277 ; 15   |#endif 
                            21278 ; 16   |#if !defined(SUCCESS)
                            21279 ; 17   |#define SUCCESS  0
                            21280 ; 18   |#endif
                            21281 ; 19   |#if !defined(ERROR)
                            21282 ; 20   |#define ERROR   -1
                            21283 ; 21   |#endif
                            21284 ; 22   |#if !defined(FALSE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 353

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21285 ; 23   |#define FALSE 0
                            21286 ; 24   |#endif
                            21287 ; 25   |#if !defined(TRUE)
                            21288 ; 26   |#define TRUE  1
                            21289 ; 27   |#endif
                            21290 ; 28   |
                            21291 ; 29   |#if !defined(NULL)
                            21292 ; 30   |#define NULL 0
                            21293 ; 31   |#endif
                            21294 ; 32   |
                            21295 ; 33   |#define MAX_INT     0x7FFFFF
                            21296 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            21297 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            21298 ; 36   |#define MAX_ULONG   (-1) 
                            21299 ; 37   |
                            21300 ; 38   |#define WORD_SIZE   24              // word size in bits
                            21301 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            21302 ; 40   |
                            21303 ; 41   |
                            21304 ; 42   |#define BYTE    unsigned char       // btVarName
                            21305 ; 43   |#define CHAR    signed char         // cVarName
                            21306 ; 44   |#define USHORT  unsigned short      // usVarName
                            21307 ; 45   |#define SHORT   unsigned short      // sVarName
                            21308 ; 46   |#define WORD    unsigned int        // wVarName
                            21309 ; 47   |#define INT     signed int          // iVarName
                            21310 ; 48   |#define DWORD   unsigned long       // dwVarName
                            21311 ; 49   |#define LONG    signed long         // lVarName
                            21312 ; 50   |#define BOOL    unsigned int        // bVarName
                            21313 ; 51   |#define FRACT   _fract              // frVarName
                            21314 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            21315 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            21316 ; 54   |#define FLOAT   float               // fVarName
                            21317 ; 55   |#define DBL     double              // dVarName
                            21318 ; 56   |#define ENUM    enum                // eVarName
                            21319 ; 57   |#define CMX     _complex            // cmxVarName
                            21320 ; 58   |typedef WORD UCS3;                   // 
                            21321 ; 59   |
                            21322 ; 60   |#define UINT16  unsigned short
                            21323 ; 61   |#define UINT8   unsigned char   
                            21324 ; 62   |#define UINT32  unsigned long
                            21325 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21326 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21327 ; 65   |#define WCHAR   UINT16
                            21328 ; 66   |
                            21329 ; 67   |//UINT128 is 16 bytes or 6 words
                            21330 ; 68   |typedef struct UINT128_3500 {   
                            21331 ; 69   |    int val[6];     
                            21332 ; 70   |} UINT128_3500;
                            21333 ; 71   |
                            21334 ; 72   |#define UINT128   UINT128_3500
                            21335 ; 73   |
                            21336 ; 74   |// Little endian word packed byte strings:   
                            21337 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21338 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21339 ; 77   |// Little endian word packed byte strings:   
                            21340 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21341 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21342 ; 80   |
                            21343 ; 81   |// Declare Memory Spaces To Use When Coding
                            21344 ; 82   |// A. Sector Buffers
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 354

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21345 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            21346 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            21347 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            21348 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            21349 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            21350 ; 88   |// B. Media DDI Memory
                            21351 ; 89   |#define MEDIA_DDI_MEM _Y
                            21352 ; 90   |
                            21353 ; 91   |
                            21354 ; 92   |
                            21355 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            21356 ; 94   |// Examples of circular pointers:
                            21357 ; 95   |//    INT CIRC cpiVarName
                            21358 ; 96   |//    DWORD CIRC cpdwVarName
                            21359 ; 97   |
                            21360 ; 98   |#define RETCODE INT                 // rcVarName
                            21361 ; 99   |
                            21362 ; 100  |// generic bitfield structure
                            21363 ; 101  |struct Bitfield {
                            21364 ; 102  |    unsigned int B0  :1;
                            21365 ; 103  |    unsigned int B1  :1;
                            21366 ; 104  |    unsigned int B2  :1;
                            21367 ; 105  |    unsigned int B3  :1;
                            21368 ; 106  |    unsigned int B4  :1;
                            21369 ; 107  |    unsigned int B5  :1;
                            21370 ; 108  |    unsigned int B6  :1;
                            21371 ; 109  |    unsigned int B7  :1;
                            21372 ; 110  |    unsigned int B8  :1;
                            21373 ; 111  |    unsigned int B9  :1;
                            21374 ; 112  |    unsigned int B10 :1;
                            21375 ; 113  |    unsigned int B11 :1;
                            21376 ; 114  |    unsigned int B12 :1;
                            21377 ; 115  |    unsigned int B13 :1;
                            21378 ; 116  |    unsigned int B14 :1;
                            21379 ; 117  |    unsigned int B15 :1;
                            21380 ; 118  |    unsigned int B16 :1;
                            21381 ; 119  |    unsigned int B17 :1;
                            21382 ; 120  |    unsigned int B18 :1;
                            21383 ; 121  |    unsigned int B19 :1;
                            21384 ; 122  |    unsigned int B20 :1;
                            21385 ; 123  |    unsigned int B21 :1;
                            21386 ; 124  |    unsigned int B22 :1;
                            21387 ; 125  |    unsigned int B23 :1;
                            21388 ; 126  |};
                            21389 ; 127  |
                            21390 ; 128  |union BitInt {
                            21391 ; 129  |        struct Bitfield B;
                            21392 ; 130  |        int        I;
                            21393 ; 131  |};
                            21394 ; 132  |
                            21395 ; 133  |#define MAX_MSG_LENGTH 10
                            21396 ; 134  |struct CMessage
                            21397 ; 135  |{
                            21398 ; 136  |        unsigned int m_uLength;
                            21399 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            21400 ; 138  |};
                            21401 ; 139  |
                            21402 ; 140  |typedef struct {
                            21403 ; 141  |    WORD m_wLength;
                            21404 ; 142  |    WORD m_wMessage;
                            21405 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            21406 ; 144  |} Message;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 355

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21407 ; 145  |
                            21408 ; 146  |struct MessageQueueDescriptor
                            21409 ; 147  |{
                            21410 ; 148  |        int *m_pBase;
                            21411 ; 149  |        int m_iModulo;
                            21412 ; 150  |        int m_iSize;
                            21413 ; 151  |        int *m_pHead;
                            21414 ; 152  |        int *m_pTail;
                            21415 ; 153  |};
                            21416 ; 154  |
                            21417 ; 155  |struct ModuleEntry
                            21418 ; 156  |{
                            21419 ; 157  |    int m_iSignaledEventMask;
                            21420 ; 158  |    int m_iWaitEventMask;
                            21421 ; 159  |    int m_iResourceOfCode;
                            21422 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            21423 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            21424 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            21425 ; 163  |    int m_uTimeOutHigh;
                            21426 ; 164  |    int m_uTimeOutLow;
                            21427 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            21428 ; 166  |};
                            21429 ; 167  |
                            21430 ; 168  |union WaitMask{
                            21431 ; 169  |    struct B{
                            21432 ; 170  |        unsigned int m_bNone     :1;
                            21433 ; 171  |        unsigned int m_bMessage  :1;
                            21434 ; 172  |        unsigned int m_bTimer    :1;
                            21435 ; 173  |        unsigned int m_bButton   :1;
                            21436 ; 174  |    } B;
                            21437 ; 175  |    int I;
                            21438 ; 176  |} ;
                            21439 ; 177  |
                            21440 ; 178  |
                            21441 ; 179  |struct Button {
                            21442 ; 180  |        WORD wButtonEvent;
                            21443 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            21444 ; 182  |};
                            21445 ; 183  |
                            21446 ; 184  |struct Message {
                            21447 ; 185  |        WORD wMsgLength;
                            21448 ; 186  |        WORD wMsgCommand;
                            21449 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            21450 ; 188  |};
                            21451 ; 189  |
                            21452 ; 190  |union EventTypes {
                            21453 ; 191  |        struct CMessage msg;
                            21454 ; 192  |        struct Button Button ;
                            21455 ; 193  |        struct Message Message;
                            21456 ; 194  |};
                            21457 ; 195  |
                            21458 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            21459 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            21460 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            21461 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            21462 ; 200  |
                            21463 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            21464 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            21465 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            21466 ; 204  |
                            21467 ; 205  |#if DEBUG
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 356

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21468 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            21469 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            21470 ; 208  |#else 
                            21471 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            21472 ; 210  |#define DebugBuildAssert(x)    
                            21473 ; 211  |#endif
                            21474 ; 212  |
                            21475 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            21476 ; 214  |//  #pragma asm
                            21477 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            21478 ; 216  |//  #pragma endasm
                            21479 ; 217  |
                            21480 ; 218  |
                            21481 ; 219  |#ifdef COLOR_262K
                            21482 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            21483 ; 221  |#elif defined(COLOR_65K)
                            21484 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            21485 ; 223  |#else
                            21486 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            21487 ; 225  |#endif
                            21488 ; 226  |    
                            21489 ; 227  |#endif // #ifndef _TYPES_H
                            21490 
                            21492 
                            21493 ; 5    |
                            21494 ; 6    |// move FSMEDIA_TABLE from devicetable.h  15Apr2005   First moved in SDK2.6.
                            21495 ; 7    |typedef struct
                            21496 ; 8    |{
                            21497 ; 9    |
                            21498 ; 10   |INT     _Y BytesPerSector;
                            21499 ; 11   |INT     _Y SectorsPerCluster;
                            21500 ; 12   |INT     _Y RsvdSectors;
                            21501 ; 13   |INT     _Y NoOfFATs;
                            21502 ; 14   |INT     _Y MaxRootDirEntries;
                            21503 ; 15   |LONG    _Y TotalSectors;
                            21504 ; 16   |LONG    _Y FATSize;
                            21505 ; 17   |LONG    _Y RootdirCluster;
                            21506 ; 18   |//INT   _Y FSInfoSector;
                            21507 ; 19   |//INT   _Y BkBootSector;
                            21508 ; 20   |LONG    _Y NextFreeCluster;
                            21509 ; 21   |LONG    _Y TotalFreeClusters;
                            21510 ; 22   |INT     _Y RootDirSectors;
                            21511 ; 23   |INT     _Y FIRSTDataSector;
                            21512 ; 24   |INT    _Y FATType;
                            21513 ; 25   |LONG   _Y TotalNoofclusters;
                            21514 ; 26   |INT    _Y ClusterMask;
                            21515 ; 27   |INT    _Y ClusterShift;
                            21516 ; 28   |INT    _Y SectorShift;
                            21517 ; 29   |INT    _Y SectorMask;
                            21518 ; 30   |INT    _Y DevicePresent;
                            21519 ; 31   |LONG   _Y FirRootdirsec;
                            21520 ; 32   |INT             _Y FSInfoSector;
                            21521 ; 33   |}FSMEDIA_TABLE;
                            21522 ; 34   |
                            21523 ; 35   |
                            21524 ; 36   |#define         MAXDEVICES              2
                            21525 ; 37   |//#define       NUMCACHES               8  // this is already in fsproj.h (2 for player 2 
                                  for mtp as of 28jun2005) TOVERIFY 2 ok for player and mtp. 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 357

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21526 ; 38   |
                            21527 ; 39   |// NOTE:  This offset is the same no matter what the sector actual size!  
                            21528 ; 40   |//        TOVERIFY 3.0 doesn't have this defined but uses it in filesystempresent.c. lbmlc
                                   def'd it here so I insert it here.
                            21529 ; 41   |#define         FATFS_SIGNATURE_OFFSET  510
                            21530 ; 42   |#define         BOOTSECTOR              0
                            21531 ; 43   |#define     FSINFOSECTOR        1
                            21532 ; 44   |
                            21533 ; 45   |#define     READ_MODE           1
                            21534 ; 46   |#define     WRITE_MODE          2
                            21535 ; 47   |#define     APPEND_MODE         4
                            21536 ; 48   |#define     SEQ_WRITE_MODE      8
                            21537 ; 49   |#define     DIRECTORY_MODE         16
                            21538 ; 50   |#define     CREATE_MODE        32
                            21539 ; 51   |
                            21540 ; 52   |#define     RPLUS               5
                            21541 ; 53   |#define     WPLUS                   6
                            21542 ; 54   |#define     APLUS               7
                            21543 ; 55   |
                            21544 ; 56   |
                            21545 ; 57   |
                            21546 ; 58   |#define     X_MEMORY            0
                            21547 ; 59   |#define     Y_MEMORY            2
                            21548 ; 60   |#define     P_MEMORY            4
                            21549 ; 61   |
                            21550 ; 62   |#define     FAT12               0 
                            21551 ; 63   |#define     FAT16               1   
                            21552 ; 64   |#define     FAT32               2 
                            21553 ; 65   |
                            21554 ; 66   |
                            21555 ; 67   |#define FAT12EOF            0x0FFF
                            21556 ; 68   |#define FAT16EOF            0xFFFF
                            21557 ; 69   |#define FAT32EOF            0x0FFFFFFF
                            21558 ; 70   |
                            21559 ; 71   |
                            21560 ; 72   |
                            21561 ; 73   |#define FAT12FREECX         0x000
                            21562 ; 74   |#define FAT16FREECX         0x0000
                            21563 ; 75   |#define FAT32FREECX         0x00000000
                            21564 ; 76   |
                            21565 ; 77   |
                            21566 ; 78   |#define  DBCS               1
                            21567 ; 79   |#define  UNICODE            2
                            21568 ; 80   |
                            21569 ; 81   |
                            21570 ; 82   |#define     CREATION_DATE       1
                            21571 ; 83   |#define     CREATION_TIME       2
                            21572 ; 84   |#define     MODIFICATION_DATE   3
                            21573 ; 85   |#define     MODIFICATION_TIME   4
                            21574 ; 86   |
                            21575 ; 87   |
                            21576 ; 88   |#define     READ_ONLY      0X01
                            21577 ; 89   |#define     HIDDEN         0X02
                            21578 ; 90   |#define     SYSTEM         0X04
                            21579 ; 91   |#define     VOLUME_ID      0X08
                            21580 ; 92   |#define     DIRECTORY      0X10
                            21581 ; 93   |#define     ARCHIVE        0X20
                            21582 ; 94   |
                            21583 ; 95   |#define READCOUNTER         105
                            21584 ; 96   |#define WRITECOUNTER        100
                            21585 ; 97   |#define FLUSHCOUNTER        200
                            21586 ; 98   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 358

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21587 ; 99   |
                            21588 ; 100  |#define DEFAULT_MEMORY      Y_MEMORY
                            21589 ; 101  |
                            21590 ; 102  |#define  CWD_HANDLE           0
                            21591 ; 103  |#define  DIRECTORY_HANDLE     1
                            21592 ; 104  |#define  FIRST_VALID_HANDLE   2
                            21593 ; 105  |#define  END_OF_DIR_PATH      3
                            21594 ; 106  |
                            21595 ; 107  |//Constants for Sector read and write (Normal and FAT 
                            21596 ; 108  |#define         NORMALTYPE              0
                            21597 ; 109  |#define         FATTYPE                 1
                            21598 ; 110  |#define     RAWTYPE         2
                            21599 ; 111  |
                            21600 ; 112  |#define  SHORTNAMERES_CH      6
                            21601 ; 113  |#define  LONGNAMERES_CH       9
                            21602 ; 114  |#define  MAXFILENAME_CH       260
                            21603 ; 115  |
                            21604 ; 116  |#define VOLUME_TYPE          0
                            21605 ; 117  |#define DIR_TYPE             1
                            21606 ; 118  |#define FILE_TYPE            2
                            21607 ; 119  |                                           
                            21608 ; 120  |#define WRITE_TYPE_RANDOM               0
                            21609 ; 121  |#define WRITE_TYPE_SEQ_FIRST    1
                            21610 ; 122  |#define WRITE_TYPE_SEQ_NEXT             2
                            21611 ; 123  |#define WRITE_TYPE_NOREADBACK   3
                            21612 ; 124  |                  
                            21613 ; 125  |
                            21614 ; 126  |#define     HANDLEENTRYSIZE         19
                            21615 ; 127  |
                            21616 ; 128  |// DEVICERECORDSIZE is now only defined in cachedef.h so deleted from here in first 3.1 pr
                                  elim 
                            21617 ; 129  |
                            21618 ; 130  |#define     CACHEDESCRSIZE          8
                            21619 ; 131  |#define     CACHEBUFSIZE            705
                            21620 ; 132  |
                            21621 ; 133  |#define     UCS2s                     0
                            21622 ; 134  |#define     UCS3s                     1
                            21623 ; 135  |
                            21624 ; 136  |#define     FAT32FSIFREECOUNTSIZE       4
                            21625 ; 137  |
                            21626 ; 138  |#endif // _FS_TYPE_H_
                            21627 ; 139  |
                            21628 
                            21630 
                            21631 ; 4    |#define MAX_FILESNAME   13
                            21632 ; 5    |
                            21633 ; 6    |typedef struct {
                            21634 ; 7    |    INT     gCurrentRecord;
                            21635 ; 8    |    INT     DirAttribute;
                            21636 ; 9    |    _packed char    FileName[9];
                            21637 ; 10   |    _packed char    FileExtension[4];
                            21638 ; 11   |}FILESPEC;
                            21639 ; 12   |
                            21640 ; 13   |typedef struct {
                            21641 ; 14   |    INT attrib;
                            21642 ; 15   |        LONG FileSize;
                            21643 ; 16   |    int  device;
                            21644 ; 17   |    INT startrecord;
                            21645 ; 18   |    _packed char name[MAX_FILESNAME];
                            21646 ; 19   |        LONG Key;
                            21647 ; 20   |}Finddata;
                            21648 ; 21   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 359

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21649 ; 22   |
                            21650 
                            21652 
                            21653 ; 4    |extern _reentrant LONG Ftell(INT HandleNumber);
                            21654 ; 5    |extern _reentrant LONG Feof(INT HandleNumber);
                            21655 ; 6    |extern _reentrant INT *Fputs(INT HandleNumber,INT *Buffer);
                            21656 ; 7    |extern _reentrant LONG Fread(INT HandleNumber,INT *Buffer,LONG NumBytesToRead,INT Source_M
                                  emory,INT MOdulo);
                            21657 ; 8    |extern _reentrant INT Fgetc(INT HandleNumber);
                            21658 ; 9    |extern _reentrant INT Fputc(INT HandleNumber,INT ByteToWrite);
                            21659 ; 10   |extern _reentrant LONG ReadDirectoryRecord(INT HandleNumber,INT RecordNumber,INT *Buffer);
                                  
                            21660 ; 11   |extern _reentrant INT Fseek(INT HandleNumber,LONG NumBytesToSeek,INT SeekPosition);
                            21661 ; 12   |extern _reentrant INT Fopen(_packed char *filepath,_packed char *mode);
                            21662 ; 13   |extern _reentrant LONG Fwrite(INT HandleNumber,INT  *Buffer,LONG NumBytesToWrite,INT Sourc
                                  e_Memory,INT MOdulo);
                            21663 ; 14   |extern _reentrant LONG Totalfreecluster(INT DeviceNum);
                            21664 ; 15   |extern _reentrant INT Rmdir(_packed char *filepath);
                            21665 ; 16   |extern _reentrant INT Rmdirw(_packed char *filepath);
                            21666 ; 17   |extern _reentrant INT Mkdir(_packed char *filepath);
                            21667 ; 18   |
                            21668 ; 19   |        //      SGTL-HK 27-05-2005
                            21669 ; 20   |extern _reentrant INT Mkdirw(UCS3 *filepath);
                            21670 ; 21   |
                            21671 ; 22   |extern _reentrant INT Chdir(_packed char *filepath);
                            21672 ; 23   |extern _reentrant INT FastOpen(LONG Key,_packed char *mode);
                            21673 ; 24   |
                            21674 ; 25   |extern _reentrant INT Setcwd(_packed char *filepath, _packed char *gCworkingDir,INT index,
                                  INT length);
                            21675 ; 26   |extern _reentrant _packed char *Getcwd(void);
                            21676 ; 27   |extern  _reentrant _packed char *Fgets(INT HandleNumber,INT NumBytesToRead, _packed char *
                                  Buffer);
                            21677 ; 28   |extern INT  FSInit(INT _X *bufx, INT _Y *bufy, INT maxdevices, INT maxhandles, INT maxcach
                                  es);
                            21678 ; 29   |extern INT  FlushCache(void);
                            21679 ; 30   |extern _reentrant INT FsShutDown(void);
                            21680 ; 31   |extern _reentrant LONG GetFileSize(INT HandleNumber);
                            21681 ; 32   |
                            21682 ; 33   |extern _reentrant INT filegetattrib(_packed char *FilePath);
                            21683 ; 34   |extern _reentrant INT Fopenw(INT *filepath,_packed char *mode);
                            21684 ; 35   |extern _reentrant INT Fremove(_packed char *filepath);
                            21685 ; 36   |extern _reentrant INT Fremovew(_packed char *filepath);
                            21686 ; 37   |extern _reentrant void DBCSToUnicode(_packed unsigned char *pDBCS, WORD *pUnicode,INT iLen
                                  gth);
                            21687 ; 38   |extern INT FlushCache(void);
                            21688 ; 39   |extern _reentrant INT DeleteTree(_packed char *Path);
                            21689 ; 40   |extern _reentrant INT Fclose(INT HandleNumber);
                            21690 ; 41   |extern INT FSMediaPresent(INT DeviceNum);
                            21691 ; 42   |extern INT FSFATType (INT DeviceNum);
                            21692 ; 43   |extern  INT _reentrant  GetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            21693 ; 44   |extern _reentrant INT SetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            21694 ; 45   |extern _reentrant LONG FgetFastHandle(INT HandleNumber);
                            21695 ; 46   |
                            21696 ; 47   |extern _reentrant INT ConstructLongFileName(INT HandleNumber, INT RecordNumber, INT *LFNBu
                                  ffer);
                            21697 ; 48   |extern _reentrant void Uppercase(_packed char *file); 
                            21698 ; 49   |extern _reentrant INT FindNext(INT HandleNumber,Finddata *_finddata);
                            21699 
                            21709 
                            21710 ; 50   |extern _reentrant INT FindFirst(Finddata *_finddata,_packed char *FileName);
                            21711 ; 51   |extern _reentrant void ClearData(Finddata *_finddata);
                            21712 ; 52   |extern _reentrant INT GetShortfilename(LONG Key,INT *Buffer);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 360

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21713 ; 53   |
                            21714 ; 54   |
                            21715 ; 55   |
                            21716 ; 56   |
                            21717 ; 57   |typedef struct
                            21718 ; 58   |{
                            21719 ; 59   |
                            21720 ; 60   |INT             Day;
                            21721 ; 61   |INT             Month;
                            21722 ; 62   |INT             Year;
                            21723 ; 63   |}DIR_DATE;
                            21724 ; 64   |
                            21725 ; 65   |
                            21726 ; 66   |typedef struct
                            21727 ; 67   |{
                            21728 ; 68   |
                            21729 ; 69   |INT             Second;
                            21730 ; 70   |INT             Minute;
                            21731 ; 71   |INT             Hour;
                            21732 ; 72   |}DIR_TIME;
                            21733 ; 73   |
                            21734 ; 74   |
                            21735 ; 75   |typedef struct
                            21736 ; 76   |{
                            21737 ; 77   |LONG CurrentOffset;     
                            21738 ; 78   |LONG CurrentCluster;
                            21739 ; 79   |}HANDLECONTEXT;
                            21740 ; 80   |
                            21741 ; 81   |extern _reentrant INT filesetattrib(INT HandleNumber,INT dirattribute);
                            21742 ; 82   |extern _reentrant INT filesetdate(_packed char *FilePath,INT crt_mod_date_time_para,DIR_DA
                                  TE *dirdate,DIR_TIME *dirtime);
                            21743 
                            21754 
                            21755 ; 83   |extern _reentrant INT filegetdate(INT HandleNumber,INT crt_mod_date_time_para,DIR_DATE *di
                                  rdate,DIR_TIME *dirtime);
                            21756 ; 84   |#endif
                            21757 
                            21759 
                            21760 ; 7    |////////////////////////////////////////////////////////////////////////////////
                            21761 ; 8    |//  Equates
                            21762 ; 9    |////////////////////////////////////////////////////////////////////////////////
                            21763 ; 10   |//Traversal return types
                            21764 ; 11   |#define PLAYLIST_END_TRAVERSAL_SUCCESS  (PLAYLIST_LAST_RETCODE + 1)
                            21765 ; 12   |#define PLAYLIST_END_TRAVERSAL_FAILURE  (PLAYLIST_LAST_RETCODE + 2)
                            21766 ; 13   |#define PLAYLIST_FILE_LOCATE_SUCCESS    (PLAYLIST_LAST_RETCODE + 3)
                            21767 ; 14   |
                            21768 ; 15   |#define PLAYSET_MUSIC 0
                            21769 ; 16   |#define PLAYSET_VOICE 1
                            21770 ; 17   |#define PLAYSET_FOLDER_PLAY 2
                            21771 ; 18   |#define PLAYSET_FAVORITES 3
                            21772 ; 19   |
                            21773 ; 20   |#define PLAYLIST_REPEAT_OFF     0
                            21774 ; 21   |#define PLAYLIST_REPEAT_ALL     1
                            21775 ; 22   |#define PLAYLIST_REPEAT_ONE     2
                            21776 ; 23   |
                            21777 ; 24   |#define SELECT_TRACKS   0
                            21778 ; 25   |#define ORDER_TRACKS    1
                            21779 ; 26   |#define BUILD_FILE_LINKS        2
                            21780 ; 27   |#define RESTORE_BOOKMARK 3
                            21781 ; 28   |        //      SGTL-HK 28-10-2004
                            21782 ; 29   |#define BUILD_DIR_LINKS         4
                            21783 ; 30   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 361

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21784 ; 31   |
                            21785 ; 32   |#define ATTR_UNACCEPTABLE  (ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID)
                            21786 ; 33   |
                            21787 ; 34   |#define DIR_SEPARATOR   0x00002f        // "\"
                            21788 ; 35   |#define ROOT_SEPARATOR  0x002f3A        // ":\" swizzled
                            21789 ; 36   |
                            21790 ; 37   |#define DEPTH_VOICE_DIR 1       //depth of voice directory
                            21791 ; 38   |
                            21792 ; 39   |#define TYPE_DIR 0
                            21793 ; 40   |#define TYPE_FILE 1
                            21794 ; 41   |
                            21795 ; 42   |#define IS_TRASH        0
                            21796 ; 43   |#define IS_VOICE_DIR 1
                            21797 ; 44   |#define IS_VALID_AUDIO 2
                            21798 ; 45   |#define IS_VOICE_FILE  3
                            21799 ; 46   |
                            21800 ; 47   |//List containing audio file extensions
                            21801 ; 48   |#define WMA_FILE_EXT     0x414D57
                            21802 ; 49   |#define MP3_FILE_EXT     0x33504d
                            21803 ; 50   |#define WAV_FILE_EXT     0x564157
                            21804 ; 51   |#define MP4_FILE_EXT     0x34504d
                            21805 ; 52   |#define M4A_FILE_EXT     0x41344d
                            21806 ; 53   |#define ASF_FILE_EXT     0x465341
                            21807 ; 54   |#define AUDIBLE_FILE_EXT         0x004141
                            21808 ; 55   |#define JPG_FILE_EXT     0x47504a
                            21809 ; 56   |#define BMP_FILE_EXT     0x504d42
                            21810 ; 57   |#define SMV_FILE_EXT     0x564d53
                            21811 ; 58   |
                            21812 ; 59   |#define VOICE_PATH_0    0x2f3a61        // a:/ in dyslexical order
                            21813 ; 60   |#define VOICE_PATH_1    0x494f56        // VOI in dyslexical order
                            21814 ; 61   |#define VOICE_PATH_2    0x2f4543        // CE/ in dyslexical order
                            21815 ; 62   |#define VOICE_PATH_3    0x000000        // terminating 0
                            21816 ; 63   |
                            21817 ; 64   |#define FM_PATH_0               0x2f3a61        // a:/ in dyslexical order
                            21818 ; 65   |#define FM_PATH_1               0x2f4d46        // FM/ in dyslexical order
                            21819 ; 66   |#define FM_PATH_2               0x000000        // terminating 0
                            21820 ; 67   |
                            21821 ; 68   |#define LINEIN_PATH_0   0x2f3a61        // a:/ in dyslexical order
                            21822 ; 69   |#define LINEIN_PATH_1   0x4e494c        // LIN in dyslexical order
                            21823 ; 70   |#define LINEIN_PATH_2   0x492d45        // E-I in dyslexical order
                            21824 ; 71   |#define LINEIN_PATH_3   0x002f4e        // N/  in dyslexical order
                            21825 ; 72   |
                            21826 ; 73   |#define NAME_SFN        0
                            21827 ; 74   |#define NAME_LFN        1
                            21828 ; 75   |//Error code for unsupported file Names or Extensions
                            21829 ; 76   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            21830 ; 77   |
                            21831 ; 78   |#define FINDDATA_CACHE_SIZE   20
                            21832 ; 79   |
                            21833 ; 80   |// this number is used to skip mac resource fork files when loading the playlist
                            21834 ; 81   |// the resource SFN start with _ end with the same extension (i.e. mp3)
                            21835 ; 82   |// a SMALL sample of test files shows that the resource file is typically 82 bytes.
                            21836 ; 83   |#define MAC_RESOURCE_NUM_BYTES   512
                            21837 ; 84   |
                            21838 ; 85   |extern int g_iPlaylistRepeat;
                            21839 ; 86   |extern int g_bPlaylistShuffle;
                            21840 ; 87   |extern DWORD dStart, dEnd, dDiff;       //for timing measurements
                            21841 ; 88   |extern _packed BYTE DirPath[MAX_DIRNAME_LENGTH];
                            21842 ; 89   |extern BOOL g_Rebuild;
                            21843 ; 90   |extern RAM_SONG_INFO_T  song_info;
                            21844 ; 91   |extern INT  g_file_time;
                            21845 ; 92   |extern INT  g_unicode;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 362

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21846 ; 93   |extern DWORD    g_dwFastKey;
                            21847 ; 94   |extern INT  g_iRecordNum;
                            21848 ; 95   |extern DWORD    g_FileKey;
                            21849 ; 96   |extern DIR_DATE g_dirdate;
                            21850 ; 97   |extern DIR_TIME g_dirtime;
                            21851 ; 98   |extern INT  *pHighestNumber;
                            21852 ; 99   |extern INT  g_iHighestVoiceNumber;
                            21853 ; 100  |extern INT  g_iHighestFMNumber;
                            21854 ; 101  |extern INT  g_iHighestLineNumber;
                            21855 ; 102  |
                            21856 ; 103  |INT _reentrant Playlist_GetPlaySet(void);
                            21857 ; 104  |INT _reentrant Playlist_SetPlaySet(INT, INT, INT*);
                            21858 ; 105  |INT _reentrant Playlist_Initialize(INT, INT, INT*);
                            21859 ; 106  |INT _reentrant Playlist_BuildMusicLib(INT iIgnored1, INT iIgnored2, INT* pIgnored);
                            21860 ; 107  |_reentrant RETCODE Playlist_PopulateMusicLib(int iDevice, int iDepth, DWORD dwDirKey,INT R
                                  ecordNumber);
                            21861 ; 108  |_reentrant INT Playlist_SetPlaySet(INT , INT, INT*);
                            21862 ; 109  |void _reentrant Playlist_ResetPlayset(void);
                            21863 ; 110  |BOOL _reentrant Playlist_ValidateEntry(INT iEntryType,INT iReason, INT* pPtr);
                            21864 ; 111  |
                            21865 ; 112  |//////////////////////////////////////////////////////////////////////////////////////////
                                  /////////////////
                            21866 ; 113  |/////playlist3 helper functions
                            21867 ; 114  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////////
                            21868 ; 115  |BOOL _reentrant Playlist_IsValidAudioFile(LONG lFileSize, _packed BYTE* pFileName);
                            21869 ; 116  |_reentrant INT Playlist_GetFileExtention(INT iIgnored1, INT iIgnored2, INT* pPtr);
                            21870 ; 117  |_reentrant BOOL IsTrashDir(_packed BYTE* pszName);
                            21871 ; 118  |_reentrant DWORD Playlist_GenerateFastKey(INT iDevice,LONG DirSector,INT iDirOffset);
                            21872 ; 119  |_reentrant INT ExtractDirSector1(DWORD Key);
                            21873 ; 120  |_reentrant INT ExtractDirSector2(DWORD Key);
                            21874 ; 121  |_reentrant INT ExtractDirOffset(DWORD Key);
                            21875 ; 122  |_reentrant RETCODE Playlist_GetRootString(_packed BYTE* pBuffer, INT iDevice);
                            21876 ; 123  |_reentrant RETCODE Playlist_LocateFileEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr)
                                  ;
                            21877 ; 124  |_reentrant INT Playlist_LocateDirEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr);
                            21878 ; 125  |_reentrant BOOL IsVoiceDir(DirEntry _X* pDirEntry);
                            21879 ; 126  |_reentrant RETCODE Playlist_GetSFN(INT iEntryType , INT pEntry, INT* pName);
                            21880 ; 127  |_reentrant RETCODE Playlist_GetLFN(INT iEntryType , INT pEntry, INT* pName);
                            21881 ; 128  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21882 ; 129  |
                            21883 ; 130  |DWORD GetDclkCount(void);
                            21884 ; 131  |
                            21885 ; 132  |_reentrant INT CopyFindFirst(int mDirEntry, int mfinddata, int *mFileSpec);
                            21886 ; 133  |_reentrant INT CopyFindNext(INT HandleNumber,int mfinddata, int* ptr);
                            21887 ; 134  |
                            21888 ; 135  |_reentrant void BuildVoiceFilePath(void);
                            21889 ; 136  |_reentrant void BuildFMFilePath(void);
                            21890 ; 137  |_reentrant void BuildLINEINFilePath(void);
                            21891 ; 138  |_reentrant void GetVoiceFastKey(WORD wFastKeyBitField);
                            21892 ; 139  |_reentrant INT AddSongToLibrary(int a, int drive, void* b);
                            21893 ; 140  |#endif
                            21894 
                            21896 
                            21897 ; 12   |#endif
                            21898 ; 13   |#ifdef JPEG_ALBUM_ART
                            21899 ; 14   |#include "attachedpictureframe.h"
                            21900 ; 15   |#include "menumanager.h"
                            21901 ; 16   |#endif
                            21902 ; 17   |#ifdef SYNC_LYRICS
                            21903 ; 18   |#include "menumanager.h"
                            21904 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 363

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21906 
                            21907 ; 1    |#ifndef _EXEC_H
                            21908 ; 2    |#define _EXEC_H
                            21909 ; 3    |
                            21910 ; 4    |#include "types.h"
                            21911 
                            21913 
                            21914 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21915 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            21916 ; 3    |//
                            21917 ; 4    |// Filename: types.h
                            21918 ; 5    |// Description: Standard data types
                            21919 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21920 ; 7    |
                            21921 ; 8    |#ifndef _TYPES_H
                            21922 ; 9    |#define _TYPES_H
                            21923 ; 10   |
                            21924 ; 11   |// TODO:  move this outta here!
                            21925 ; 12   |#if !defined(NOERROR)
                            21926 ; 13   |#define NOERROR 0
                            21927 ; 14   |#define SUCCESS 0
                            21928 ; 15   |#endif 
                            21929 ; 16   |#if !defined(SUCCESS)
                            21930 ; 17   |#define SUCCESS  0
                            21931 ; 18   |#endif
                            21932 ; 19   |#if !defined(ERROR)
                            21933 ; 20   |#define ERROR   -1
                            21934 ; 21   |#endif
                            21935 ; 22   |#if !defined(FALSE)
                            21936 ; 23   |#define FALSE 0
                            21937 ; 24   |#endif
                            21938 ; 25   |#if !defined(TRUE)
                            21939 ; 26   |#define TRUE  1
                            21940 ; 27   |#endif
                            21941 ; 28   |
                            21942 ; 29   |#if !defined(NULL)
                            21943 ; 30   |#define NULL 0
                            21944 ; 31   |#endif
                            21945 ; 32   |
                            21946 ; 33   |#define MAX_INT     0x7FFFFF
                            21947 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            21948 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            21949 ; 36   |#define MAX_ULONG   (-1) 
                            21950 ; 37   |
                            21951 ; 38   |#define WORD_SIZE   24              // word size in bits
                            21952 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            21953 ; 40   |
                            21954 ; 41   |
                            21955 ; 42   |#define BYTE    unsigned char       // btVarName
                            21956 ; 43   |#define CHAR    signed char         // cVarName
                            21957 ; 44   |#define USHORT  unsigned short      // usVarName
                            21958 ; 45   |#define SHORT   unsigned short      // sVarName
                            21959 ; 46   |#define WORD    unsigned int        // wVarName
                            21960 ; 47   |#define INT     signed int          // iVarName
                            21961 ; 48   |#define DWORD   unsigned long       // dwVarName
                            21962 ; 49   |#define LONG    signed long         // lVarName
                            21963 ; 50   |#define BOOL    unsigned int        // bVarName
                            21964 ; 51   |#define FRACT   _fract              // frVarName
                            21965 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            21966 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            21967 ; 54   |#define FLOAT   float               // fVarName
                            21968 ; 55   |#define DBL     double              // dVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 364

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21969 ; 56   |#define ENUM    enum                // eVarName
                            21970 ; 57   |#define CMX     _complex            // cmxVarName
                            21971 ; 58   |typedef WORD UCS3;                   // 
                            21972 ; 59   |
                            21973 ; 60   |#define UINT16  unsigned short
                            21974 ; 61   |#define UINT8   unsigned char   
                            21975 ; 62   |#define UINT32  unsigned long
                            21976 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21977 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21978 ; 65   |#define WCHAR   UINT16
                            21979 ; 66   |
                            21980 ; 67   |//UINT128 is 16 bytes or 6 words
                            21981 ; 68   |typedef struct UINT128_3500 {   
                            21982 ; 69   |    int val[6];     
                            21983 ; 70   |} UINT128_3500;
                            21984 ; 71   |
                            21985 ; 72   |#define UINT128   UINT128_3500
                            21986 ; 73   |
                            21987 ; 74   |// Little endian word packed byte strings:   
                            21988 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21989 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21990 ; 77   |// Little endian word packed byte strings:   
                            21991 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21992 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21993 ; 80   |
                            21994 ; 81   |// Declare Memory Spaces To Use When Coding
                            21995 ; 82   |// A. Sector Buffers
                            21996 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            21997 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            21998 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            21999 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            22000 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            22001 ; 88   |// B. Media DDI Memory
                            22002 ; 89   |#define MEDIA_DDI_MEM _Y
                            22003 ; 90   |
                            22004 ; 91   |
                            22005 ; 92   |
                            22006 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            22007 ; 94   |// Examples of circular pointers:
                            22008 ; 95   |//    INT CIRC cpiVarName
                            22009 ; 96   |//    DWORD CIRC cpdwVarName
                            22010 ; 97   |
                            22011 ; 98   |#define RETCODE INT                 // rcVarName
                            22012 ; 99   |
                            22013 ; 100  |// generic bitfield structure
                            22014 ; 101  |struct Bitfield {
                            22015 ; 102  |    unsigned int B0  :1;
                            22016 ; 103  |    unsigned int B1  :1;
                            22017 ; 104  |    unsigned int B2  :1;
                            22018 ; 105  |    unsigned int B3  :1;
                            22019 ; 106  |    unsigned int B4  :1;
                            22020 ; 107  |    unsigned int B5  :1;
                            22021 ; 108  |    unsigned int B6  :1;
                            22022 ; 109  |    unsigned int B7  :1;
                            22023 ; 110  |    unsigned int B8  :1;
                            22024 ; 111  |    unsigned int B9  :1;
                            22025 ; 112  |    unsigned int B10 :1;
                            22026 ; 113  |    unsigned int B11 :1;
                            22027 ; 114  |    unsigned int B12 :1;
                            22028 ; 115  |    unsigned int B13 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 365

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22029 ; 116  |    unsigned int B14 :1;
                            22030 ; 117  |    unsigned int B15 :1;
                            22031 ; 118  |    unsigned int B16 :1;
                            22032 ; 119  |    unsigned int B17 :1;
                            22033 ; 120  |    unsigned int B18 :1;
                            22034 ; 121  |    unsigned int B19 :1;
                            22035 ; 122  |    unsigned int B20 :1;
                            22036 ; 123  |    unsigned int B21 :1;
                            22037 ; 124  |    unsigned int B22 :1;
                            22038 ; 125  |    unsigned int B23 :1;
                            22039 ; 126  |};
                            22040 ; 127  |
                            22041 ; 128  |union BitInt {
                            22042 ; 129  |        struct Bitfield B;
                            22043 ; 130  |        int        I;
                            22044 ; 131  |};
                            22045 ; 132  |
                            22046 ; 133  |#define MAX_MSG_LENGTH 10
                            22047 ; 134  |struct CMessage
                            22048 ; 135  |{
                            22049 ; 136  |        unsigned int m_uLength;
                            22050 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            22051 ; 138  |};
                            22052 ; 139  |
                            22053 ; 140  |typedef struct {
                            22054 ; 141  |    WORD m_wLength;
                            22055 ; 142  |    WORD m_wMessage;
                            22056 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            22057 ; 144  |} Message;
                            22058 ; 145  |
                            22059 ; 146  |struct MessageQueueDescriptor
                            22060 ; 147  |{
                            22061 ; 148  |        int *m_pBase;
                            22062 ; 149  |        int m_iModulo;
                            22063 ; 150  |        int m_iSize;
                            22064 ; 151  |        int *m_pHead;
                            22065 ; 152  |        int *m_pTail;
                            22066 ; 153  |};
                            22067 ; 154  |
                            22068 ; 155  |struct ModuleEntry
                            22069 ; 156  |{
                            22070 ; 157  |    int m_iSignaledEventMask;
                            22071 ; 158  |    int m_iWaitEventMask;
                            22072 ; 159  |    int m_iResourceOfCode;
                            22073 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            22074 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            22075 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            22076 ; 163  |    int m_uTimeOutHigh;
                            22077 ; 164  |    int m_uTimeOutLow;
                            22078 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            22079 ; 166  |};
                            22080 ; 167  |
                            22081 ; 168  |union WaitMask{
                            22082 ; 169  |    struct B{
                            22083 ; 170  |        unsigned int m_bNone     :1;
                            22084 ; 171  |        unsigned int m_bMessage  :1;
                            22085 ; 172  |        unsigned int m_bTimer    :1;
                            22086 ; 173  |        unsigned int m_bButton   :1;
                            22087 ; 174  |    } B;
                            22088 ; 175  |    int I;
                            22089 ; 176  |} ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 366

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22090 ; 177  |
                            22091 ; 178  |
                            22092 ; 179  |struct Button {
                            22093 ; 180  |        WORD wButtonEvent;
                            22094 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            22095 ; 182  |};
                            22096 ; 183  |
                            22097 ; 184  |struct Message {
                            22098 ; 185  |        WORD wMsgLength;
                            22099 ; 186  |        WORD wMsgCommand;
                            22100 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            22101 ; 188  |};
                            22102 ; 189  |
                            22103 ; 190  |union EventTypes {
                            22104 ; 191  |        struct CMessage msg;
                            22105 ; 192  |        struct Button Button ;
                            22106 ; 193  |        struct Message Message;
                            22107 ; 194  |};
                            22108 ; 195  |
                            22109 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            22110 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            22111 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            22112 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            22113 ; 200  |
                            22114 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            22115 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            22116 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            22117 ; 204  |
                            22118 ; 205  |#if DEBUG
                            22119 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            22120 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            22121 ; 208  |#else 
                            22122 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            22123 ; 210  |#define DebugBuildAssert(x)    
                            22124 ; 211  |#endif
                            22125 ; 212  |
                            22126 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            22127 ; 214  |//  #pragma asm
                            22128 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            22129 ; 216  |//  #pragma endasm
                            22130 ; 217  |
                            22131 ; 218  |
                            22132 ; 219  |#ifdef COLOR_262K
                            22133 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            22134 ; 221  |#elif defined(COLOR_65K)
                            22135 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            22136 ; 223  |#else
                            22137 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            22138 ; 225  |#endif
                            22139 ; 226  |    
                            22140 ; 227  |#endif // #ifndef _TYPES_H
                            22141 
                            22143 
                            22144 ; 5    |
                            22145 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                            22146 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, in
                                  t, int *);
                            22147 ; 8    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 367

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22148 ; 9    |#if !defined(NULL)
                            22149 ; 10   |#define NULL 0
                            22150 ; 11   |#endif 
                            22151 ; 12   |
                            22152 ; 13   |#if !defined(FALSE)
                            22153 ; 14   |#define FALSE 0
                            22154 ; 15   |#endif
                            22155 ; 16   |#if !defined(TRUE)
                            22156 ; 17   |#define TRUE  !FALSE
                            22157 ; 18   |#endif
                            22158 ; 19   |
                            22159 ; 20   |// The same memory location contains either a menu message or button event. 
                            22160 ; 21   |// The button info is stored in the first word or the entire message is stored.
                            22161 ; 22   |
                            22162 ; 23   |// CMessage is kept for backards compatibility.
                            22163 ; 24   |// The union and 2 new structures are added to aid in readability.
                            22164 ; 25   |
                            22165 ; 26   |
                            22166 ; 27   |#include "messages.h"
                            22167 
                            22169 
                            22170 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            22171 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            22172 ; 3    |// Message defs
                            22173 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            22174 ; 5    |
                            22175 ; 6    |#if (!defined(MSGEQU_INC))
                            22176 ; 7    |#define MSGEQU_INC 1
                            22177 ; 8    |
                            22178 ; 9    |
                            22179 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                            22180 ; 11   |
                            22181 ; 12   |
                            22182 ; 13   |#define MSG_TYPE_DECODER 0x000000
                            22183 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                            22184 ; 15   |#define MSG_TYPE_PARSER 0x020000
                            22185 ; 16   |#define MSG_TYPE_LCD 0x030000
                            22186 ; 17   |#define MSG_TYPE_MIXER 0x040000
                            22187 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                            22188 ; 19   |#define MSG_TYPE_MENU 0x060000
                            22189 ; 20   |#define MSG_TYPE_LED 0x070000
                            22190 ; 21   |#define MSG_TYPE_TUNER 0x080000
                            22191 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                            22192 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                            22193 ; 24   |// Equalizer and other effects
                            22194 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                            22195 ; 26   |#if (defined(USE_PLAYLIST3))
                            22196 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                            22197 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                            22198 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                            22199 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                            22200 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                            22201 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                            22202 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                            22203 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                            22204 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                            22205 ; 36   |#if defined(USE_PLAYLIST5)
                            22206 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                            22207 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                            22208 ; 39   |#endif // if @def('USE_PLAYLIST5')
                            22209 ; 40   |
                            22210 ; 41   |// Message Structure Offsets
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 368

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22211 ; 42   |#define MSG_Length 0
                            22212 ; 43   |#define MSG_ID 1
                            22213 ; 44   |#define MSG_Argument1 2
                            22214 ; 45   |#define MSG_Argument2 3
                            22215 ; 46   |#define MSG_Argument3 4
                            22216 ; 47   |#define MSG_Argument4 5
                            22217 ; 48   |#define MSG_Argument5 6
                            22218 ; 49   |#define MSG_Argument6 7
                            22219 ; 50   |
                            22220 ; 51   |
                            22221 ; 52   |
                            22222 ; 53   |// LCD Message IDs
                            22223 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                            22224 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                            22225 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                            22226 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                            22227 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                            22228 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                            22229 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                            22230 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                            22231 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                            22232 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                            22233 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                            22234 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                            22235 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                            22236 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                            22237 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                            22238 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                            22239 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                            22240 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                            22241 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                            22242 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                            22243 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                            22244 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                            22245 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                            22246 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                            22247 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                            22248 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                            22249 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                            22250 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                            22251 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                            22252 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                            22253 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                            22254 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                            22255 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                            22256 ; 87   |//send a NULL as Param1 to return to root frame buffer
                            22257 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                            22258 ; 89   |//Param1 = left
                            22259 ; 90   |//Param2 = top
                            22260 ; 91   |//Param3 = right
                            22261 ; 92   |//Param4 = bottom
                            22262 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                            22263 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                            22264 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                            22265 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                            22266 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                            22267 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                            22268 ; 99   |
                            22269 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                            22270 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                            22271 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                            22272 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 369

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22273 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                            22274 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                            22275 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                            22276 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                            22277 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                            22278 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                            22279 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                            22280 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                            22281 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                            22282 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                            22283 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                            22284 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                            22285 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                            22286 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                            22287 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                            22288 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                            22289 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                            22290 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                            22291 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                            22292 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                            22293 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                            22294 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                            22295 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                            22296 ; 127  |
                            22297 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                            22298 ; 129  |
                            22299 ; 130  |#if defined(CLCD_16BIT)
                            22300 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                            22301 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                            22302 ; 133  |
                            22303 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                            22304 ; 135  |#else 
                            22305 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                            22306 ; 137  |#endif
                            22307 ; 138  |
                            22308 ; 139  |// If you change the LCD message ID's then you must
                            22309 ; 140  |// also change the jump table in lcdapi.asm
                            22310 ; 141  |
                            22311 ; 142  |// Character LCD Message IDs
                            22312 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                            22313 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                            22314 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                            22315 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                            22316 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                            22317 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                            22318 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                            22319 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                            22320 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                            22321 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                            22322 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                            22323 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                            22324 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                            22325 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                            22326 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                            22327 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                            22328 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                            22329 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                            22330 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                            22331 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                            22332 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                            22333 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                            22334 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 370

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22335 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                            22336 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                            22337 ; 168  |// also change the jump table in lcdapi.asm
                            22338 ; 169  |
                            22339 ; 170  |// Decoder Message IDs
                            22340 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                            22341 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                            22342 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                            22343 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                            22344 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                            22345 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                            22346 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                            22347 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                            22348 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                            22349 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                            22350 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                            22351 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                            22352 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                            22353 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                            22354 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                            22355 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                            22356 ; 187  |// If you change the Decoder message ID's, then you must
                            22357 ; 188  |// also change the jump table in decoder_overlay.asm
                            22358 ; 189  |// and in dec_adpcm_overlay.asm.
                            22359 ; 190  |
                            22360 ; 191  |// Encoder Message IDs
                            22361 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                            22362 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                            22363 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                            22364 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                            22365 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                            22366 ; 197  |// If you change the Encoder message ID's, then you must
                            22367 ; 198  |// also change the jump table in all encoder overlay modules.
                            22368 ; 199  |
                            22369 ; 200  |// Parser Message IDs
                            22370 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                            22371 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                            22372 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                            22373 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                            22374 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                            22375 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                            22376 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                            22377 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                            22378 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                            22379 ; 210  |// If you change the Parser message ID's, then you must
                            22380 ; 211  |// also change the jump table in parser.asm
                            22381 ; 212  |
                            22382 ; 213  |// Button Message IDs
                            22383 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                            22384 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                            22385 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                            22386 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                            22387 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                            22388 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                            22389 ; 220  |
                            22390 ; 221  |// Mixer Message IDs
                            22391 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                            22392 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                            22393 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                            22394 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                            22395 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                            22396 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 371

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22397 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                            22398 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                            22399 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                            22400 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                            22401 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                            22402 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                            22403 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                            22404 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                            22405 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                            22406 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                            22407 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                            22408 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                            22409 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                            22410 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                            22411 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                            22412 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                            22413 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                            22414 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                            22415 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                            22416 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                            22417 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                            22418 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                            22419 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                            22420 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                            22421 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                            22422 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                            22423 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                            22424 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                            22425 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                            22426 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                            22427 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                            22428 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                            22429 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                            22430 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                            22431 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                            22432 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                            22433 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                            22434 ; 265  |// If you change the mixer message ID's then you must
                            22435 ; 266  |// also change the jump table in mixer.asm
                            22436 ; 267  |#define MIXER_ON 0
                            22437 ; 268  |#define MIXER_OFF 1
                            22438 ; 269  |
                            22439 ; 270  |
                            22440 ; 271  |// System Message IDs
                            22441 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                            22442 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                            22443 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                            22444 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                            22445 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                            22446 ; 277  |// If you change the system message ID's then you must
                            22447 ; 278  |// also change the jump table in systemapi.asm
                            22448 ; 279  |
                            22449 ; 280  |// Menu IDs
                            22450 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                            22451 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                            22452 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                            22453 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                            22454 ; 285  |//sub parameters for this message:
                            22455 ; 286  |#define RECORDER_START 0
                            22456 ; 287  |#define RECORDER_PAUSE 0x2000
                            22457 ; 288  |#define RECORDER_RESUME 0x4000
                            22458 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 372

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22459 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                            22460 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                            22461 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                            22462 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                            22463 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                            22464 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                            22465 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                            22466 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                            22467 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                            22468 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                            22469 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                            22470 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                            22471 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                            22472 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                            22473 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                            22474 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                            22475 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                            22476 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                            22477 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                            22478 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                            22479 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                            22480 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                            22481 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                            22482 ; 313  |
                            22483 ; 314  |// Note that other versions of this file have different msg equates.
                            22484 ; 315  |// If you change the system message ID's then you must
                            22485 ; 316  |// also change the jump table in all menu *.asm
                            22486 ; 317  |
                            22487 ; 318  |// LED Message IDs
                            22488 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                            22489 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                            22490 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                            22491 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                            22492 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                            22493 ; 324  |// If you change the LeD message ID's then you must
                            22494 ; 325  |// also change the jump table in ledapi.asm
                            22495 ; 326  |
                            22496 ; 327  |#if (!defined(REMOVE_FM))
                            22497 ; 328  |// FM Tuner Message IDs
                            22498 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                            22499 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                            22500 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                            22501 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                            22502 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                            22503 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                            22504 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                            22505 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                            22506 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                            22507 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                            22508 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                            22509 ; 340  |//one parameter--the sensitivity in uV
                            22510 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                            22511 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                            22512 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                            22513 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                            22514 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                            22515 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                            22516 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                            22517 ; 348  |#endif
                            22518 ; 349  |
                            22519 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                            22520 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 373

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22521 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                            22522 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                            22523 ; 354  |
                            22524 ; 355  |
                            22525 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                            22526 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                            22527 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                            22528 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                            22529 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                            22530 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                            22531 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                            22532 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                            22533 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                            22534 ; 365  |
                            22535 ; 366  |#if (defined(USE_PLAYLIST3))
                            22536 ; 367  |// Music Library
                            22537 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                            22538 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                            22539 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                            22540 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                            22541 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                            22542 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                            22543 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                            22544 ; 375  |
                            22545 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                            22546 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                            22547 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                            22548 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                            22549 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                            22550 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                            22551 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                            22552 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                            22553 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                            22554 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                            22555 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                            22556 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                            22557 ; 388  |
                            22558 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            22559 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            22560 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            22561 ; 392  |
                            22562 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            22563 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            22564 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            22565 ; 396  |
                            22566 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            22567 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                            22568 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            22569 ; 400  |
                            22570 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                            22571 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                            22572 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                            22573 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                            22574 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                            22575 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                            22576 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                            22577 ; 408  |
                            22578 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            22579 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            22580 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            22581 ; 412  |
                            22582 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 374

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22583 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                            22584 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                            22585 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                            22586 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                            22587 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                            22588 ; 419  |
                            22589 ; 420  |#if defined(USE_PLAYLIST5)
                            22590 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                            22591 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                            22592 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                            22593 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                            22594 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                            22595 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                            22596 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                            22597 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                            22598 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                            22599 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                            22600 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                            22601 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                            22602 ; 433  |
                            22603 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                            22604 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                            22605 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                            22606 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                            22607 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                            22608 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                            22609 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                            22610 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                            22611 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                            22612 ; 443  |#endif // if @def('USE_PLAYLIST5')
                            22613 ; 444  |// Events
                            22614 ; 445  |// No event
                            22615 ; 446  |#define EVENT_NONE 0x000001   
                            22616 ; 447  |// A message has been posted
                            22617 ; 448  |#define EVENT_MESSAGE 0x000002   
                            22618 ; 449  |// Run if wait time elapsed
                            22619 ; 450  |#define EVENT_TIMER 0x000004   
                            22620 ; 451  |// Run if a button event occured
                            22621 ; 452  |#define EVENT_BUTTON 0x000008   
                            22622 ; 453  |// Run if a background event occured
                            22623 ; 454  |#define EVENT_BACKGROUND 0x000010   
                            22624 ; 455  |// The executive should immediately repeat this module
                            22625 ; 456  |#define EVENT_REPEAT 0x000020   
                            22626 ; 457  |// Run the module's init routine
                            22627 ; 458  |#define EVENT_INIT 0x800000   
                            22628 ; 459  |
                            22629 ; 460  |#define EVENT_NONE_BITPOS 0
                            22630 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                            22631 ; 462  |#define EVENT_TIMER_BITPOS 2
                            22632 ; 463  |#define EVENT_BUTTON_BITPOS 3
                            22633 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                            22634 ; 465  |#define EVENT_REPEAT_BITPOS 5
                            22635 ; 466  |#define EVENT_INIT_BITPOS 23
                            22636 ; 467  |
                            22637 ; 468  |// Parser Message Buffers
                            22638 ; 469  |#define ParserPlayBit 0
                            22639 ; 470  |#define ButtonPressBit 1
                            22640 ; 471  |#define ParserRwndBit 1
                            22641 ; 472  |#define ParserFfwdBit 2
                            22642 ; 473  |
                            22643 ; 474  |//NextSong Message Parameters
                            22644 ; 475  |// ButtonPressBit1 set to denote button was pressed.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 375

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22645 ; 476  |#define NEXT_SONG 2             
                            22646 ; 477  |// ButtonPressBit1 cleared
                            22647 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                            22648 ; 479  |// ButtonPressBit1 set
                            22649 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                            22650 ; 481  |// NextSong + Ffwd
                            22651 ; 482  |#define NEXT_SONG_FFWD 4          
                            22652 ; 483  |
                            22653 ; 484  |//PrevSong Message Parameters
                            22654 ; 485  |// PrevSong + Stopped
                            22655 ; 486  |#define PREV_SONG 0          
                            22656 ; 487  |// PrevSong + Play
                            22657 ; 488  |#define PREV_SONG_PLAY 1          
                            22658 ; 489  |// PrevSong + Rwnd
                            22659 ; 490  |#define PREV_SONG_RWND 2          
                            22660 ; 491  |
                            22661 ; 492  |
                            22662 ; 493  |
                            22663 ; 494  |
                            22664 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                            22665 ; 496  |
                            22666 ; 497  |
                            22667 
                            22669 
                            22670 ; 28   |
                            22671 ; 29   |#endif 
                            22672 
                            22674 
                            22675 ; 19   |#include "synclyrics.h"
                            22676 
                            22678 
                            22679 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22680 ; 2    |// Copyright(C) SigmaTel, Inc. 2004-2006
                            22681 ; 3    |//
                            22682 ; 4    |// File        : synclyrics.h
                            22683 ; 5    |// Description : sync lyrics header file
                            22684 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22685 ; 7    |#ifndef __SYNC_LYRICS_H
                            22686 ; 8    |#define __SYNC_LYRICS_H
                            22687 ; 9    |
                            22688 ; 10   |#include "types.h"
                            22689 
                            22691 
                            22692 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22693 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            22694 ; 3    |//
                            22695 ; 4    |// Filename: types.h
                            22696 ; 5    |// Description: Standard data types
                            22697 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22698 ; 7    |
                            22699 ; 8    |#ifndef _TYPES_H
                            22700 ; 9    |#define _TYPES_H
                            22701 ; 10   |
                            22702 ; 11   |// TODO:  move this outta here!
                            22703 ; 12   |#if !defined(NOERROR)
                            22704 ; 13   |#define NOERROR 0
                            22705 ; 14   |#define SUCCESS 0
                            22706 ; 15   |#endif 
                            22707 ; 16   |#if !defined(SUCCESS)
                            22708 ; 17   |#define SUCCESS  0
                            22709 ; 18   |#endif
                            22710 ; 19   |#if !defined(ERROR)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 376

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22711 ; 20   |#define ERROR   -1
                            22712 ; 21   |#endif
                            22713 ; 22   |#if !defined(FALSE)
                            22714 ; 23   |#define FALSE 0
                            22715 ; 24   |#endif
                            22716 ; 25   |#if !defined(TRUE)
                            22717 ; 26   |#define TRUE  1
                            22718 ; 27   |#endif
                            22719 ; 28   |
                            22720 ; 29   |#if !defined(NULL)
                            22721 ; 30   |#define NULL 0
                            22722 ; 31   |#endif
                            22723 ; 32   |
                            22724 ; 33   |#define MAX_INT     0x7FFFFF
                            22725 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            22726 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            22727 ; 36   |#define MAX_ULONG   (-1) 
                            22728 ; 37   |
                            22729 ; 38   |#define WORD_SIZE   24              // word size in bits
                            22730 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            22731 ; 40   |
                            22732 ; 41   |
                            22733 ; 42   |#define BYTE    unsigned char       // btVarName
                            22734 ; 43   |#define CHAR    signed char         // cVarName
                            22735 ; 44   |#define USHORT  unsigned short      // usVarName
                            22736 ; 45   |#define SHORT   unsigned short      // sVarName
                            22737 ; 46   |#define WORD    unsigned int        // wVarName
                            22738 ; 47   |#define INT     signed int          // iVarName
                            22739 ; 48   |#define DWORD   unsigned long       // dwVarName
                            22740 ; 49   |#define LONG    signed long         // lVarName
                            22741 ; 50   |#define BOOL    unsigned int        // bVarName
                            22742 ; 51   |#define FRACT   _fract              // frVarName
                            22743 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            22744 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            22745 ; 54   |#define FLOAT   float               // fVarName
                            22746 ; 55   |#define DBL     double              // dVarName
                            22747 ; 56   |#define ENUM    enum                // eVarName
                            22748 ; 57   |#define CMX     _complex            // cmxVarName
                            22749 ; 58   |typedef WORD UCS3;                   // 
                            22750 ; 59   |
                            22751 ; 60   |#define UINT16  unsigned short
                            22752 ; 61   |#define UINT8   unsigned char   
                            22753 ; 62   |#define UINT32  unsigned long
                            22754 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            22755 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            22756 ; 65   |#define WCHAR   UINT16
                            22757 ; 66   |
                            22758 ; 67   |//UINT128 is 16 bytes or 6 words
                            22759 ; 68   |typedef struct UINT128_3500 {   
                            22760 ; 69   |    int val[6];     
                            22761 ; 70   |} UINT128_3500;
                            22762 ; 71   |
                            22763 ; 72   |#define UINT128   UINT128_3500
                            22764 ; 73   |
                            22765 ; 74   |// Little endian word packed byte strings:   
                            22766 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22767 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22768 ; 77   |// Little endian word packed byte strings:   
                            22769 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22770 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 377

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22771 ; 80   |
                            22772 ; 81   |// Declare Memory Spaces To Use When Coding
                            22773 ; 82   |// A. Sector Buffers
                            22774 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            22775 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            22776 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            22777 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            22778 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            22779 ; 88   |// B. Media DDI Memory
                            22780 ; 89   |#define MEDIA_DDI_MEM _Y
                            22781 ; 90   |
                            22782 ; 91   |
                            22783 ; 92   |
                            22784 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            22785 ; 94   |// Examples of circular pointers:
                            22786 ; 95   |//    INT CIRC cpiVarName
                            22787 ; 96   |//    DWORD CIRC cpdwVarName
                            22788 ; 97   |
                            22789 ; 98   |#define RETCODE INT                 // rcVarName
                            22790 ; 99   |
                            22791 ; 100  |// generic bitfield structure
                            22792 ; 101  |struct Bitfield {
                            22793 ; 102  |    unsigned int B0  :1;
                            22794 ; 103  |    unsigned int B1  :1;
                            22795 ; 104  |    unsigned int B2  :1;
                            22796 ; 105  |    unsigned int B3  :1;
                            22797 ; 106  |    unsigned int B4  :1;
                            22798 ; 107  |    unsigned int B5  :1;
                            22799 ; 108  |    unsigned int B6  :1;
                            22800 ; 109  |    unsigned int B7  :1;
                            22801 ; 110  |    unsigned int B8  :1;
                            22802 ; 111  |    unsigned int B9  :1;
                            22803 ; 112  |    unsigned int B10 :1;
                            22804 ; 113  |    unsigned int B11 :1;
                            22805 ; 114  |    unsigned int B12 :1;
                            22806 ; 115  |    unsigned int B13 :1;
                            22807 ; 116  |    unsigned int B14 :1;
                            22808 ; 117  |    unsigned int B15 :1;
                            22809 ; 118  |    unsigned int B16 :1;
                            22810 ; 119  |    unsigned int B17 :1;
                            22811 ; 120  |    unsigned int B18 :1;
                            22812 ; 121  |    unsigned int B19 :1;
                            22813 ; 122  |    unsigned int B20 :1;
                            22814 ; 123  |    unsigned int B21 :1;
                            22815 ; 124  |    unsigned int B22 :1;
                            22816 ; 125  |    unsigned int B23 :1;
                            22817 ; 126  |};
                            22818 ; 127  |
                            22819 ; 128  |union BitInt {
                            22820 ; 129  |        struct Bitfield B;
                            22821 ; 130  |        int        I;
                            22822 ; 131  |};
                            22823 ; 132  |
                            22824 ; 133  |#define MAX_MSG_LENGTH 10
                            22825 ; 134  |struct CMessage
                            22826 ; 135  |{
                            22827 ; 136  |        unsigned int m_uLength;
                            22828 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            22829 ; 138  |};
                            22830 ; 139  |
                            22831 ; 140  |typedef struct {
                            22832 ; 141  |    WORD m_wLength;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 378

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22833 ; 142  |    WORD m_wMessage;
                            22834 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            22835 ; 144  |} Message;
                            22836 ; 145  |
                            22837 ; 146  |struct MessageQueueDescriptor
                            22838 ; 147  |{
                            22839 ; 148  |        int *m_pBase;
                            22840 ; 149  |        int m_iModulo;
                            22841 ; 150  |        int m_iSize;
                            22842 ; 151  |        int *m_pHead;
                            22843 ; 152  |        int *m_pTail;
                            22844 ; 153  |};
                            22845 ; 154  |
                            22846 ; 155  |struct ModuleEntry
                            22847 ; 156  |{
                            22848 ; 157  |    int m_iSignaledEventMask;
                            22849 ; 158  |    int m_iWaitEventMask;
                            22850 ; 159  |    int m_iResourceOfCode;
                            22851 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            22852 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            22853 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            22854 ; 163  |    int m_uTimeOutHigh;
                            22855 ; 164  |    int m_uTimeOutLow;
                            22856 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            22857 ; 166  |};
                            22858 ; 167  |
                            22859 ; 168  |union WaitMask{
                            22860 ; 169  |    struct B{
                            22861 ; 170  |        unsigned int m_bNone     :1;
                            22862 ; 171  |        unsigned int m_bMessage  :1;
                            22863 ; 172  |        unsigned int m_bTimer    :1;
                            22864 ; 173  |        unsigned int m_bButton   :1;
                            22865 ; 174  |    } B;
                            22866 ; 175  |    int I;
                            22867 ; 176  |} ;
                            22868 ; 177  |
                            22869 ; 178  |
                            22870 ; 179  |struct Button {
                            22871 ; 180  |        WORD wButtonEvent;
                            22872 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            22873 ; 182  |};
                            22874 ; 183  |
                            22875 ; 184  |struct Message {
                            22876 ; 185  |        WORD wMsgLength;
                            22877 ; 186  |        WORD wMsgCommand;
                            22878 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            22879 ; 188  |};
                            22880 ; 189  |
                            22881 ; 190  |union EventTypes {
                            22882 ; 191  |        struct CMessage msg;
                            22883 ; 192  |        struct Button Button ;
                            22884 ; 193  |        struct Message Message;
                            22885 ; 194  |};
                            22886 ; 195  |
                            22887 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            22888 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            22889 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            22890 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            22891 ; 200  |
                            22892 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            22893 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 379

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22894 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            22895 ; 204  |
                            22896 ; 205  |#if DEBUG
                            22897 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            22898 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            22899 ; 208  |#else 
                            22900 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            22901 ; 210  |#define DebugBuildAssert(x)    
                            22902 ; 211  |#endif
                            22903 ; 212  |
                            22904 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            22905 ; 214  |//  #pragma asm
                            22906 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            22907 ; 216  |//  #pragma endasm
                            22908 ; 217  |
                            22909 ; 218  |
                            22910 ; 219  |#ifdef COLOR_262K
                            22911 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            22912 ; 221  |#elif defined(COLOR_65K)
                            22913 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            22914 ; 223  |#else
                            22915 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            22916 ; 225  |#endif
                            22917 ; 226  |    
                            22918 ; 227  |#endif // #ifndef _TYPES_H
                            22919 
                            22921 
                            22922 ; 11   |#include "project.h"
                            22923 
                            22925 
                            22926 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            22927 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            22928 ; 3    |//  Filename: project.inc
                            22929 ; 4    |//  Description: 
                            22930 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            22931 ; 6    |
                            22932 ; 7    |#if (!defined(_PROJECT_INC))
                            22933 ; 8    |#define _PROJECT_INC 1
                            22934 ; 9    |
                            22935 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            22936 ; 11   |#include "hwequ.h"
                            22937 ; 12   |#else 
                            22938 ; 13   |//include "regscodec.inc"
                            22939 ; 14   |#endif
                            22940 ; 15   |
                            22941 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            22942 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            22943 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            22944 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            22945 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            22946 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            22947 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            22948 ; 23   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 380

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22949 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            22950 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            22951 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            22952 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            22953 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            22954 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            22955 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            22956 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            22957 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            22958 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            22959 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            22960 ; 35   |
                            22961 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            22962 ; 37   |// MEDIA DEFINITIONS
                            22963 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            22964 ; 39   |
                            22965 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            22966 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            22967 ; 42   |#if defined(NAND1)
                            22968 ; 43   |#define SM_INTERNAL_CHIPS 1
                            22969 ; 44   |#else 
                            22970 ; 45   |#if defined(NAND2)
                            22971 ; 46   |#define SM_INTERNAL_CHIPS 2
                            22972 ; 47   |#else 
                            22973 ; 48   |#if defined(NAND3)
                            22974 ; 49   |#define SM_INTERNAL_CHIPS 3
                            22975 ; 50   |#else 
                            22976 ; 51   |#if defined(NAND4)
                            22977 ; 52   |#define SM_INTERNAL_CHIPS 4
                            22978 ; 53   |#else 
                            22979 ; 54   |#define SM_INTERNAL_CHIPS 1
                            22980 ; 55   |#endif
                            22981 ; 56   |#endif
                            22982 ; 57   |#endif
                            22983 ; 58   |#endif
                            22984 ; 59   |
                            22985 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            22986 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            22987 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            22988 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            22989 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            22990 ; 65   |//*** comment out if active high ****
                            22991 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            22992 ; 67   |
                            22993 ; 68   |#if defined(SMEDIA)
                            22994 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            22995 ; 70   |#define NUM_SM_EXTERNAL 1
                            22996 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            22997 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            22998 ; 73   |#else 
                            22999 ; 74   |#if defined(MMC)
                            23000 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            23001 ; 76   |#define NUM_SM_EXTERNAL 0
                            23002 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            23003 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            23004 ; 79   |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 381

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23005 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            23006 ; 81   |#define NUM_SM_EXTERNAL 0
                            23007 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            23008 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            23009 ; 84   |#endif
                            23010 ; 85   |#endif
                            23011 ; 86   |
                            23012 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            23013 ; 88   |// Mass Storage Class definitions
                            23014 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            23015 ; 90   |// Set to 0 if Composite Device build is desired.    
                            23016 ; 91   |#define MULTI_LUN_BUILD 1   
                            23017 ; 92   |
                            23018 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            23019 ; 94   |//  SCSI
                            23020 ; 95   |#if (MULTI_LUN_BUILD==0)
                            23021 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            23022 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            23023 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            23024 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            23025 ; 100  |  #else
                            23026 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            23027 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            23028 ; 103  |  #endif
                            23029 ; 104  |#else
                            23030 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            23031 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            23032 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            23033 ; 108  |  #else
                            23034 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            23035 ; 110  |  #endif
                            23036 ; 111  |#endif
                            23037 ; 112  |
                            23038 ; 113  |
                            23039 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            23040 ; 115  |
                            23041 ; 116  |
                            23042 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            23043 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            23044 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            23045 ; 120  |#ifdef MMC
                            23046 ; 121  |#ifdef MTP_BUILD
                            23047 ; 122  |// --------------------
                            23048 ; 123  |// MTP and MMC
                            23049 ; 124  |// --------------------
                            23050 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            23051 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            23052 ; 127  |#else  // ifndef MTP_BUILD
                            23053 ; 128  |#ifdef STMP_BUILD_PLAYER
                            23054 ; 129  |// --------------------
                            23055 ; 130  |// Player and MMC
                            23056 ; 131  |// --------------------
                            23057 ; 132  |#else
                            23058 ; 133  |// --------------------
                            23059 ; 134  |// USBMSC and MMC
                            23060 ; 135  |// --------------------
                            23061 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            23062 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            23063 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            23064 ; 139  |#endif // ifdef MTP_BUILD
                            23065 ; 140  |#else  // ifndef MMC
                            23066 ; 141  |#ifdef MTP_BUILD
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 382

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23067 ; 142  |// --------------------
                            23068 ; 143  |// MTP and NAND only
                            23069 ; 144  |// --------------------
                            23070 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            23071 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            23072 ; 147  |#else  // ifndef MTP_BUILD
                            23073 ; 148  |#ifdef STMP_BUILD_PLAYER
                            23074 ; 149  |// --------------------
                            23075 ; 150  |// Player and NAND only
                            23076 ; 151  |// --------------------
                            23077 ; 152  |#else
                            23078 ; 153  |// --------------------
                            23079 ; 154  |// USBMSC and NAND only
                            23080 ; 155  |// --------------------
                            23081 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            23082 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            23083 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            23084 ; 159  |#endif // ifdef MTP_BUILD
                            23085 ; 160  |#endif // ifdef MMC 
                            23086 ; 161  |
                            23087 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            23088 ; 163  |#if (defined(MTP_BUILD))
                            23089 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            23090 ; 165  |
                            23091 ; 166  |////!
                            23092 ; 167  |////! This varible holds the watchdog count for the store flush.
                            23093 ; 168  |////!
                            23094 ; 169  |///
                            23095 ; 170  |#include <types.h>
                            23096 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            23097 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            23098 ; 173  |#endif
                            23099 ; 174  |
                            23100 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            23101 ; 176  |// These are needed here for Mass Storage Class
                            23102 ; 177  |// Needs to be cleaned up
                            23103 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            23104 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            23105 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            23106 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            23107 ; 182  |
                            23108 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            23109 ; 184  |
                            23110 ; 185  |#endif
                            23111 ; 186  |
                            23112 ; 187  |
                            23113 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            23114 ; 189  |// SmartMedia/NAND defs
                            23115 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            23116 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            23117 ; 192  |
                            23118 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            23119 ; 194  |// Sysloadresources defs
                            23120 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            23121 ; 196  |
                            23122 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            23123 ; 198  |// MMC defs
                            23124 ; 199  |#define MMC_MAX_PARTITIONS 1
                            23125 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            23126 ; 201  |
                            23127 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            23128 ; 203  |// SPI defs
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 383

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23129 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            23130 ; 205  |
                            23131 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            23132 ; 207  |// Global media defs
                            23133 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            23134 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            23135 ; 210  |
                            23136 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            23137 ; 212  |// DO NOT CHANGE THESE!!!
                            23138 ; 213  |#define SM_MAX_PARTITIONS 4
                            23139 ; 214  |#define MAX_HANDLES 2
                            23140 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            23141 ; 216  |
                            23142 ; 217  |
                            23143 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            23144 ; 219  |// Battery LRADC Values 
                            23145 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            23146 ; 221  |// brownout trip point in mV (moved by RS)
                            23147 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            23148 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            23149 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            23150 ; 225  |//     audio recording to media.
                            23151 ; 226  |#define BATT_SAFETY_MARGIN 10
                            23152 ; 227  |
                            23153 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            23154 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            23155 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            23156 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            23157 ; 232  |
                            23158 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            23159 ; 234  |
                            23160 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            23161 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            23162 ; 237  |#if (!defined(CLCD))
                            23163 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            23164 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            23165 ; 240  |#else 
                            23166 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            23167 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            23168 ; 243  |#endif
                            23169 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            23170 ; 245  |
                            23171 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            23172 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            23173 ; 248  |// See mp3 encoder overlay.
                            23174 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            23175 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            23176 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            23177 ; 252  |
                            23178 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            23179 ; 254  |// Voice recording filenames
                            23180 ; 255  |// number of digits in filename Vxxx.wav
                            23181 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            23182 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            23183 ; 258  |
                            23184 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            23185 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 384

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23186 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            23187 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            23188 ; 263  |#if defined(DEVICE_3500)
                            23189 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            23190 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            23191 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            23192 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            23193 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            23194 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            23195 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            23196 ; 271  |
                            23197 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            23198 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            23199 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            23200 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            23201 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            23202 ; 277  |
                            23203 ; 278  |#else 
                            23204 ; 279  |// STMP3410
                            23205 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            23206 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            23207 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            23208 ; 283  |#endif
                            23209 ; 284  |
                            23210 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            23211 ; 286  |// Number of available soft timers
                            23212 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            23213 ; 288  |#if defined(SYNC_LYRICS)
                            23214 ; 289  |#define SOFT_TIMERS 10
                            23215 ; 290  |#else 
                            23216 ; 291  |#if defined(JPEG_DECODER)
                            23217 ; 292  |#define SOFT_TIMERS 10
                            23218 ; 293  |#else 
                            23219 ; 294  |#define SOFT_TIMERS 9
                            23220 ; 295  |#endif
                            23221 ; 296  |#endif
                            23222 ; 297  |
                            23223 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            23224 ; 299  |//  sizes
                            23225 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            23226 ; 301  |#if defined(MMC)
                            23227 ; 302  |#if defined(USE_PLAYLIST5)
                            23228 ; 303  |#define MENU_STACK_SIZE 1500
                            23229 ; 304  |#else 
                            23230 ; 305  |#define MENU_STACK_SIZE 1250
                            23231 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            23232 ; 307  |#else 
                            23233 ; 308  |#if defined(USE_PLAYLIST5)
                            23234 ; 309  |#define MENU_STACK_SIZE 1500
                            23235 ; 310  |#else 
                            23236 ; 311  |#define MENU_STACK_SIZE 1250
                            23237 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            23238 ; 313  |#endif //if @def('MMC')
                            23239 ; 314  |
                            23240 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            23241 ; 316  |// 
                            23242 ; 317  |#define STACK_L1_SIZE 750
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 385

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23243 ; 318  |#define STACK_L2_SIZE 100
                            23244 ; 319  |#define STACK_L3_SIZE 160
                            23245 ; 320  |
                            23246 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            23247 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            23248 ; 323  |// is ok with switching code.
                            23249 ; 324  |#if defined(MTP_BUILD)
                            23250 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            23251 ; 326  |#endif
                            23252 ; 327  |
                            23253 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            23254 ; 329  |// maximum number of nested funclets 
                            23255 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            23256 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            23257 ; 332  |
                            23258 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            23259 ; 334  |//    LCD DEFINITIONS
                            23260 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            23261 ; 336  |
                            23262 ; 337  |#define SPACE_CHAR 0x000020          
                            23263 ; 338  |#define ZERO_CHAR 0x000030
                            23264 ; 339  |#define COLON_CHAR 0x00003A
                            23265 ; 340  |#define PERIOD_CHAR 0x00002E
                            23266 ; 341  |
                            23267 ; 342  |#if (defined(S6B33B0A_LCD))
                            23268 ; 343  |#define LCD_X_SIZE 128
                            23269 ; 344  |#define LCD_Y_SIZE 159
                            23270 ; 345  |#endif
                            23271 ; 346  |
                            23272 ; 347  |#if (defined(SED15XX_LCD))
                            23273 ; 348  |#define LCD_X_SIZE 128
                            23274 ; 349  |#define LCD_Y_SIZE 64
                            23275 ; 350  |#endif
                            23276 ; 351  |
                            23277 ; 352  |
                            23278 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            23279 ; 354  |//   Details on Customizing Contrast
                            23280 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            23281 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            23282 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            23283 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            23284 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            23285 ; 360  |//   unless the ezact sequence is remembered.
                            23286 ; 361  |//   To find out what range your player supports: 
                            23287 ; 362  |//   change these equs to full range or comment out (full range is default)
                            23288 ; 363  |//;;;;;;
                            23289 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            23290 ; 365  |// recommended calibration using player -- uncomment 
                            23291 ; 366  |//;;;;;;
                            23292 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            23293 ; 368  |////////////////////////////
                            23294 ; 369  |#if (defined(DEMO_HW))
                            23295 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            23296 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            23297 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            23298 ; 373  |#else 
                            23299 ; 374  |
                            23300 ; 375  |#if (defined(S6B33B0A_LCD))
                            23301 ; 376  |#define LCD_MAX_CONTRAST 210
                            23302 ; 377  |#define LCD_MIN_CONTRAST 160    
                            23303 ; 378  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 386

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23304 ; 379  |
                            23305 ; 380  |#if (defined(SED15XX_LCD))
                            23306 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            23307 ; 382  |// Engineering board regs support range [17-37].
                            23308 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            23309 ; 384  |//   One default contrast range [24-42] works for both.
                            23310 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            23311 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            23312 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            23313 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            23314 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            23315 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            23316 ; 391  |
                            23317 ; 392  |#if (defined(NEWSHINGYIH))
                            23318 ; 393  |#define LCD_MAX_CONTRAST 250
                            23319 ; 394  |#define LCD_MIN_CONTRAST 0
                            23320 ; 395  |#else 
                            23321 ; 396  |//-----
                            23322 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            23323 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            23324 ; 399  |#define LCD_MAX_CONTRAST 250
                            23325 ; 400  |#define LCD_MIN_CONTRAST 0
                            23326 ; 401  |
                            23327 ; 402  |//=====
                            23328 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            23329 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            23330 ; 405  |//LCD_MAX_CONTRAST equ 42
                            23331 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            23332 ; 407  |
                            23333 ; 408  |#endif
                            23334 ; 409  |#endif
                            23335 ; 410  |
                            23336 ; 411  |#endif
                            23337 ; 412  |
                            23338 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            23339 ; 414  |// The default value of the lcd contrast in % of range
                            23340 ; 415  |//   the default value is used when no settings.dat is available
                            23341 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            23342 ; 417  |
                            23343 ; 418  |#if (defined(S6B33B0A_LCD))
                            23344 ; 419  |// 60% of range is default value
                            23345 ; 420  |#define DEFAULT_CONTRAST 50 
                            23346 ; 421  |#endif
                            23347 ; 422  |
                            23348 ; 423  |#if (defined(SED15XX_LCD))
                            23349 ; 424  |// % of range is default value (was 60%)
                            23350 ; 425  |#define DEFAULT_CONTRAST 50 
                            23351 ; 426  |#endif
                            23352 ; 427  |
                            23353 ; 428  |
                            23354 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            23355 ; 430  |// make lower when doing calibration
                            23356 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            23357 ; 432  |
                            23358 ; 433  |
                            23359 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            23360 ; 435  |// For FFWD and RWND
                            23361 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            23362 ; 437  |#define SECONDS_TO_SKIP 1
                            23363 ; 438  |#define SECONDS_TO_SKIP1 3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 387

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23364 ; 439  |#define SECONDS_TO_SKIP2 6
                            23365 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            23366 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            23367 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            23368 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            23369 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            23370 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            23371 ; 446  |
                            23372 ; 447  |// For audible FFW/RWD
                            23373 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            23374 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            23375 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            23376 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            23377 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            23378 ; 453  |#define LEVEL1_BOUNDARY 17 
                            23379 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            23380 ; 455  |#define LEVEL2_BOUNDARY 33 
                            23381 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            23382 ; 457  |#define LEVEL3_BOUNDARY 50 
                            23383 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            23384 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            23385 ; 460  |// Short Song Time, songs too short to play.
                            23386 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            23387 ; 462  |
                            23388 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            23389 ; 464  |// MP3 Sync Values
                            23390 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            23391 ; 466  |// # bytes to look for sync before marking it bad
                            23392 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            23393 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            23394 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            23395 ; 470  |// once we have sync'd, the isr should be called this frequently
                            23396 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            23397 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            23398 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            23399 ; 474  |
                            23400 ; 475  |
                            23401 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            23402 ; 477  |//// Multi-Stage Volume Control Definitions
                            23403 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            23404 ; 479  |//// Use Multi-Stage Volume
                            23405 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            23406 ; 481  |
                            23407 ; 482  |//// Master Volume definitions
                            23408 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            23409 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            23410 ; 485  |
                            23411 ; 486  |//// DAC-Mode definitions
                            23412 ; 487  |//// Adjusts 0dB point
                            23413 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            23414 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            23415 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            23416 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            23417 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            23418 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            23419 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            23420 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            23421 ; 496  |
                            23422 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 388

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23423 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            23424 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            23425 ; 500  |
                            23426 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            23427 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            23428 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            23429 ; 504  |
                            23430 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            23431 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            23432 ; 507  |
                            23433 ; 508  |
                            23434 ; 509  |//// Line In definitions (used for Line-In 1)
                            23435 ; 510  |//// 0dB point of the Line In
                            23436 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            23437 ; 512  |//// Minimum volume of Line In
                            23438 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            23439 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            23440 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            23441 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            23442 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            23443 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            23444 ; 519  |
                            23445 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            23446 ; 521  |//// 0dB point of the Line In
                            23447 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            23448 ; 523  |//// Minimum volume of Line In
                            23449 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            23450 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            23451 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            23452 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            23453 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            23454 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            23455 ; 530  |
                            23456 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            23457 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            23458 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            23459 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            23460 ; 535  |
                            23461 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            23462 ; 537  |////
                            23463 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            23464 ; 539  |////
                            23465 ; 540  |///
                            23466 ; 541  |#include <types.h>
                            23467 ; 542  |extern volatile WORD g_wActivityState;
                            23468 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            23469 ; 544  |
                            23470 ; 545  |void _reentrant Init5VSense(void);
                            23471 ; 546  |void _reentrant ServiceDCDC(void);
                            23472 ; 547  |
                            23473 ; 548  |////////////////////////////////////////////////////////////////////////////
                            23474 ; 549  |//// JPEG Thumbnail Mode Setting
                            23475 ; 550  |//// number of column in thumbnail mode
                            23476 ; 551  |#define THUMBNAIL_X 2           
                            23477 ; 552  |//// number of row in  thumbnail mode
                            23478 ; 553  |#define THUMBNAIL_Y 2           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 389

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23479 ; 554  |//// thumbnail boundary offset x
                            23480 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            23481 ; 556  |//// thumbnail boundary offset y
                            23482 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            23483 ; 558  |
                            23484 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            23485 ; 560  |
                            23486 
                            23488 
                            23489 ; 12   |#include "messages.h"
                            23490 
                            23492 
                            23493 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            23494 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            23495 ; 3    |// Message defs
                            23496 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            23497 ; 5    |
                            23498 ; 6    |#if (!defined(MSGEQU_INC))
                            23499 ; 7    |#define MSGEQU_INC 1
                            23500 ; 8    |
                            23501 ; 9    |
                            23502 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                            23503 ; 11   |
                            23504 ; 12   |
                            23505 ; 13   |#define MSG_TYPE_DECODER 0x000000
                            23506 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                            23507 ; 15   |#define MSG_TYPE_PARSER 0x020000
                            23508 ; 16   |#define MSG_TYPE_LCD 0x030000
                            23509 ; 17   |#define MSG_TYPE_MIXER 0x040000
                            23510 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                            23511 ; 19   |#define MSG_TYPE_MENU 0x060000
                            23512 ; 20   |#define MSG_TYPE_LED 0x070000
                            23513 ; 21   |#define MSG_TYPE_TUNER 0x080000
                            23514 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                            23515 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                            23516 ; 24   |// Equalizer and other effects
                            23517 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                            23518 ; 26   |#if (defined(USE_PLAYLIST3))
                            23519 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                            23520 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                            23521 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                            23522 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                            23523 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                            23524 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                            23525 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                            23526 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                            23527 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                            23528 ; 36   |#if defined(USE_PLAYLIST5)
                            23529 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                            23530 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                            23531 ; 39   |#endif // if @def('USE_PLAYLIST5')
                            23532 ; 40   |
                            23533 ; 41   |// Message Structure Offsets
                            23534 ; 42   |#define MSG_Length 0
                            23535 ; 43   |#define MSG_ID 1
                            23536 ; 44   |#define MSG_Argument1 2
                            23537 ; 45   |#define MSG_Argument2 3
                            23538 ; 46   |#define MSG_Argument3 4
                            23539 ; 47   |#define MSG_Argument4 5
                            23540 ; 48   |#define MSG_Argument5 6
                            23541 ; 49   |#define MSG_Argument6 7
                            23542 ; 50   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 390

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23543 ; 51   |
                            23544 ; 52   |
                            23545 ; 53   |// LCD Message IDs
                            23546 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                            23547 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                            23548 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                            23549 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                            23550 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                            23551 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                            23552 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                            23553 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                            23554 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                            23555 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                            23556 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                            23557 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                            23558 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                            23559 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                            23560 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                            23561 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                            23562 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                            23563 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                            23564 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                            23565 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                            23566 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                            23567 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                            23568 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                            23569 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                            23570 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                            23571 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                            23572 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                            23573 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                            23574 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                            23575 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                            23576 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                            23577 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                            23578 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                            23579 ; 87   |//send a NULL as Param1 to return to root frame buffer
                            23580 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                            23581 ; 89   |//Param1 = left
                            23582 ; 90   |//Param2 = top
                            23583 ; 91   |//Param3 = right
                            23584 ; 92   |//Param4 = bottom
                            23585 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                            23586 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                            23587 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                            23588 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                            23589 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                            23590 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                            23591 ; 99   |
                            23592 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                            23593 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                            23594 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                            23595 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                            23596 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                            23597 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                            23598 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                            23599 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                            23600 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                            23601 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                            23602 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                            23603 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                            23604 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 391

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23605 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                            23606 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                            23607 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                            23608 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                            23609 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                            23610 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                            23611 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                            23612 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                            23613 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                            23614 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                            23615 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                            23616 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                            23617 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                            23618 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                            23619 ; 127  |
                            23620 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                            23621 ; 129  |
                            23622 ; 130  |#if defined(CLCD_16BIT)
                            23623 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                            23624 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                            23625 ; 133  |
                            23626 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                            23627 ; 135  |#else 
                            23628 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                            23629 ; 137  |#endif
                            23630 ; 138  |
                            23631 ; 139  |// If you change the LCD message ID's then you must
                            23632 ; 140  |// also change the jump table in lcdapi.asm
                            23633 ; 141  |
                            23634 ; 142  |// Character LCD Message IDs
                            23635 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                            23636 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                            23637 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                            23638 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                            23639 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                            23640 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                            23641 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                            23642 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                            23643 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                            23644 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                            23645 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                            23646 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                            23647 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                            23648 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                            23649 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                            23650 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                            23651 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                            23652 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                            23653 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                            23654 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                            23655 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                            23656 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                            23657 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                            23658 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                            23659 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                            23660 ; 168  |// also change the jump table in lcdapi.asm
                            23661 ; 169  |
                            23662 ; 170  |// Decoder Message IDs
                            23663 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                            23664 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                            23665 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                            23666 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 392

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23667 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                            23668 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                            23669 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                            23670 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                            23671 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                            23672 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                            23673 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                            23674 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                            23675 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                            23676 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                            23677 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                            23678 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                            23679 ; 187  |// If you change the Decoder message ID's, then you must
                            23680 ; 188  |// also change the jump table in decoder_overlay.asm
                            23681 ; 189  |// and in dec_adpcm_overlay.asm.
                            23682 ; 190  |
                            23683 ; 191  |// Encoder Message IDs
                            23684 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                            23685 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                            23686 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                            23687 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                            23688 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                            23689 ; 197  |// If you change the Encoder message ID's, then you must
                            23690 ; 198  |// also change the jump table in all encoder overlay modules.
                            23691 ; 199  |
                            23692 ; 200  |// Parser Message IDs
                            23693 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                            23694 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                            23695 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                            23696 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                            23697 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                            23698 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                            23699 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                            23700 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                            23701 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                            23702 ; 210  |// If you change the Parser message ID's, then you must
                            23703 ; 211  |// also change the jump table in parser.asm
                            23704 ; 212  |
                            23705 ; 213  |// Button Message IDs
                            23706 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                            23707 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                            23708 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                            23709 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                            23710 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                            23711 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                            23712 ; 220  |
                            23713 ; 221  |// Mixer Message IDs
                            23714 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                            23715 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                            23716 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                            23717 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                            23718 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                            23719 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                            23720 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                            23721 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                            23722 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                            23723 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                            23724 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                            23725 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                            23726 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                            23727 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                            23728 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 393

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23729 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                            23730 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                            23731 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                            23732 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                            23733 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                            23734 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                            23735 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                            23736 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                            23737 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                            23738 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                            23739 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                            23740 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                            23741 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                            23742 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                            23743 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                            23744 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                            23745 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                            23746 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                            23747 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                            23748 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                            23749 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                            23750 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                            23751 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                            23752 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                            23753 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                            23754 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                            23755 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                            23756 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                            23757 ; 265  |// If you change the mixer message ID's then you must
                            23758 ; 266  |// also change the jump table in mixer.asm
                            23759 ; 267  |#define MIXER_ON 0
                            23760 ; 268  |#define MIXER_OFF 1
                            23761 ; 269  |
                            23762 ; 270  |
                            23763 ; 271  |// System Message IDs
                            23764 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                            23765 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                            23766 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                            23767 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                            23768 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                            23769 ; 277  |// If you change the system message ID's then you must
                            23770 ; 278  |// also change the jump table in systemapi.asm
                            23771 ; 279  |
                            23772 ; 280  |// Menu IDs
                            23773 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                            23774 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                            23775 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                            23776 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                            23777 ; 285  |//sub parameters for this message:
                            23778 ; 286  |#define RECORDER_START 0
                            23779 ; 287  |#define RECORDER_PAUSE 0x2000
                            23780 ; 288  |#define RECORDER_RESUME 0x4000
                            23781 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                            23782 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                            23783 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                            23784 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                            23785 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                            23786 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                            23787 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                            23788 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                            23789 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                            23790 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 394

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23791 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                            23792 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                            23793 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                            23794 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                            23795 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                            23796 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                            23797 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                            23798 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                            23799 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                            23800 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                            23801 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                            23802 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                            23803 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                            23804 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                            23805 ; 313  |
                            23806 ; 314  |// Note that other versions of this file have different msg equates.
                            23807 ; 315  |// If you change the system message ID's then you must
                            23808 ; 316  |// also change the jump table in all menu *.asm
                            23809 ; 317  |
                            23810 ; 318  |// LED Message IDs
                            23811 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                            23812 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                            23813 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                            23814 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                            23815 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                            23816 ; 324  |// If you change the LeD message ID's then you must
                            23817 ; 325  |// also change the jump table in ledapi.asm
                            23818 ; 326  |
                            23819 ; 327  |#if (!defined(REMOVE_FM))
                            23820 ; 328  |// FM Tuner Message IDs
                            23821 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                            23822 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                            23823 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                            23824 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                            23825 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                            23826 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                            23827 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                            23828 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                            23829 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                            23830 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                            23831 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                            23832 ; 340  |//one parameter--the sensitivity in uV
                            23833 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                            23834 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                            23835 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                            23836 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                            23837 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                            23838 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                            23839 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                            23840 ; 348  |#endif
                            23841 ; 349  |
                            23842 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                            23843 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                            23844 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                            23845 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                            23846 ; 354  |
                            23847 ; 355  |
                            23848 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                            23849 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                            23850 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                            23851 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                            23852 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 395

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23853 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                            23854 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                            23855 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                            23856 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                            23857 ; 365  |
                            23858 ; 366  |#if (defined(USE_PLAYLIST3))
                            23859 ; 367  |// Music Library
                            23860 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                            23861 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                            23862 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                            23863 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                            23864 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                            23865 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                            23866 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                            23867 ; 375  |
                            23868 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                            23869 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                            23870 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                            23871 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                            23872 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                            23873 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                            23874 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                            23875 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                            23876 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                            23877 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                            23878 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                            23879 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                            23880 ; 388  |
                            23881 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            23882 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            23883 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            23884 ; 392  |
                            23885 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            23886 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            23887 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            23888 ; 396  |
                            23889 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            23890 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                            23891 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            23892 ; 400  |
                            23893 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                            23894 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                            23895 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                            23896 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                            23897 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                            23898 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                            23899 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                            23900 ; 408  |
                            23901 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            23902 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            23903 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            23904 ; 412  |
                            23905 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                            23906 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                            23907 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                            23908 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                            23909 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                            23910 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                            23911 ; 419  |
                            23912 ; 420  |#if defined(USE_PLAYLIST5)
                            23913 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                            23914 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 396

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23915 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                            23916 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                            23917 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                            23918 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                            23919 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                            23920 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                            23921 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                            23922 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                            23923 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                            23924 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                            23925 ; 433  |
                            23926 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                            23927 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                            23928 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                            23929 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                            23930 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                            23931 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                            23932 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                            23933 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                            23934 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                            23935 ; 443  |#endif // if @def('USE_PLAYLIST5')
                            23936 ; 444  |// Events
                            23937 ; 445  |// No event
                            23938 ; 446  |#define EVENT_NONE 0x000001   
                            23939 ; 447  |// A message has been posted
                            23940 ; 448  |#define EVENT_MESSAGE 0x000002   
                            23941 ; 449  |// Run if wait time elapsed
                            23942 ; 450  |#define EVENT_TIMER 0x000004   
                            23943 ; 451  |// Run if a button event occured
                            23944 ; 452  |#define EVENT_BUTTON 0x000008   
                            23945 ; 453  |// Run if a background event occured
                            23946 ; 454  |#define EVENT_BACKGROUND 0x000010   
                            23947 ; 455  |// The executive should immediately repeat this module
                            23948 ; 456  |#define EVENT_REPEAT 0x000020   
                            23949 ; 457  |// Run the module's init routine
                            23950 ; 458  |#define EVENT_INIT 0x800000   
                            23951 ; 459  |
                            23952 ; 460  |#define EVENT_NONE_BITPOS 0
                            23953 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                            23954 ; 462  |#define EVENT_TIMER_BITPOS 2
                            23955 ; 463  |#define EVENT_BUTTON_BITPOS 3
                            23956 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                            23957 ; 465  |#define EVENT_REPEAT_BITPOS 5
                            23958 ; 466  |#define EVENT_INIT_BITPOS 23
                            23959 ; 467  |
                            23960 ; 468  |// Parser Message Buffers
                            23961 ; 469  |#define ParserPlayBit 0
                            23962 ; 470  |#define ButtonPressBit 1
                            23963 ; 471  |#define ParserRwndBit 1
                            23964 ; 472  |#define ParserFfwdBit 2
                            23965 ; 473  |
                            23966 ; 474  |//NextSong Message Parameters
                            23967 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                            23968 ; 476  |#define NEXT_SONG 2             
                            23969 ; 477  |// ButtonPressBit1 cleared
                            23970 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                            23971 ; 479  |// ButtonPressBit1 set
                            23972 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                            23973 ; 481  |// NextSong + Ffwd
                            23974 ; 482  |#define NEXT_SONG_FFWD 4          
                            23975 ; 483  |
                            23976 ; 484  |//PrevSong Message Parameters
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 397

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23977 ; 485  |// PrevSong + Stopped
                            23978 ; 486  |#define PREV_SONG 0          
                            23979 ; 487  |// PrevSong + Play
                            23980 ; 488  |#define PREV_SONG_PLAY 1          
                            23981 ; 489  |// PrevSong + Rwnd
                            23982 ; 490  |#define PREV_SONG_RWND 2          
                            23983 ; 491  |
                            23984 ; 492  |
                            23985 ; 493  |
                            23986 ; 494  |
                            23987 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                            23988 ; 496  |
                            23989 ; 497  |
                            23990 
                            23992 
                            23993 ; 13   |#include "metadata.h"
                            23994 
                            23996 
                            23997 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            23998 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            23999 ; 3    |//
                            24000 ; 4    |// Filename: metadata.h
                            24001 ; 5    |// Description:
                            24002 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            24003 ; 7    |
                            24004 ; 8    |#ifndef _METADATA_H
                            24005 ; 9    |#define _METADATA_H
                            24006 ; 10   |
                            24007 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            24008 ; 12   |// MetaData definitions
                            24009 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            24010 ; 14   |
                            24011 ; 15   |//#define MMC_CMD59       0x40|59
                            24012 ; 16   |
                            24013 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            24014 ; 18   |// Meta Data structure definitions
                            24015 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            24016 ; 20   |
                            24017 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            24018 ; 22   |// MetaData definitions
                            24019 ; 23   |
                            24020 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            24021 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            24022 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            24023 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            24024 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            24025 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            24026 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            24027 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            24028 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            24029 ; 33   |
                            24030 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            24031 ; 35   |
                            24032 ; 36   |// VBR
                            24033 ; 37   |#define VBR_NOT_DETERMINED 0
                            24034 ; 38   |#define VBR_TRUE 1
                            24035 ; 39   |
                            24036 ; 40   |#ifndef TITLE_SIZE
                            24037 ; 41   |//#define TITLE_SIZE 30
                            24038 ; 42   |#ifndef USE_PLAYLIST3
                            24039 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            24040 ; 44   |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 398

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24041 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            24042 ; 46   |#endif
                            24043 ; 47   |#endif
                            24044 ; 48   |
                            24045 ; 49   |#ifndef ARTIST_SIZE
                            24046 ; 50   |#ifndef USE_PLAYLIST3
                            24047 ; 51   |//#define ARTIST_SIZE 30
                            24048 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            24049 ; 53   |#else
                            24050 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            24051 ; 55   |#endif
                            24052 ; 56   |#endif
                            24053 ; 57   |
                            24054 ; 58   |#ifndef ALBUM_SIZE
                            24055 ; 59   |#ifndef USE_PLAYLIST3
                            24056 ; 60   |//#define ALBUM_SIZE 30
                            24057 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            24058 ; 62   |#else
                            24059 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            24060 ; 64   |#endif
                            24061 ; 65   |#endif
                            24062 ; 66   |
                            24063 ; 67   |#ifdef USE_PLAYLIST3
                            24064 ; 68   |#ifndef GENRE_SIZE
                            24065 ; 69   |#define GENRE_SIZE 20
                            24066 ; 70   |#endif
                            24067 ; 71   |
                            24068 ; 72   |#ifndef YEAR_SIZE
                            24069 ; 73   |#define YEAR_SIZE 8
                            24070 ; 74   |#endif
                            24071 ; 75   |
                            24072 ; 76   |#ifndef TRACKNUM_SIZE
                            24073 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            24074 ; 78   |#endif
                            24075 ; 79   |
                            24076 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            24077 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            24078 ; 82   |#endif
                            24079 ; 83   |
                            24080 ; 84   |#define XING_TOC_SIZE   100
                            24081 ; 85   |#if MTP_BUILD
                            24082 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            24083 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            24084 ; 88   |#define VBR_TOC_SIZE    2
                            24085 ; 89   |#else
                            24086 ; 90   |#define VBR_TOC_SIZE    200
                            24087 ; 91   |#endif
                            24088 ; 92   |
                            24089 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            24090 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            24091 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            24092 ; 96   |#ifdef USE_PLAYLIST3
                            24093 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            24094 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            24095 ; 99   |extern WORD g_wSongTrackNum;
                            24096 ; 100  |#endif
                            24097 ; 101  |
                            24098 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 399

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24099 ; 103  |
                            24100 ; 104  |typedef struct {
                            24101 ; 105  |    WORD        iTitleBufferLength;
                            24102 ; 106  |        UCS3       *wTitle;        // Title of Song
                            24103 ; 107  |    WORD        iArtistBufferLength;
                            24104 ; 108  |    UCS3       *wArtist;
                            24105 ; 109  |    WORD        iAlbumBufferLength;
                            24106 ; 110  |    UCS3       *wAlbum;
                            24107 ; 111  |#ifdef USE_PLAYLIST3
                            24108 ; 112  |    WORD        iGenreBufferLength;
                            24109 ; 113  |    UCS3       *wGenre;
                            24110 ; 114  |    WORD        iYearBufferLength;
                            24111 ; 115  |    UCS3       *wYear;
                            24112 ; 116  |    WORD        wTrackNum;
                            24113 ; 117  |#endif
                            24114 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            24115 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            24116 ; 120  |        WORD       wNumChannels;
                            24117 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitr
                                  ate found)
                            24118 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            24119 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the deco
                                  der)
                            24120 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            24121 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            24122 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            24123 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see qu
                                  estion below**)
                            24124 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = I
                                  MA ADPCM, etc (use defines below)
                            24125 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed fo
                                  r this file
                            24126 ; 130  |} FILE_META_DATA;
                            24127 ; 131  |
                            24128 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            24129 ; 133  |#define UNKNOWN_TYPE   0
                            24130 ; 134  |#define MP3_TYPE       1
                            24131 ; 135  |#define WMA_TYPE       2
                            24132 ; 136  |#define AAC_TYPE       4
                            24133 ; 137  |#define IMA_ADPCM_TYPE 8
                            24134 ; 138  |#define MS_ADPCM_TYPE  16
                            24135 ; 139  |#define PCM_WAV_TYPE   32
                            24136 ; 140  |#define ASF_TYPE       64
                            24137 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            24138 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            24139 ; 143  |
                            24140 ; 144  |#define SMV_ADPCM_TYPE 512
                            24141 ; 145  |
                            24142 ; 146  |
                            24143 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            24144 ; 148  |// Sample rates
                            24145 ; 149  |#ifdef WOW
                            24146 ; 150  |#define SR_48KHZ        48000
                            24147 ; 151  |#define SR_44KHZ        44100
                            24148 ; 152  |#define SR_32KHZ        32000
                            24149 ; 153  |#define SR_24KHZ        24000
                            24150 ; 154  |#define SR_22KHZ        22050
                            24151 ; 155  |#define SR_16KHZ        16000
                            24152 ; 156  |#define SR_12KHZ        12000
                            24153 ; 157  |#define SR_11KHZ        11025
                            24154 ; 158  |#define SR_8KHZ          8000
                            24155 ; 159  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 400

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24156 ; 160  |
                            24157 ; 161  |
                            24158 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            24159 ; 163  |// MetaData prototypes
                            24160 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            24161 ; 165  |
                            24162 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            24163 ; 167  |#ifdef USE_PLAYLIST3
                            24164 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAd
                                  dress);
                            24165 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            24166 ; 170  |#endif
                            24167 ; 171  |
                            24168 ; 172  |#endif // #ifndef _METADATA_H
                            24169 
                            24171 
                            24172 ; 14   |
                            24173 ; 15   |
                            24174 ; 16   |// Menu message, MUST check with menus.h to avoid duplicate
                            24175 ; 17   |// Change the menu message and timer value to match your project
                            24176 ; 18   |//#define MENU_MSG_LYRICS_UPDATE                MENU_LAST_MSG_ID+8              // moved i
                                  nto msgequ.inc
                            24177 ; 19   |#define TIMER_LYRICS_UPDATE                     9
                            24178 ; 20   |/////////////////////////////////////////////////////////////////
                            24179 ; 21   |
                            24180 ; 22   |#define SLT                                     ('S'|('L'<<8)|('T'<<16))        // V2.2 fr
                                  ame identifiers
                            24181 ; 23   |#define SYLT                            ('Y'|('L'<<8)|('T'<<16))        // V2.3 and V2.4 f
                                  rame identifiers
                            24182 ; 24   |#define MAX_LYRICS_STRING       100             // Max. number of characters per lyrics in
                                  cluding terminate zero
                            24183 ; 25   |#define LYRICS_ROW_BUF_SIZE     ((LCD_X_SIZE/4)+1)
                            24184 ; 26   |
                            24185 ; 27   |// ASF Header Extension Object
                            24186 ; 28   |#define ASF_HEADER_EXTENSION_GUID_0             0xbf03b5
                            24187 ; 29   |#define ASF_HEADER_EXTENSION_GUID_1             0xa92e5f
                            24188 ; 30   |#define ASF_HEADER_EXTENSION_GUID_2             0x8e11cf
                            24189 ; 31   |#define ASF_HEADER_EXTENSION_GUID_3             0xc000e3
                            24190 ; 32   |#define ASF_HEADER_EXTENSION_GUID_4             0x53200c
                            24191 ; 33   |#define ASF_HEADER_EXTENSION_GUID_5             0x000065
                            24192 ; 34   |
                            24193 ; 35   |// ASF Reserved 1
                            24194 ; 36   |#define ASF_RESERVED_1_GUID_0                   0xd3d211
                            24195 ; 37   |#define ASF_RESERVED_1_GUID_1                   0xa9baab
                            24196 ; 38   |#define ASF_RESERVED_1_GUID_2                   0x8e11cf
                            24197 ; 39   |#define ASF_RESERVED_1_GUID_3                   0xc000e6
                            24198 ; 40   |#define ASF_RESERVED_1_GUID_4                   0x53200c
                            24199 ; 41   |#define ASF_RESERVED_1_GUID_5                   0x000065
                            24200 ; 42   |
                            24201 ; 43   |// ASF Metadata Library Object
                            24202 ; 44   |#define ASF_METADATA_LIBRARY_GUID_0             0x231c94
                            24203 ; 45   |#define ASF_METADATA_LIBRARY_GUID_1             0x949844
                            24204 ; 46   |#define ASF_METADATA_LIBRARY_GUID_2             0xa149d1
                            24205 ; 47   |#define ASF_METADATA_LIBRARY_GUID_3             0x131d41
                            24206 ; 48   |#define ASF_METADATA_LIBRARY_GUID_4             0x70454e
                            24207 ; 49   |#define ASF_METADATA_LIBRARY_GUID_5             0x000054
                            24208 ; 50   |
                            24209 ; 51   |// Data structure for lyrics library
                            24210 ; 52   |typedef struct {
                            24211 ; 53   |        WORD    iTitleBufferLength;
                            24212 ; 54   |        UCS3    *wTitle;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 401

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24213 ; 55   |        WORD    iArtistBufferLength;
                            24214 ; 56   |        UCS3    *wArtist;
                            24215 ; 57   |        WORD    iAlbumBufferLength;
                            24216 ; 58   |        UCS3    *wAlbum;
                            24217 ; 59   |        DWORD   dwNumBytes;
                            24218 ; 60   |} LYRICS_FILE_META_DATA;
                            24219 ; 61   |
                            24220 ; 62   |// Function Prototypes
                            24221 ; 63   |RETCODE _reentrant Id3V2LyricsReadFrame(INT iHandle, WORD uFrameSize, INT *ptr);
                            24222 ; 64   |RETCODE _reentrant Mp3MetaDataReadLyrics3(INT iHandle,INT iIgnored, INT *pMetaData);
                            24223 ; 65   |RETCODE _reentrant Mp3MetaDataReadLRC(INT iIgnored1,INT iIgnored2, INT *pMetaData);
                            24224 ; 66   |RETCODE _reentrant WMALyricsReadFrame(INT iHandle, WORD uFrameSize, INT *ptr);
                            24225 ; 67   |RETCODE _reentrant LyricsInit(INT a, INT b, INT *c);
                            24226 ; 68   |RETCODE _reentrant LyricsStart(INT a, INT b, INT *c);
                            24227 ; 69   |RETCODE _reentrant LyricsPause(INT a, INT b, INT *c);
                            24228 ; 70   |RETCODE _reentrant LyricsGetNext(INT a, INT b, INT *c);
                            24229 ; 71   |RETCODE _reentrant LyricsStop(INT a, INT b, INT *c);
                            24230 ; 72   |RETCODE _reentrant LyricsIsValid(void);
                            24231 ; 73   |RETCODE _reentrant LyricsSkipping(INT a, INT b, INT *c);
                            24232 ; 74   |RETCODE _reentrant LyricsGetNextLyricsTime(INT a, INT b, INT *pTime);
                            24233 ; 75   |DWORD _reentrant LyricsGetFirstLyricsTime(void);
                            24234 ; 76   |
                            24235 ; 77   |extern UCS3 _X * _X     g_pSongLyrics;
                            24236 ; 78   |
                            24237 ; 79   |#endif
                            24238 
                            24240 
                            24241 ; 20   |#endif
                            24242 ; 21   |////////////////////////////////////////////////////////////////////////////////
                            24243 ; 22   |//
                            24244 ; 23   |//>  Name:          int _reentrant Mp3MetaDataReadID3V2(INT iHandle,INT iIgnored, FILE_MET
                                  A_DATA*pMetaData)
                            24245 ; 24   |//
                            24246 ; 25   |//   Type:          Function (code bank callable)
                            24247 ; 26   |//
                            24248 ; 27   |//   Description:   Attempts to read an ID3V2 tag from a file starting at the
                            24249 ; 28   |//                  current position.
                            24250 ; 29   |//
                            24251 ; 30   |//   Inputs:        INT iHandle:                Handle to the file pointer,
                            24252 ; 31   |//                  INT iIgnored:               There because of codebank callable require
                                  ments.
                            24253 ; 32   |//                  FILE_META_DATA*pMetaData:   pointer to meta-data struct.
                            24254 ; 33   |//
                            24255 ; 34   |//   Outputs:       RETCODE
                            24256 ; 35   |//
                            24257 ; 36   |//   Notes:         (it also leaves the file position at the end of the
                            24258 ; 37   |//                  ID3V2 tagging information, or where we entered if there
                            24259 ; 38   |//                  was no ID3V2 tag)
                            24260 ; 39   |//<
                            24261 ; 40   |////////////////////////////////////////////////////////////////////////////////
                            24262 ; 41   |int _reentrant Mp3MetaDataReadID3V2(INT iHandle,INT iIgnored, FILE_META_DATA*pMetaData)
                            24263 ; 42   |{
                            24264 
P:0000                      24265         org     p,".ptextid3v2":
                            24272 FMp3MetaDataReadID3V2:
P:0000 055F7C         2    224273         movec   ssh,y:(r7)+
P:0001 3F0800         2    424276         move    #8,n7
P:0002 000000         2    624277         nop
P:0003 204F00         2    824278         move    (r7)+n7
                            24288 
                            24289 ; 43   |    //remember the current position in the file.
                            24290 ; 44   |    WORD uHeaderSize=0;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 402

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24291 
P:0004 77F400 FFFFFB  3   1124293         move    #-5,n7
P:0006 000000         2   1324294         nop
P:0007 686F00         4   1724295         move    r0,y:(r7+n7)
P:0008 260000         2   1924298         move    #0,y0
P:0009 77F400 FFFFFC  3   2224300         move    #-4,n7
P:000B 000000         2   2424301         nop
P:000C 4E6F00         4   2824302         move    y0,y:(r7+n7)
                            24309 
                            24310 ; 45   |    BOOL bSyncSafe = FALSE;
                            24311 ; 46   |    LONG uCurrentPos = ftell(iHandle);
                            24312 
P:000D 77F400 FFFFFA  3   3124314         move    #-6,n7
P:000F 000000         2   3324315         nop
P:0010 5C6F00         4   3724316         move    a1,y:(r7+n7)
P:0011 0BF080 rrrrrr  6   4324321         jsr     Fftell
                            24326 
                            24327 ; 47   |    if(uCurrentPos != -1)
                            24328 
P:0013 20001B         2   4524330         clr     b   
P:0014 00000B         2   4724331         dec     b
P:0015 77F400 FFFFFD  3   5024332         move    #-3,n7
P:0017 205F00         2   5224333         move    (r7)+
P:0018 5C6F00         4   5624335         move    a1,y:(r7+n7)
P:0019 205700         2   5824336         move    (r7)-
P:001A 586F00         4   6224338         move    a0,y:(r7+n7)
P:001B 200005         2   6424339         cmp     b,a
P:001C 0AF0AA rrrrrr  6   7024342         jeq     L32
                            24344 
                            24345 ; 48   |    {
                            24346 ; 49   |        WORD uTemp;
                            24347 ; 50   |        if(FSFileRead(3, iHandle, MEM_SPACE_Y, (INT)(-1), &uTemp)== 3)
                            24348 
P:001E 77F400 FFFFF9  3   7324351         move    #-7,n7
P:0020 000000         2   7524352         nop
P:0021 044F1A         4   7924353         lua     (r7)+n7,n2
P:0022 77F400 FFFFFA  3   8224354         move    #-6,n7
P:0024 000000         2   8424355         nop
P:0025 5FEF00         4   8824356         move    y:(r7+n7),b
P:0026 56F400 000003  3   9124359         move    #>3,a
P:0028 244000         2   9324360         move    #<$40,x0
P:0029 46F400 FFFFFF  3   9624361         move    #>-1,y0
P:002B 235000         2   9824362         move    n2,r0
P:002C 0BF080 rrrrrr  6  10424363         jsr     FFSFileRead
P:002E 46F400 000003  3  10724366         move    #>3,y0
P:0030 200055         2  10924367         cmp     y0,a
P:0031 0AF0A2 rrrrrr  6  11524368         jne     L31
                            24369 
                            24370 ; 51   |        {
                            24371 ; 52   |            if(uTemp == 0x334449)//'ID3'
                            24372 
P:0033 77F400 FFFFF9  3  11824374         move    #-7,n7
P:0035 000000         2  12024375         nop
P:0036 5FEF00         4  12424376         move    y:(r7+n7),b
P:0037 46F400 334449  3  12724377         move    #3359817,y0
P:0039 2B0000         2  12924378         move    #0,b2
P:003A 20005D         2  13124379         cmp     y0,b
P:003B 0AF0A2 rrrrrr  6  13724380         jne     L31
                            24381 
                            24382 ; 53   |            {//we've got a ID3 V2 tag at the beginning
                            24383 ; 54   |                uTemp = 0;
                            24384 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 403

M:ADDR CODE           CYCLES LINE SOURCELINE
P:003D 20001B         2  13924386         clr     b   
P:003E 5D6F00         4  14324387         move    b1,y:(r7+n7)
                            24388 
                            24389 ; 55   |                if(FSFileRead(2, iHandle, MEM_SPACE_Y, (INT)(-1), &uTemp)== 2)
                            24390 
P:003F 77F400 FFFFFA  3  14624392         move    #-6,n7
P:0041 000000         2  14824393         nop
P:0042 5FEF00         4  15224394         move    y:(r7+n7),b
P:0043 56F400 000002  3  15524397         move    #>2,a
P:0045 244000         2  15724398         move    #<$40,x0
P:0046 46F400 FFFFFF  3  16024399         move    #>-1,y0
P:0048 77F400 FFFFF9  3  16324400         move    #-7,n7
P:004A 000000         2  16524401         nop
P:004B 044F10         4  16924402         lua     (r7)+n7,r0
P:004C 0BF080 rrrrrr  6  17524403         jsr     FFSFileRead
P:004E 46F400 000002  3  17824406         move    #>2,y0
P:0050 200055         2  18024407         cmp     y0,a
P:0051 0AF0A2 rrrrrr  6  18624408         jne     L31
                            24409 
                            24410 ; 56   |                {
                            24411 ; 57   |                    if(((uTemp&0x00ff) <= 4) && ((uTemp&0xff00) != 0xff00))
                            24412 
P:0053 77F400 FFFFF9  3  18924414         move    #-7,n7
P:0055 000000         2  19124415         nop
P:0056 5CEF00         4  19524416         move    y:(r7+n7),a1
P:0057 218D00         2  19724417         move    a1,b1
P:0058 46F400 0000FF  3  20024418         move    #>$FF,y0
P:005A 200056         2  20224419         and     y0,a
P:005B 218E00         2  20424420         move    a1,a
P:005C 44F400 000004  3  20724421         move    #>4,x0
P:005E 2A0000         2  20924422         move    #0,a2
P:005F 200045         2  21124423         cmp     x0,a
P:0060 0AF0A7 rrrrrr  6  21724424         jgt     L31
P:0062 45F400 00FF00  3  22024425         move    #$FF00,x1
P:0064 20006E         2  22224426         and     x1,b
P:0065 21AF00         2  22424427         move    b1,b
P:0066 2B0000         2  22624428         move    #0,b2
P:0067 20006D         2  22824429         cmp     x1,b
P:0068 0AF0AA rrrrrr  6  23424430         jeq     L31
                            24432 
                            24433 ; 58   |                    {   //its a version we support
                            24434 ; 59   |                        WORD uFlags=0;
                            24435 
P:006A 20001B         2  23624438         clr     b   
P:006B 77F400 FFFFF8  3  23924439         move    #-8,n7
P:006D 000000         2  24124440         nop
P:006E 5D6F00         4  24524441         move    b1,y:(r7+n7)
                            24442 
                            24443 ; 60   |                        //read the flags.
                            24444 ; 61   |                        FSFileRead(1, iHandle, MEM_SPACE_Y, (INT)(-1), &uFlags);
                            24445 
P:006F 044F10         4  24924447         lua     (r7)+n7,r0
P:0070 77F400 FFFFFA  3  25224448         move    #-6,n7
P:0072 000000         2  25424449         nop
P:0073 5FEF00         4  25824450         move    y:(r7+n7),b
P:0074 46F400 FFFFFF  3  26124453         move    #>-1,y0
P:0076 56F400 000001  3  26424454         move    #>1,a
P:0078 244000         2  26624455         move    #<$40,x0
P:0079 0BF080 rrrrrr  6  27224456         jsr     FFSFileRead
                            24459 
                            24460 ; 62   |                        // Decide whether frame lengths must be read as Sync Safe Integers
                                  .
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 404

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24461 ; 63   |                        uTemp &= 0xff;      // Only keep the Low Byte.
                            24462 
P:007B 77F400 FFFFF9  3  27524464         move    #-7,n7
P:007D 000000         2  27724465         nop
P:007E 5EEF00         4  28124466         move    y:(r7+n7),a
P:007F 47F400 0000FF  3  28424467         move    #>$FF,y1
P:0081 200076         2  28624468         and     y1,a
P:0082 5C6F00         4  29024469         move    a1,y:(r7+n7)
                            24470 
                            24471 ; 64   |                        bSyncSafe = uTemp<4 ? FALSE : TRUE; // Sync-Safe Integer reads in 
                                  V2.4
                            24472 
P:0083 218F00         2  29224474         move    a1,b
P:0084 46F400 000004  3  29524475         move    #>4,y0
P:0086 2B0000         2  29724476         move    #0,b2
P:0087 20005D         2  29924477         cmp     y0,b
P:0088 240000         2  30124478         move    #0,x0
P:0089 0AF0A9 rrrrrr  6  30724479         jlt     L34
P:008B 44F400 000001  3  31024480         move    #>1,x0
P:008D 045FA0         2  31224481 L34:    movec   m0,n7
P:008E 000000         2  31424482         nop
P:008F 4C6F00         4  31824483         move    x0,y:(r7+n7)
P:0090 77F400 FFFFFA  3  32124485         move    #-6,n7
P:0092 000000         2  32324486         nop
P:0093 5EEF00         4  32724487         move    y:(r7+n7),a
P:0094 44F400 000004  3  33024490         move    #>4,x0
                            24491 
                            24492 ; 65   |                        //get the header size
                            24493 ; 66   |                        uHeaderSize = 10 + Id3V2ReadInt(iHandle, TRUE, V2_ID3_TAGSIZE);  /
                                  / Header always SyncSafe
                            24494 
P:0096 57F400 000001  3  33324496         move    #>1,b
P:0098 0BF080 rrrrrr  6  33924497         jsr     FId3V2ReadInt
P:009A 47F400 00000A  3  34224500         move    #>10,y1
P:009C 200070         2  34424501         add     y1,a
P:009D 218600         2  34624502         move    a1,y0
                            24505 
                            24506 ; 67   |                        if((uTemp&0x00ff) == 4) { // V2.4
                            24507 
P:009E 77F400 FFFFF9  3  34924509         move    #-7,n7
P:00A0 000000         2  35124510         nop
P:00A1 5EEF00         4  35524511         move    y:(r7+n7),a
P:00A2 44F400 0000FF  3  35824512         move    #>$FF,x0
P:00A4 200046         2  36024513         and     x0,a
P:00A5 44F400 000004  3  36324514         move    #>4,x0
P:00A7 2A0000         2  36524515         move    #0,a2
P:00A8 200045         2  36724516         cmp     x0,a
P:00A9 0AF0A2 rrrrrr  6  37324517         jne     L19
                            24518 
                            24519 ; 68   |                                                        //add 10 to the header size if the
                                   header has a footer
                            24520 ; 69   |                                                        if(uFlags & ID3V2_HEADER_FLAG_FOOT
                                  ER)
                            24521 
P:00AB 77F400 FFFFF8  3  37624523         move    #-8,n7
P:00AD 000000         2  37824524         nop
P:00AE 5DEF00         4  38224525         move    y:(r7+n7),b1
P:00AF 45F400 000010  3  38524526         move    #>16,x1
P:00B1 20006E         2  38724527         and     x1,b
P:00B2 21AF00         2  38924528         move    b1,b
P:00B3 2B0000         2  39124529         move    #0,b2
P:00B4 20000B         2  39324530         tst     b
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 405

M:ADDR CODE           CYCLES LINE SOURCELINE
P:00B5 0AF0AA rrrrrr  6  39924531         jeq     L19
                            24532 
                            24533 ; 70   |                                                                uHeaderSize += 10;
                            24534 
P:00B7 200059         2  40124536         tfr     y0,b
P:00B8 200078         2  40324537         add     y1,b
P:00B9 21A600         2  40524540         move    b1,y0
                            24543 
                            24544 ; 71   |                                                }
                            24545 ; 72   |                                                //update the start position of the MP3 dat
                                  a (must be after the ID3V2Header and padding)
                            24546 ; 73   |                                                pMetaData->dwStartPos+=uHeaderSize;
                            24547 
P:00BA 3E1100         2  40724549 L19:    move    #17,n6
P:00BB 77F400 FFFFFB  3  41024550         move    #-5,n7
P:00BD 000000         2  41224551         nop
P:00BE 6EEF00         4  41624552         move    y:(r7+n7),r6
P:00BF 22D300         2  41824553         move    r6,r3
P:00C0 204E00         2  42024554         move    (r6)+n6
P:00C1 205E00         2  42224557         move    (r6)+
P:00C2 5FD600         2  42424558         move    y:(r6)-,b
P:00C3 59E600         2  42624559         move    y:(r6),b0
P:00C4 77F400 FFFFFC  3  42924560         move    #-4,n7
P:00C6 000000         2  43124561         nop
P:00C7 4E6F00         4  43524562         move    y0,y:(r7+n7)
P:00C8 270000         2  43724563         move    #0,y1
P:00C9 200038         2  43924566         add     y,b
P:00CA 595E00         2  44124567         move    b0,y:(r6)+
P:00CB 5D5600         2  44324568         move    b1,y:(r6)-
                            24569 
                            24570 ; 74   |                        //update the length of the song (its shorter by the header size no
                                  w)
                            24571 ; 75   |                        pMetaData->dwNumBytes-=uHeaderSize;
                            24572 
P:00CC 3B1300         2  44524574         move    #19,n3
P:00CD 000000         2  44724575         nop
P:00CE 044B16         4  45124576         lua     (r3)+n3,r6
P:00CF 000000         2  45324579         nop
P:00D0 205E00         2  45524580         move    (r6)+
P:00D1 5FD600         2  45724581         move    y:(r6)-,b
P:00D2 59E600         2  45924582         move    y:(r6),b0
P:00D3 20003C         2  46124583         sub     y,b
P:00D4 595E00         2  46324584         move    b0,y:(r6)+
P:00D5 5D5600         2  46524585         move    b1,y:(r6)-
                            24586 
                            24587 ; 76   |                        if((uTemp&0x00ff) == 2) { // V2.2
                            24588 
P:00D6 46F400 000002  3  46824590         move    #>2,y0
P:00D8 2A0000         2  47024591         move    #0,a2
P:00D9 200055         2  47224592         cmp     y0,a
P:00DA 0AF0A2 rrrrrr  6  47824593         jne     L21
                            24594 
                            24595 ; 77   |                                                        if(!(uFlags & ID3V2_HEADER_UNSYNCR
                                  ONIZATION))
                            24596 
P:00DC 77F400 FFFFF8  3  48124598         move    #-8,n7
P:00DE 000000         2  48324599         nop
P:00DF 5DEF00         4  48724600         move    y:(r7+n7),b1
P:00E0 46F400 000080  3  49024601         move    #>$80,y0
P:00E2 20005E         2  49224602         and     y0,b
P:00E3 21AF00         2  49424603         move    b1,b
P:00E4 2B0000         2  49624604         move    #0,b2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 406

M:ADDR CODE           CYCLES LINE SOURCELINE
P:00E5 20000B         2  49824605         tst     b
P:00E6 0AF0A2 rrrrrr  6  50424606         jne     L31
                            24607 
                            24608 ; 78   |                                                        {//we don't support unsyncronizati
                                  on
                            24609 ; 79   |                                                                //Id3V2ReadFrame will retu
                                  rn FALSE if it does not find a valid Id3V2 Header Frame identifier.
                            24610 ; 80   |                                                                //(this will break out of 
                                  the loop below)
                            24611 ; 81   |                                                                while(Id3V2_2ReadFrame(iHa
                                  ndle, pMetaData, bSyncSafe))
                            24612 
P:00E8 77F400 FFFFFA  3  50724614 L20:    move    #-6,n7
P:00EA 000000         2  50924615         nop
P:00EB 5EEF00         4  51324616         move    y:(r7+n7),a
P:00EC 77F400 FFFFFB  3  51624619         move    #-5,n7
P:00EE 000000         2  51824620         nop
P:00EF 68EF00         4  52224621         move    y:(r7+n7),r0
P:00F0 045FA0         2  52424624         movec   m0,n7
P:00F1 000000         2  52624625         nop
P:00F2 5FEF00         4  53024626         move    y:(r7+n7),b
P:00F3 0BF080 rrrrrr  6  53624629         jsr     FId3V2_2ReadFrame
P:00F5 2A0000         2  53824636         move    #0,a2
P:00F6 200003         2  54024637         tst     a
P:00F7 0AF0A2 rrrrrr  6  54624638         jne     L20
                            24639 
                            24640 ; 82   |                                ;
                            24641 ; 83   |                                                        }
                            24642 ; 84   |                                                } else { // V2.3 and V2.4
                            24643 
P:00F9 0AF080 rrrrrr  6  55224645         jmp     L31
                            24646 
                            24647 ; 85   |                                                        if(uFlags & ID3V2_HEADER_EXTENDED_
                                  HEADER)
                            24648 
P:00FB 77F400 FFFFF8  3  55524650 L21:    move    #-8,n7
P:00FD 000000         2  55724651         nop
P:00FE 5EEF00         4  56124652         move    y:(r7+n7),a
P:00FF 45F400 000040  3  56424653         move    #>$40,x1
P:0101 200066         2  56624654         and     x1,a
P:0102 2A0000         2  56824655         move    #0,a2
P:0103 200003         2  57024656         tst     a
P:0104 0AF0AA rrrrrr  6  57624657         jeq     L22
                            24659 
                            24660 ; 86   |                                                        {   //if it has an extended header
                                  , consume it.  (We don't care about the contents)
                            24661 ; 87   |                                                                WORD uLength = Id3V2ReadIn
                                  t(iHandle, bSyncSafe, V2_ID3_EXTENDED_HEADER_SIZE);
                            24662 
P:0106 77F400 FFFFFA  3  57924666         move    #-6,n7
P:0108 000000         2  58124667         nop
P:0109 5EEF00         4  58524668         move    y:(r7+n7),a
P:010A 045FA0         2  58724671         movec   m0,n7
P:010B 000000         2  58924672         nop
P:010C 5FEF00         4  59324673         move    y:(r7+n7),b
P:010D 44F400 000004  3  59624676         move    #>4,x0
P:010F 0BF080 rrrrrr  6  60224677         jsr     FId3V2ReadInt
                            24683 
                            24684 ; 88   |                                                                fseek(iHandle, uLength-4,S
                                  EEK_CUR);
                            24685 
P:0111 57F400 000004  3  60524687         move    #>4,b
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 407

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0113 200014         2  60724688         sub     b,a
P:0114 218800         2  60924690         move    a1,a0
P:0115 2C0000         2  61124691         move    #0,a1
P:0116 2A0000         2  61324692         move    #0,a2
P:0117 77F400 FFFFFA  3  61624693         move    #-6,n7
P:0119 000000         2  61824694         nop
P:011A 5FEF00         4  62224695         move    y:(r7+n7),b
P:011B 240000         2  62424698         move    #0,x0
P:011C 0BF080 rrrrrr  6  63024699         jsr     Ffseek
                            24703 
                            24704 ; 89   |                                                        }
                            24705 
                            24707 
                            24708 ; 90   |                                                        if(!(uFlags & ID3V2_HEADER_UNSYNCR
                                  ONIZATION))
                            24709 
P:011E 77F400 FFFFF8  3  63324711 L22:    move    #-8,n7
P:0120 000000         2  63524712         nop
P:0121 5DEF00         4  63924713         move    y:(r7+n7),b1
P:0122 46F400 000080  3  64224714         move    #>$80,y0
P:0124 20005E         2  64424715         and     y0,b
P:0125 21AF00         2  64624716         move    b1,b
P:0126 2B0000         2  64824717         move    #0,b2
P:0127 20000B         2  65024718         tst     b
P:0128 0AF0A2 rrrrrr  6  65624719         jne     L31
                            24720 
                            24721 ; 91   |                                                        {//we don't support unsyncronizati
                                  on
                            24722 ; 92   |                                                                //Id3V2ReadFrame will retu
                                  rn FALSE if it does not find a valid Id3V2 Header Frame identifier.
                            24723 ; 93   |                                                                //(this will break out of 
                                  the loop below)
                            24724 ; 94   |                                                                while(Id3V2_3and2_4ReadFra
                                  me(iHandle, pMetaData, bSyncSafe))
                            24725 
P:012A 77F400 FFFFFA  3  65924727 L23:    move    #-6,n7
P:012C 000000         2  66124728         nop
P:012D 5EEF00         4  66524729         move    y:(r7+n7),a
P:012E 77F400 FFFFFB  3  66824732         move    #-5,n7
P:0130 000000         2  67024733         nop
P:0131 68EF00         4  67424734         move    y:(r7+n7),r0
P:0132 045FA0         2  67624737         movec   m0,n7
P:0133 000000         2  67824738         nop
P:0134 5FEF00         4  68224739         move    y:(r7+n7),b
P:0135 0BF080 rrrrrr  6  68824742         jsr     FId3V2_3and2_4ReadFrame
P:0137 2A0000         2  69024749         move    #0,a2
P:0138 200003         2  69224750         tst     a
P:0139 0AF0A2 rrrrrr  6  69824751         jne     L23
                            24753 
                            24754 ; 95   |                                ;
                            24755 ; 96   |                                                        }
                            24756 ; 97   |                                                }
                            24757 ; 98   |                    }
                            24758 ; 99   |                }
                            24759 ; 100  |
                            24760 ; 101  |
                            24761 ; 102  |            }
                            24762 ; 103  |        }
                            24763 
                            24765 
                            24766 ; 104  |        //seek past the ID3V2.4 header, or back to where we started if there was no tag pr
                                  esent.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 408

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24767 ; 105  |        fseek(iHandle,uCurrentPos + uHeaderSize,SEEK_SET);
                            24768 
P:013B 77F400 FFFFFC  3  70124770 L31:    move    #-4,n7
P:013D 000000         2  70324771         nop
P:013E 58EF00         4  70724772         move    y:(r7+n7),a0
P:013F 2C0000         2  70924773         move    #0,a1
P:0140 2A0000         2  71124774         move    #0,a2
P:0141 77F400 FFFFFD  3  71424778         move    #-3,n7
P:0143 205F00         2  71624779         move    (r7)+
P:0144 4DEF00         4  72024781         move    y:(r7+n7),x1
P:0145 205700         2  72224782         move    (r7)-
P:0146 4CEF00         4  72624784         move    y:(r7+n7),x0
P:0147 200020         2  72824785         add     x,a
P:0148 77F400 FFFFFA  3  73124788         move    #-6,n7
P:014A 000000         2  73324789         nop
P:014B 5FEF00         4  73724790         move    y:(r7+n7),b
P:014C 44F400 FFFFFF  3  74024791         move    #>-1,x0
P:014E 0BF080 rrrrrr  6  74624792         jsr     Ffseek
                            24798 
                            24799 ; 106  |
                            24800 ; 107  |    }
                            24801 
                            24803 
                            24804 ; 108  |    return 0;
                            24805 
P:0150 200013         2  74824807 L32:    clr     a   
P:0151 218E00         2  75024808         move    a1,a
                            24809 
                            24810 ; 109  |}
                            24811 
P:0152 77F400 FFFFF7  3  75324813         move    #-9,n7
P:0154 000000         2  75524814         nop
P:0155 05EF7C         4  75924815         movec   y:(r7+n7),ssh
P:0156 204F00         2  76124817         move    (r7)+n7
P:0157 00000C         4  76524819         rts
                            24823 
                            24824 ; 110  |
                            24825 ; 111  |////////////////////////////////////////////////////////////////////////////////
                            24826 ; 112  |//
                            24827 ; 113  |//>  Name:          BOOL _reentrant Id3V2_2ReadFrame(INT iHandle, FILE_META_DATA*pMetaData
                                  , BOOL bSyncSafe)
                            24828 ; 114  |//
                            24829 ; 115  |//   Type:          Function
                            24830 ; 116  |//
                            24831 ; 117  |//   Description:   Attempts to read an ID3V2.2 frame
                            24832 ; 118  |//
                            24833 ; 119  |//   Inputs:        INT iHandle:                Handle to the file pointer,
                            24834 ; 120  |//                  FILE_META_DATA*pMetaData:   pointer to meta-data struct.
                            24835 ; 121  |//                  BOOL bSyncSafe:             Decide whether this is a sync-safe integer
                                   read.
                            24836 ; 122  |//
                            24837 ; 123  |//   Outputs:       BOOL:   TRUE if frame was found
                            24838 ; 124  |//                          FALSE if no frame was found
                            24839 ; 125  |//
                            24840 ; 126  |//   Notes:         Advances file position to after where the frame ends if frame found, o
                                  r back to
                            24841 ; 127  |//                  where it started reading if no valid frame found.
                            24842 ; 128  |//<
                            24843 ; 129  |////////////////////////////////////////////////////////////////////////////////
                            24844 ; 130  |BOOL _reentrant Id3V2_2ReadFrame(INT iHandle, FILE_META_DATA*pMetaData, BOOL bSyncSafe)
                            24845 ; 131  |{
                            24846 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 409

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24851 FId3V2_2ReadFrame:
P:0158 055F7C         2  76724852         movec   ssh,y:(r7)+
P:0159 3F1300         2  76924855         move    #19,n7
P:015A 000000         2  77124856         nop
P:015B 204F00         2  77324857         move    (r7)+n7
                            24867 
                            24868 ; 132  |    BOOL bValidFrame = FALSE;
                            24869 
P:015C 77F400 FFFFF8  3  77624871         move    #-8,n7
P:015E 000000         2  77824872         nop
P:015F 5D6F00         4  78224873         move    b1,y:(r7+n7)
P:0160 77F400 FFFFF7  3  78524876         move    #-9,n7
P:0162 000000         2  78724877         nop
P:0163 686F00         4  79124878         move    r0,y:(r7+n7)
P:0164 20001B         2  79324881         clr     b   
P:0165 270000         2  79524882         move    #0,y1
P:0166 77F400 FFFFF9  3  79824884         move    #-7,n7
P:0168 000000         2  80024885         nop
P:0169 4F6F00         4  80424886         move    y1,y:(r7+n7)
                            24890 
                            24891 ; 133  |    WORD uFrameType= 0;//Need to initialize because FSFileRead only reads data into the cu
                                  rrent word
                            24892 
P:016A 77F400 FFFFF5  3  80724894         move    #-11,n7
P:016C 000000         2  80924895         nop
P:016D 5D6F00         4  81324896         move    b1,y:(r7+n7)
                            24907 
                            24908 ; 134  |    WORD uFrameSize;
                            24909 ; 135  |
                            24910 ; 136  |#ifdef USE_PLAYLIST3
                            24911 ; 137  |    WORD pTracknum[TRACKNUM_SIZE];
                            24912 ; 138  |    WORD TracknumSize;
                            24913 ; 139  |    WORD TmpVal[3];
                            24914 ; 140  |    WORD* pTmp;
                            24915 ; 141  |#endif
                            24916 ; 142  |
                            24917 ; 143  |
                            24918 ; 144  |    FSFileRead(3, iHandle, MEM_SPACE_Y, (INT)(-1), &uFrameType);
                            24919 
P:016E 044F10         4  81724921         lua     (r7)+n7,r0
P:016F 77F400 FFFFF6  3  82024922         move    #-10,n7
P:0171 000000         2  82224923         nop
P:0172 5C6F00         4  82624924         move    a1,y:(r7+n7)
P:0173 218F00         2  82824925         move    a1,b
P:0174 56F400 000003  3  83124930         move    #>3,a
P:0176 46F400 FFFFFF  3  83424931         move    #>-1,y0
P:0178 244000         2  83624932         move    #<$40,x0
P:0179 0BF080 rrrrrr  6  84224933         jsr     FFSFileRead
P:017B 77F400 FFFFF6  3  84524936         move    #-10,n7
P:017D 000000         2  84724937         nop
P:017E 5EEF00         4  85124938         move    y:(r7+n7),a
P:017F 44F400 000003  3  85424941         move    #>3,x0
                            24942 
                            24943 ; 145  |    uFrameSize = Id3V2ReadInt(iHandle, bSyncSafe, V2_2_FRAMESIZE);
                            24944 
P:0181 77F400 FFFFF8  3  85724946         move    #-8,n7
P:0183 000000         2  85924947         nop
P:0184 5FEF00         4  86324948         move    y:(r7+n7),b
P:0185 0BF080 rrrrrr  6  86924949         jsr     FId3V2ReadInt
P:0187 21C600         2  87124955         move    a,y0
                            24957 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 410

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24958 ; 146  |    if(((uFrameType&0x0000ff) >= 'A' && (uFrameType&0x0000ff) <= 'Z') || ((uFrameType&0x00
                                  00ff) >='0' && (uFrameType&0x0000ff) <='9'))
                            24959 
P:0188 77F400 FFFFF5  3  87424961         move    #-11,n7
P:018A 000000         2  87624962         nop
P:018B 5EEF00         4  88024963         move    y:(r7+n7),a
P:018C 45F400 0000FF  3  88324964         move    #>$FF,x1
P:018E 200066         2  88524965         and     x1,a
P:018F 47F400 000041  3  88824966         move    #>$41,y1
P:0191 2A0000         2  89024967         move    #0,a2
P:0192 200075         2  89224968         cmp     y1,a
P:0193 0AF0A9 rrrrrr  6  89824969         jlt     L41
P:0195 47F400 00005A  3  90124970         move    #>90,y1
P:0197 200075         2  90324971         cmp     y1,a
P:0198 0AF0AF rrrrrr  6  90924972         jle     L42
P:019A 44F400 000030  3  91224973 L41:    move    #>$30,x0
P:019C 2A0000         2  91424974         move    #0,a2
P:019D 200045         2  91624975         cmp     x0,a
P:019E 0AF0A9 rrrrrr  6  92224976         jlt     L64
P:01A0 47F400 000039  3  92524977         move    #>$39,y1
P:01A2 200075         2  92724978         cmp     y1,a
P:01A3 0AF0A7 rrrrrr  6  93324979         jgt     L64
P:01A5 77F400 FFFFFA  3  93624980 L42:    move    #-6,n7
P:01A7 000000         2  93824981         nop
P:01A8 4E6F00         4  94224982         move    y0,y:(r7+n7)
                            24986 
                            24987 ; 147  |    {
                            24988 ; 148  |                LONG lStartOfFrame;
                            24989 ; 149  |                bValidFrame = TRUE;
                            24990 
P:01A9 44F400 000001  3  94524994         move    #>1,x0
P:01AB 77F400 FFFFF9  3  94824997         move    #-7,n7
P:01AD 000000         2  95024998         nop
P:01AE 4C6F00         4  95424999         move    x0,y:(r7+n7)
P:01AF 77F400 FFFFF6  3  95725002         move    #-10,n7
P:01B1 000000         2  95925003         nop
P:01B2 5EEF00         4  96325004         move    y:(r7+n7),a
                            25007 
                            25008 ; 150  |        lStartOfFrame = ftell(iHandle);//remember where the start of the frame data is
                            25009 
P:01B3 0BF080 rrrrrr  6  96925011         jsr     Fftell
P:01B5 77F400 FFFFFB  3  97225014         move    #-5,n7
P:01B7 205F00         2  97425015         move    (r7)+
P:01B8 5C6F00         4  97825017         move    a1,y:(r7+n7)
P:01B9 205700         2  98025018         move    (r7)-
P:01BA 586F00         4  98425020         move    a0,y:(r7+n7)
                            25022 
                            25023 ; 151  |                if((uFrameType&0x0000ff) == 'T')
                            25024 
P:01BB 77F400 FFFFF5  3  98725026         move    #-11,n7
P:01BD 000000         2  98925027         nop
P:01BE 5DEF00         4  99325028         move    y:(r7+n7),b1
P:01BF 46F400 0000FF  3  99625029         move    #>$FF,y0
P:01C1 20005E         2  99825030         and     y0,b
P:01C2 44F400 000054  3 100125031         move    #>84,x0
P:01C4 21AF00         2 100325032         move    b1,b
P:01C5 2B0000         2 100525033         move    #0,b2
P:01C6 20004D         2 100725034         cmp     x0,b
P:01C7 0AF0A2 rrrrrr  6 101325035         jne     L57
                            25037 
                            25038 ; 152  |                {//If its a text frame, lets process it this way to save a little memory.
                            25039 ; 153  |                        UCS3* pString=NULL;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 411

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25040 
P:01C9 260000         2 101525044         move    #0,y0
P:01CA 20DC00         2 101725045         move    y0,n4
                            25049 
                            25050 ; 154  |                        WORD  iBufferLength=0;
                            25051 
P:01CB 250000         2 101925053         move    #0,x1
                            25055 
                            25056 ; 155  |                        switch(uFrameType)
                            25057 
P:01CC 5EEF00         4 102325059         move    y:(r7+n7),a
P:01CD 57F400 325454  3 102625060         move    #3298388,b
P:01CF 2A0000         2 102825061         move    #0,a2
P:01D0 57F405 315054  3 103125062         cmp     b,a     #3231828,b
P:01D2 0AF0AA rrrrrr  6 103725063         jeq     L44
P:01D4 57F405 4B5254  3 104025064         cmp     b,a     #4936276,b
P:01D6 0AF0AA rrrrrr  6 104625065         jeq     L45
P:01D8 57F405 4C4154  3 104925066         cmp     b,a     #4997460,b
P:01DA 0AF0AA rrrrrr  6 105525067         jeq     L46
P:01DC 200005         2 105725068         cmp     b,a
P:01DD 0AF0A2 rrrrrr  6 106325069         jne     L52
                            25070 
                            25071 ; 156  |                        {
                            25072 ; 157  |                                case TAL://The Album name
                            25073 ; 158  |                                        pString = pMetaData->wAlbum;
                            25074 
P:01DF 3E0500         2 106525076         move    #5,n6
P:01E0 77F400 FFFFF7  3 106825077         move    #-9,n7
P:01E2 000000         2 107025078         nop
P:01E3 6EEF00         4 107425079         move    y:(r7+n7),r6
P:01E4 000000         2 107625080         nop
P:01E5 6DEE00         4 108025081         move    y:(r6+n6),r5
P:01E6 77F400 FFFFFD  3 108325084         move    #-3,n7
P:01E8 000000         2 108525085         nop
P:01E9 6D6F00         4 108925086         move    r5,y:(r7+n7)
                            25089 
                            25090 ; 159  |                                        iBufferLength = pMetaData->iAlbumBufferLength;
                            25091 
P:01EA 3E0400         2 109125093         move    #4,n6
P:01EB 000000         2 109325094         nop
P:01EC 204E00         2 109525095         move    (r6)+n6
P:01ED 4EE600         2 109725097         move    y:(r6),y0
P:01EE 77F400 FFFFFE  3 110025098         move    #-2,n7
P:01F0 000000         2 110225099         nop
P:01F1 4E6F00         4 110625100         move    y0,y:(r7+n7)
                            25103 
                            25104 ; 160  |                                        break;
                            25105 
P:01F2 0AF080 rrrrrr  6 111225107         jmp     L56
                            25108 
                            25109 ; 161  |                                case TT2://The title of the composition
                            25110 ; 162  |                                        pString = pMetaData->wTitle;
                            25111 
                            25113 L44:
P:01F4 77F400 FFFFF7  3 111525115         move    #-9,n7
P:01F6 000000         2 111725116         nop
P:01F7 6EEF00         4 112125117         move    y:(r7+n7),r6
P:01F8 000000         2 112325118         nop
P:01F9 045E15         4 112725119         lua     (r6)+,r5
P:01FA 000000         2 112925122         nop
P:01FB 6DE500         2 113125123         move    y:(r5),r5
P:01FC 77F400 FFFFFD  3 113425124         move    #-3,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 412

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01FE 000000         2 113625125         nop
P:01FF 6D6F00         4 114025126         move    r5,y:(r7+n7)
                            25127 
                            25128 ; 163  |                                        iBufferLength = pMetaData->iTitleBufferLength;
                            25129 
P:0200 4EE600         2 114225131         move    y:(r6),y0
P:0201 77F400 FFFFFE  3 114525132         move    #-2,n7
P:0203 000000         2 114725133         nop
P:0204 4E6F00         4 115125134         move    y0,y:(r7+n7)
                            25135 
                            25136 ; 164  |                                        break;
                            25137 
P:0205 0AF080 rrrrrr  6 115725139         jmp     L56
                            25140 
                            25141 ; 165  |                                case TP1://The artist
                            25142 ; 166  |                                        pString = pMetaData->wArtist;
                            25143 
                            25145 L45:
P:0207 3E0300         2 115925148         move    #3,n6
P:0208 77F400 FFFFF7  3 116225149         move    #-9,n7
P:020A 000000         2 116425150         nop
P:020B 6EEF00         4 116825151         move    y:(r7+n7),r6
P:020C 000000         2 117025152         nop
P:020D 044E15         4 117425153         lua     (r6)+n6,r5
P:020E 000000         2 117625156         nop
P:020F 7EE500         2 117825157         move    y:(r5),n6
P:0210 77F400 FFFFFD  3 118125158         move    #-3,n7
P:0212 000000         2 118325159         nop
P:0213 7E6F00         4 118725160         move    n6,y:(r7+n7)
                            25161 
                            25162 ; 167  |                                        iBufferLength = pMetaData->iArtistBufferLength;
                            25163 
P:0214 3E0200         2 118925165         move    #2,n6
P:0215 000000         2 119125166         nop
P:0216 204E00         2 119325167         move    (r6)+n6
P:0217 4EE600         2 119525169         move    y:(r6),y0
P:0218 77F400 FFFFFE  3 119825170         move    #-2,n7
P:021A 000000         2 120025171         nop
P:021B 4E6F00         4 120425172         move    y0,y:(r7+n7)
                            25173 
                            25174 ; 168  |                                        break;
                            25175 
P:021C 0AF080 rrrrrr  6 121025177         jmp     L56
                            25178 
                            25179 ; 169  |
                            25180 ; 170  |#ifdef USE_PLAYLIST3
                            25181 ; 171  |                                case TRK:
                            25182 
                            25184 L46:
P:021E 77F400 FFFFFE  3 121325190         move    #-2,n7
P:0220 000000         2 121525191         nop
P:0221 4D6F00         4 121925192         move    x1,y:(r7+n7)
P:0222 77F400 FFFFFD  3 122225195         move    #-3,n7
P:0224 000000         2 122425196         nop
P:0225 7C6F00         4 122825197         move    n4,y:(r7+n7)
                            25200 
                            25201 ; 172  |                                    TmpVal[0] = g_Rebuild;
                            25202 
P:0226 5DF000 rrrrrr  3 123125204         move    y:Fg_Rebuild,b1
P:0228 77F400 FFFFED  3 123425205         move    #-19,n7
P:022A 000000         2 123625206         nop
P:022B 5D6F00         4 124025207         move    b1,y:(r7+n7)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 413

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25208 
                            25209 ; 173  |                    g_Rebuild = 0;
                            25210 
P:022C 20001B         2 124225212         clr     b   
P:022D 5D7000 rrrrrr  3 124525213         move    b1,y:Fg_Rebuild
                            25214 
                            25215 ; 174  |                    Id3V2ReadVariedStringToUnicodeBuffer(iHandle,0,uFrameSize,pTracknum,TR
                                  ACKNUM_SIZE);
                            25216 
P:022F 77F400 FFFFF0  3 124825218         move    #-16,n7
P:0231 000000         2 125025219         nop
P:0232 044F16         4 125425220         lua     (r7)+n7,r6
P:0233 77F400 FFFFF6  3 125725221         move    #-10,n7
P:0235 000000         2 125925222         nop
P:0236 5EEF00         4 126325223         move    y:(r7+n7),a
P:0237 77F400 FFFFFA  3 126625226         move    #-6,n7
P:0239 000000         2 126825227         nop
P:023A 4CEF00         4 127225228         move    y:(r7+n7),x0
P:023B 22D000         2 127425231         move    r6,r0
P:023C 46F400 000005  3 127725232         move    #>5,y0
P:023E 0BF080 rrrrrr  6 128325233         jsr     FId3V2ReadVariedStringToUnicodeBuffer
                            25238 
                            25239 ; 175  |                    g_Rebuild = TmpVal[0];
                            25240 
P:0240 77F400 FFFFED  3 128625242         move    #-19,n7
P:0242 000000         2 128825243         nop
P:0243 4FEF00         4 129225244         move    y:(r7+n7),y1
P:0244 4F7000 rrrrrr  3 129525245         move    y1,y:Fg_Rebuild
                            25246 
                            25247 ; 176  |
                            25248 ; 177  |                    for (pTmp=pTracknum,TracknumSize=0; (*pTmp!=0)&&(*pTmp!='/'); pTmp++)
                            25249 
P:0246 77F400 FFFFF0  3 129825251         move    #-16,n7
P:0248 000000         2 130025252         nop
P:0249 044F16         4 130425253         lua     (r7)+n7,r6
P:024A 200013         2 130625255         clr     a   
P:024B 47F400 00002F  3 130925257         move    #>47,y1
P:024D 0AF080 rrrrrr  6 131525258         jmp     L48
                            25259 
                            25260 ; 178  |                        TracknumSize++;
                            25261 
P:024F 46F400 000001  3 131825263 L47:    move    #>1,y0
P:0251 200050         2 132025264         add     y0,a
P:0252 205E00         2 132225266         move    (r6)+
P:0253 5FE600         2 132425267 L48:    move    y:(r6),b
P:0254 2B0000         2 132625268         move    #0,b2
P:0255 20000B         2 132825269         tst     b
P:0256 0AF0AA rrrrrr  6 133425270         jeq     L49
P:0258 20007D         2 133625271         cmp     y1,b
P:0259 0AF0A2 rrrrrr  6 134225272         jne     L47
                            25273 
                            25274 ; 179  |
                            25275 ; 180  |                    TmpVal[0]=0;
                            25276 
P:025B 20001B         2 134425278 L49:    clr     b   
P:025C 77F400 FFFFED  3 134725279         move    #-19,n7
P:025E 000000         2 134925280         nop
P:025F 5D6F00         4 135325281         move    b1,y:(r7+n7)
                            25282 
                            25283 ; 181  |                    TmpVal[1]=1;
                            25284 
P:0260 45F400 000001  3 135625286         move    #>1,x1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 414

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0262 77F400 FFFFEE  3 135925287         move    #-18,n7
P:0264 000000         2 136125288         nop
P:0265 4D6F00         4 136525289         move    x1,y:(r7+n7)
                            25290 
                            25291 ; 182  |                    while (TracknumSize)
                            25292 
P:0266 44F400 000030  3 136825294         move    #>$30,x0
P:0268 0AF080 rrrrrr  6 137425295         jmp     L51
                            25296 
                            25297 ; 183  |                    {
                            25298 ; 184  |                        pTmp--;
                            25299 ; 185  |                        TmpVal[2] = *pTmp - '0';
                            25300 
                            25302 L50:
P:026A 5EFE00         4 137825305         move    y:-(r6),a
P:026B 200044         2 138025306         sub     x0,a
P:026C 77F400 FFFFEF  3 138325307         move    #-17,n7
P:026E 000000         2 138525308         nop
P:026F 5C6F00         4 138925309         move    a1,y:(r7+n7)
                            25310 
                            25311 ; 186  |                        TmpVal[0] += TmpVal[1]*TmpVal[2];
                            25312 
P:0270 218600         2 139125314         move    a1,y0
P:0271 77F400 FFFFEE  3 139425315         move    #-18,n7
P:0273 000000         2 139625316         nop
P:0274 4FEF00         4 140025317         move    y:(r7+n7),y1
P:0275 77F400 FFFFED  3 140325318         move    #-19,n7
P:0277 000000         2 140525319         nop
P:0278 59EF00         4 140925320         move    y:(r7+n7),b0
P:0279 20003A         2 141125321         asl     b
P:027A 2000BA         2 141325322         mac     y1,y0,b
P:027B 20002A         2 141525323         asr     b
P:027C 596F00         4 141925324         move    b0,y:(r7+n7)
                            25325 
                            25326 ; 187  |                        TmpVal[1] *= 10;
                            25327 
P:027D 46F400 00000A  3 142225329         move    #>10,y0
P:027F 77F400 FFFFEE  3 142525330         move    #-18,n7
P:0281 2000B8         2 142725331         mpy     y1,y0,b
P:0282 20002A         2 142925332         asr     b
P:0283 596F00         4 143325333         move    b0,y:(r7+n7)
                            25334 
                            25335 ; 188  |                        TracknumSize--;
                            25336 
P:0284 045FA0         2 143525338         movec   m0,n7
P:0285 000000         2 143725339         nop
P:0286 5EEF00         4 144125340         move    y:(r7+n7),a
P:0287 200064         2 144325341         sub     x1,a
P:0288 045FA0         2 144525345 L51:    movec   m0,n7
P:0289 000000         2 144725346         nop
P:028A 5C6F00         4 145125347         move    a1,y:(r7+n7)
P:028B 2A0000         2 145325348         move    #0,a2
P:028C 200003         2 145525349         tst     a
P:028D 0AF0A2 rrrrrr  6 146125352         jne     L50
                            25353 
                            25354 ; 189  |                    }
                            25355 ; 190  |
                            25356 ; 191  |                    pMetaData->wTrackNum = TmpVal[0];
                            25357 
P:028F 3E0A00         2 146325359         move    #10,n6
P:0290 77F400 FFFFF7  3 146625360         move    #-9,n7
P:0292 000000         2 146825361         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 415

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0293 6EEF00         4 147225362         move    y:(r7+n7),r6
P:0294 000000         2 147425363         nop
P:0295 204E00         2 147625364         move    (r6)+n6
P:0296 77F400 FFFFED  3 147925369         move    #-19,n7
P:0298 000000         2 148125370         nop
P:0299 4EEF00         4 148525371         move    y:(r7+n7),y0
P:029A 4E6600         2 148725372         move    y0,y:(r6)
                            25373 
                            25374 ; 192  |                                    break;
                            25375 
P:029B 0AF080 rrrrrr  6 149325377         jmp     L56
                            25378 
                            25379 ; 193  |#endif
                            25380 ; 194  |
                            25381 ; 195  |                                        //if you want it to read in a new text frame, set 
                                  up pString and iBuffer to point to your
                            25382 ; 196  |                                        //own UCS3 string and length.
                            25383 ; 197  |                                default:
                            25384 ; 198  |                                        pString=NULL;
                            25385 
P:029D 77F400 FFFFFD  3 149625387 L52:    move    #-3,n7
P:029F 000000         2 149825388         nop
P:02A0 4E6F00         4 150225389         move    y0,y:(r7+n7)
                            25390 
                            25391 ; 199  |                                        iBufferLength=0;
                            25392 
P:02A1 20001B         2 150425394         clr     b   
P:02A2 77F400 FFFFFE  3 150725395         move    #-2,n7
P:02A4 000000         2 150925396         nop
P:02A5 5D6F00         4 151325397         move    b1,y:(r7+n7)
                            25398 
                            25399 ; 200  |                                        break;
                            25400 ; 201  |                        }
                            25401 ; 202  |                        if(pString)//if we've set up pString, go and read it...
                            25402 
P:02A6 77F400 FFFFFD  3 151625404 L56:    move    #-3,n7
P:02A8 000000         2 151825405         nop
P:02A9 5EEF00         4 152225406         move    y:(r7+n7),a
P:02AA 21D000         2 152425407         move    a,r0
P:02AB 200003         2 152625408         tst     a
P:02AC 0AF0AA rrrrrr  6 153225411         jeq     L62
                            25412 
                            25413 ; 203  |                                Id3V2ReadVariedStringToUnicodeBuffer(iHandle,0,uFrameSize,
                                  pString,iBufferLength);
                            25414 
P:02AE 77F400 FFFFFE  3 153525416         move    #-2,n7
P:02B0 000000         2 153725417         nop
P:02B1 4EEF00         4 154125418         move    y:(r7+n7),y0
P:02B2 77F400 FFFFF6  3 154425422         move    #-10,n7
P:02B4 000000         2 154625423         nop
P:02B5 5EEF00         4 155025424         move    y:(r7+n7),a
P:02B6 77F400 FFFFFA  3 155325427         move    #-6,n7
P:02B8 000000         2 155525428         nop
P:02B9 4CEF00         4 155925429         move    y:(r7+n7),x0
P:02BA 20001B         2 156125432         clr     b   
P:02BB 0BF080 rrrrrr  6 156725433         jsr     FId3V2ReadVariedStringToUnicodeBuffer
                            25440 
                            25441 ; 204  |
                            25442 ; 205  |                        //Some of the frames aren't strings, but numbers stored as text st
                                  rings (i.e. "100" instead of 100.
                            25443 ; 206  |                        //these don't fit the above processing, so you'll have to rewrite 
                                  the algorithm a bit.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 416

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25444 ; 207  |                }
                            25445 
P:02BD 0AF080 rrrrrr  6 157325447         jmp     L62
                            25448 
                            25449 ; 208  |#ifdef JPEG_ALBUM_ART
                            25450 ; 209  |                else if ((uFrameType&0x0000ff) == 'P')
                            25451 ; 210  |                {
                            25452 ; 211  |                if (uFrameType == PIC)  // The attached picture (album art)
                            25453 ; 212  |                        SysCallFunction(RSRC_APIC_FRAME_CODEBANK, ApicV2_2ReadFrame, iHand
                                  le, uFrameSize, NULL);
                            25454 ; 213  |                }
                            25455 ; 214  |#endif
                            25456 ; 215  |#ifdef SYNC_LYRICS
                            25457 ; 216  |        else if ((uFrameType&0x0000ff) == 'S') {        // Extract ID3V2 Lyric's
                            25458 
P:02BF 5EEF00         4 157725460 L57:    move    y:(r7+n7),a
P:02C0 200056         2 157925461         and     y0,a
P:02C1 44F400 000053  3 158225462         move    #>83,x0
P:02C3 2A0000         2 158425463         move    #0,a2
P:02C4 200045         2 158625464         cmp     x0,a
P:02C5 0AF0A2 rrrrrr  6 159225465         jne     L58
                            25466 
                            25467 ; 217  |                        if (uFrameType == SLT)
                            25468 
P:02C7 5FEF00         4 159625470         move    y:(r7+n7),b
P:02C8 56F400 544C53  3 159925471         move    #5524563,a
P:02CA 2B0000         2 160125472         move    #0,b2
P:02CB 20000D         2 160325473         cmp     a,b
P:02CC 0AF0A2 rrrrrr  6 160925474         jne     L62
                            25475 
                            25476 ; 218  |                        SysCallFunction(RSRC_ID3V2_LYRICS_CODEBANK, Id3V2LyricsReadFrame, 
                                  iHandle, uFrameSize, NULL);
                            25477 
P:02CE 77F400 FFFFFA  3 161225479         move    #-6,n7
P:02D0 000000         2 161425480         nop
P:02D1 4CEF00         4 161825481         move    y:(r7+n7),x0
P:02D2 340000         2 162025482         move    #0,r4
P:02D3 77F400 FFFFF6  3 162325483         move    #-10,n7
P:02D5 000000         2 162525484         nop
P:02D6 5FEF00         4 162925485         move    y:(r7+n7),b
P:02D7 60F400 rrrrrr  3 163225488         move    #FId3V2LyricsReadFrame,r0
P:02D9 56F400 0001EE  3 163525489         move    #494,a
P:02DB 0BF080 rrrrrr  6 164125490         jsr     SysCallFunction
                            25493 
                            25494 ; 219  |        }
                            25495 
P:02DD 0AF080 rrrrrr  6 164725497         jmp     L62
                            25498 
                            25499 ; 220  |#endif
                            25500 ; 221  |        else
                            25501 ; 222  |        {
                            25502 ; 223  |            fseek(iHandle, uFrameSize, SEEK_CUR);//seek to the next frame.
                            25503 
P:02DF 77F400 FFFFFA  3 165025505 L58:    move    #-6,n7
P:02E1 000000         2 165225506         nop
P:02E2 58EF00         4 165625507         move    y:(r7+n7),a0
P:02E3 2C0000         2 165825508         move    #0,a1
P:02E4 77F400 FFFFF6  3 166125509         move    #-10,n7
P:02E6 000000         2 166325510         nop
P:02E7 5FEF00         4 166725511         move    y:(r7+n7),b
P:02E8 240000         2 166925514         move    #0,x0
P:02E9 0BF080 rrrrrr  6 167525515         jsr     Ffseek
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 417

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25518 
                            25519 ; 224  |        }
                            25520 ; 225  |        //if you want to handle a new type of frame, put that here!
                            25521 ; 226  |        fseek(iHandle, lStartOfFrame+uFrameSize, SEEK_SET);//go to the start of next frame
                                   data
                            25522 
P:02EB 77F400 FFFFFA  3 167825524 L62:    move    #-6,n7
P:02ED 000000         2 168025525         nop
P:02EE 58EF00         4 168425526         move    y:(r7+n7),a0
P:02EF 2C0000         2 168625527         move    #0,a1
P:02F0 2A0000         2 168825528         move    #0,a2
P:02F1 77F400 FFFFFB  3 169125532         move    #-5,n7
P:02F3 205F00         2 169325533         move    (r7)+
P:02F4 5FEF00         4 169725535         move    y:(r7+n7),b
P:02F5 205700         2 169925536         move    (r7)-
P:02F6 59EF00         4 170325538         move    y:(r7+n7),b0
P:02F7 200010         2 170525539         add     b,a
P:02F8 77F400 FFFFF6  3 170825542         move    #-10,n7
P:02FA 000000         2 171025543         nop
P:02FB 5FEF00         4 171425544         move    y:(r7+n7),b
P:02FC 44F400 FFFFFF  3 171725545         move    #>-1,x0
P:02FE 0BF080 rrrrrr  6 172325546         jsr     Ffseek
                            25552 
                            25553 ; 227  |    }
                            25554 
P:0300 0AF080 rrrrrr  6 172925556         jmp     L65
                            25557 
                            25558 ; 228  |    else
                            25559 ; 229  |    {
                            25560 ; 230  |        fseek(iHandle, -3, SEEK_CUR);//seek to where we started reading
                            25561 
                            25563 L64:
P:0302 77F400 FFFFF6  3 173225565         move    #-10,n7
P:0304 000000         2 173425566         nop
P:0305 5FEF00         4 173825567         move    y:(r7+n7),b
P:0306 240000         2 174025568         move    #0,x0
P:0307 56F400 FFFFFF  3 174325569         move    #>$FFFFFF,a
P:0309 50F400 FFFFFD  3 174625570         move    #$FFFFFD,a0
P:030B 0BF080 rrrrrr  6 175225571         jsr     Ffseek
                            25575 
                            25576 ; 231  |    }
                            25577 ; 232  |    return bValidFrame;
                            25578 
P:030D 77F400 FFFFF9  3 175525580 L65:    move    #-7,n7
P:030F 000000         2 175725581         nop
P:0310 5EEF00         4 176125582         move    y:(r7+n7),a
                            25585 
                            25586 ; 233  |}
                            25587 
P:0311 77F400 FFFFEC  3 176425589         move    #-20,n7
P:0313 000000         2 176625590         nop
P:0314 05EF7C         4 177025591         movec   y:(r7+n7),ssh
P:0315 204F00         2 177225593         move    (r7)+n7
P:0316 00000C         4 177625595         rts
                            25599 
                            25600 ; 234  |
                            25601 ; 235  |////////////////////////////////////////////////////////////////////////////////
                            25602 ; 236  |//
                            25603 ; 237  |//>  Name:          BOOL _reentrant Id3V2_3and2_4ReadFrame(INT iHandle, FILE_META_DATA*pMe
                                  taData, BOOL bSyncSafe)
                            25604 ; 238  |//
                            25605 ; 239  |//   Type:          Function
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 418

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25606 ; 240  |//
                            25607 ; 241  |//   Description:   Attempts to read an ID3V2.3 and ID3v2.4 frame
                            25608 ; 242  |//
                            25609 ; 243  |//   Inputs:        INT iHandle:                Handle to the file pointer,
                            25610 ; 244  |//                  FILE_META_DATA*pMetaData:   pointer to meta-data struct.
                            25611 ; 245  |//                  BOOL bSyncSafe:             Decide whether this is a sync-safe integer
                                   read.
                            25612 ; 246  |//
                            25613 ; 247  |//   Outputs:       BOOL:   TRUE if frame was found
                            25614 ; 248  |//                          FALSE if no frame was found
                            25615 ; 249  |//
                            25616 ; 250  |//   Notes:         Advances file position to after where the frame ends if frame found, o
                                  r back to
                            25617 ; 251  |//                  where it started reading if no valid frame found.
                            25618 ; 252  |//<
                            25619 ; 253  |////////////////////////////////////////////////////////////////////////////////
                            25620 ; 254  |BOOL _reentrant Id3V2_3and2_4ReadFrame(INT iHandle, FILE_META_DATA*pMetaData, BOOL bSyncSa
                                  fe)
                            25621 ; 255  |{
                            25622 
                            25627 FId3V2_3and2_4ReadFrame:
P:0317 055F7C         2 177825628         movec   ssh,y:(r7)+
P:0318 3F1500         2 178025631         move    #21,n7
P:0319 000000         2 178225632         nop
P:031A 204F00         2 178425633         move    (r7)+n7
                            25643 
                            25644 ; 256  |    BOOL bValidFrame = FALSE;
                            25645 
P:031B 77F400 FFFFF8  3 178725647         move    #-8,n7
P:031D 000000         2 178925648         nop
P:031E 5D6F00         4 179325649         move    b1,y:(r7+n7)
P:031F 77F400 FFFFF7  3 179625652         move    #-9,n7
P:0321 000000         2 179825653         nop
P:0322 686F00         4 180225654         move    r0,y:(r7+n7)
P:0323 20001B         2 180425657         clr     b   
P:0324 250000         2 180625658         move    #0,x1
P:0325 77F400 FFFFF9  3 180925660         move    #-7,n7
P:0327 000000         2 181125661         nop
P:0328 4D6F00         4 181525662         move    x1,y:(r7+n7)
                            25666 
                            25667 ; 257  |    WORD uFrameType= 0;//Need to initialize because FSFileRead only reads data into the cu
                                  rrent word
                            25668 
P:0329 77F400 FFFFF5  3 181825670         move    #-11,n7
P:032B 000000         2 182025671         nop
P:032C 5D6F00         4 182425672         move    b1,y:(r7+n7)
                            25674 
                            25675 ; 258  |    WORD uFrameFlags=0;//and does not initialize the rest of the word.
                            25676 
P:032D 77F400 FFFFF4  3 182725678         move    #-12,n7
P:032F 000000         2 182925679         nop
P:0330 5D6F00         4 183325680         move    b1,y:(r7+n7)
                            25690 
                            25691 ; 259  |    WORD uFrameSubType;
                            25692 ; 260  |    WORD uFrameSize;
                            25693 ; 261  |
                            25694 ; 262  |#ifdef USE_PLAYLIST3
                            25695 ; 263  |    WORD pTracknum[TRACKNUM_SIZE];
                            25696 ; 264  |    WORD TracknumSize;
                            25697 ; 265  |    WORD TmpVal[3];
                            25698 ; 266  |    WORD* pTmp;
                            25699 ; 267  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 419

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25700 ; 268  |
                            25701 ; 269  |
                            25702 ; 270  |
                            25703 ; 271  |    FSFileRead(1, iHandle, MEM_SPACE_Y, (INT)(-1), &uFrameType);
                            25704 
P:0331 77F400 FFFFF5  3 183625706         move    #-11,n7
P:0333 000000         2 183825707         nop
P:0334 044F10         4 184225708         lua     (r7)+n7,r0
P:0335 77F400 FFFFF6  3 184525709         move    #-10,n7
P:0337 000000         2 184725710         nop
P:0338 5C6F00         4 185125711         move    a1,y:(r7+n7)
P:0339 218F00         2 185325712         move    a1,b
P:033A 244000         2 185525717         move    #<$40,x0
P:033B 56F400 000001  3 185825718         move    #>1,a
P:033D 46F400 FFFFFF  3 186125719         move    #>-1,y0
P:033F 0BF080 rrrrrr  6 186725720         jsr     FFSFileRead
                            25723 
                            25724 ; 272  |    FSFileRead(3, iHandle, MEM_SPACE_Y, (INT)(-1), &uFrameSubType);
                            25725 
P:0341 77F400 FFFFF3  3 187025727         move    #-13,n7
P:0343 000000         2 187225728         nop
P:0344 044F10         4 187625729         lua     (r7)+n7,r0
P:0345 77F400 FFFFF6  3 187925730         move    #-10,n7
P:0347 000000         2 188125731         nop
P:0348 5FEF00         4 188525732         move    y:(r7+n7),b
P:0349 244000         2 188725735         move    #<$40,x0
P:034A 56F400 000003  3 189025736         move    #>3,a
P:034C 46F400 FFFFFF  3 189325737         move    #>-1,y0
P:034E 0BF080 rrrrrr  6 189925738         jsr     FFSFileRead
                            25741 
                            25742 ; 273  |    uFrameSize = Id3V2ReadInt(iHandle, bSyncSafe, V2_3_AND_V2_4_FRAMESIZE);
                            25743 
P:0350 77F400 FFFFF6  3 190225745         move    #-10,n7
P:0352 000000         2 190425746         nop
P:0353 5EEF00         4 190825747         move    y:(r7+n7),a
P:0354 44F400 000004  3 191125750         move    #>4,x0
P:0356 77F400 FFFFF8  3 191425751         move    #-8,n7
P:0358 000000         2 191625752         nop
P:0359 5FEF00         4 192025753         move    y:(r7+n7),b
P:035A 0BF080 rrrrrr  6 192625754         jsr     FId3V2ReadInt
P:035C 77F400 FFFFFA  3 192925760         move    #-6,n7
P:035E 000000         2 193125761         nop
P:035F 5E6F00         4 193525762         move    a,y:(r7+n7)
                            25764 
                            25765 ; 274  |    FSFileRead(2, iHandle, MEM_SPACE_Y, (INT)(-1), &uFrameFlags);
                            25766 
P:0360 77F400 FFFFF4  3 193825768         move    #-12,n7
P:0362 000000         2 194025769         nop
P:0363 044F10         4 194425770         lua     (r7)+n7,r0
P:0364 77F400 FFFFF6  3 194725771         move    #-10,n7
P:0366 000000         2 194925772         nop
P:0367 5FEF00         4 195325773         move    y:(r7+n7),b
P:0368 56F400 000002  3 195625776         move    #>2,a
P:036A 46F400 FFFFFF  3 195925777         move    #>-1,y0
P:036C 244000         2 196125778         move    #<$40,x0
P:036D 0BF080 rrrrrr  6 196725779         jsr     FFSFileRead
                            25782 
                            25783 ; 275  |    if((uFrameType >= 'A' && uFrameType <= 'Z') || (uFrameType >='0' && uFrameType <='9'))
                                  
                            25784 
P:036F 77F400 FFFFF5  3 197025786         move    #-11,n7
P:0371 000000         2 197225787         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 420

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0372 5FEF00         4 197625788         move    y:(r7+n7),b
P:0373 46F400 000041  3 197925789         move    #>$41,y0
P:0375 2B0000         2 198125790         move    #0,b2
P:0376 20005D         2 198325791         cmp     y0,b
P:0377 0AF0A9 rrrrrr  6 198925792         jlt     L70
P:0379 200001         2 199125793         tfr     b,a
P:037A 45F400 00005A  3 199425794         move    #>90,x1
P:037C 2A0000         2 199625795         move    #0,a2
P:037D 200065         2 199825796         cmp     x1,a
P:037E 0AF0AF rrrrrr  6 200425797         jle     L71
P:0380 77F400 FFFFF5  3 200725798 L70:    move    #-11,n7
P:0382 000000         2 200925799         nop
P:0383 5FEF00         4 201325800         move    y:(r7+n7),b
P:0384 47F400 000030  3 201625801         move    #>$30,y1
P:0386 2B0000         2 201825802         move    #0,b2
P:0387 20007D         2 202025803         cmp     y1,b
P:0388 0AF0A9 rrrrrr  6 202625804         jlt     L97
P:038A 45F400 000039  3 202925805         move    #>$39,x1
P:038C 20006D         2 203125806         cmp     x1,b
P:038D 0AF0A7 rrrrrr  6 203725807         jgt     L97
                            25808 
                            25809 ; 276  |    {
                            25810 ; 277  |        bValidFrame = TRUE;
                            25811 
P:038F 290100         2 203925813 L71:    move    #1,b0
P:0390 77F400 FFFFF9  3 204225816         move    #-7,n7
P:0392 000000         2 204425817         nop
P:0393 596F00         4 204825818         move    b0,y:(r7+n7)
                            25821 
                            25822 ; 278  |        if(!(uFrameFlags & (ID3V2_FRAME_HEADER_UNSYNCRONIZATION|ID3V2_FRAME_HEADER_COMPRES
                                  SION|ID3V2_FRAME_HEADER_ENCRYPTION)))
                            25823 
P:0394 77F400 FFFFF4  3 205125825         move    #-12,n7
P:0396 000000         2 205325826         nop
P:0397 5CEF00         4 205725827         move    y:(r7+n7),a1
P:0398 46F400 000E00  3 206025828         move    #$E00,y0
P:039A 200056         2 206225829         and     y0,a
P:039B 218E00         2 206425830         move    a1,a
P:039C 2A0000         2 206625831         move    #0,a2
P:039D 200003         2 206825832         tst     a
P:039E 0AF0A2 rrrrrr  6 207425833         jne     L95
                            25835 
                            25836 ; 279  |        {//we don't support Unsync, Compressed, or Encrypted frames.
                            25837 ; 280  |            LONG lStartOfFrame;
                            25838 
P:03A0 77F400 FFFFF6  3 207725842         move    #-10,n7
P:03A2 000000         2 207925843         nop
P:03A3 5EEF00         4 208325844         move    y:(r7+n7),a
                            25847 
                            25848 ; 281  |            lStartOfFrame = ftell(iHandle);//remember where the start of the frame data is
                                  
                            25849 
P:03A4 0BF080 rrrrrr  6 208925851         jsr     Fftell
P:03A6 77F400 FFFFFB  3 209225854         move    #-5,n7
P:03A8 205F00         2 209425855         move    (r7)+
P:03A9 5C6F00         4 209825857         move    a1,y:(r7+n7)
P:03AA 205700         2 210025858         move    (r7)-
P:03AB 586F00         4 210425860         move    a0,y:(r7+n7)
                            25862 
                            25863 ; 282  |            if(uFrameType=='T')
                            25864 
P:03AC 77F400 FFFFF5  3 210725866         move    #-11,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 421

M:ADDR CODE           CYCLES LINE SOURCELINE
P:03AE 000000         2 210925867         nop
P:03AF 5FEF00         4 211325868         move    y:(r7+n7),b
P:03B0 47F400 000054  3 211625869         move    #>84,y1
P:03B2 2B0000         2 211825870         move    #0,b2
P:03B3 20007D         2 212025871         cmp     y1,b
P:03B4 0AF0A2 rrrrrr  6 212625872         jne     L90
                            25874 
                            25875 ; 283  |            {//If its a text frame, lets process it this way to save a little memory.
                            25876 ; 284  |                UCS3* pString=NULL;
                            25877 
P:03B6 360000         2 212825881         move    #0,r6
P:03B7 22D500         2 213025882         move    r6,r5
                            25886 
                            25887 ; 285  |                WORD  iBufferLength=0;
                            25888 
P:03B8 260000         2 213225890         move    #0,y0
P:03B9 240000         2 213425891         move    #0,x0
                            25893 
                            25894 ; 286  |                switch(uFrameSubType)
                            25895 
P:03BA 77F400 FFFFF3  3 213725897         move    #-13,n7
P:03BC 000000         2 213925898         nop
P:03BD 5EEF00         4 214325899         move    y:(r7+n7),a
P:03BE 57F400 325449  3 214625900         move    #3298377,b
P:03C0 2A0000         2 214825901         move    #0,a2
P:03C1 57F405 314550  3 215125902         cmp     b,a     #3229008,b
P:03C3 0AF0AA rrrrrr  6 215725903         jeq     L73
P:03C5 57F405 4E4F43  3 216025904         cmp     b,a     #5132099,b
P:03C7 0AF0AA rrrrrr  6 216625905         jeq     L74
P:03C9 57F405 524559  3 216925906         cmp     b,a     #5391705,b
P:03CB 0AF0AA rrrrrr  6 217525907         jeq     L75
P:03CD 57F405 4B4352  3 217825908         cmp     b,a     #4932434,b
P:03CF 0AF0AA rrrrrr  6 218425909         jeq     L76
P:03D1 57F405 424C41  3 218725910         cmp     b,a     #4344897,b
P:03D3 0AF0AA rrrrrr  6 219325911         jeq     L77
P:03D5 200005         2 219525912         cmp     b,a
P:03D6 0AF0A2 rrrrrr  6 220125913         jne     L83
                            25914 
                            25915 ; 287  |                {
                            25916 ; 288  |                case TALB://The Album name
                            25917 ; 289  |                    pString = pMetaData->wAlbum;
                            25918 
P:03D8 3E0500         2 220325920         move    #5,n6
P:03D9 77F400 FFFFF7  3 220625921         move    #-9,n7
P:03DB 000000         2 220825922         nop
P:03DC 6EEF00         4 221225923         move    y:(r7+n7),r6
P:03DD 000000         2 221425924         nop
P:03DE 6DEE00         4 221825925         move    y:(r6+n6),r5
P:03DF 77F400 FFFFFD  3 222125929         move    #-3,n7
P:03E1 000000         2 222325930         nop
P:03E2 6D6F00         4 222725931         move    r5,y:(r7+n7)
                            25933 
                            25934 ; 290  |                    iBufferLength = pMetaData->iAlbumBufferLength;
                            25935 
P:03E3 3E0400         2 222925937         move    #4,n6
P:03E4 000000         2 223125938         nop
P:03E5 204E00         2 223325939         move    (r6)+n6
P:03E6 4EE600         2 223525941         move    y:(r6),y0
P:03E7 77F400 FFFFFE  3 223825942         move    #-2,n7
P:03E9 000000         2 224025943         nop
P:03EA 4E6F00         4 224425944         move    y0,y:(r7+n7)
                            25947 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 422

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25948 ; 291  |                    break;
                            25949 
P:03EB 0AF080 rrrrrr  6 225025951         jmp     L89
                            25952 
                            25953 ; 292  |                case TIT2://The title of the composition
                            25954 ; 293  |                    pString = pMetaData->wTitle;
                            25955 
                            25957 L73:
P:03ED 77F400 FFFFF7  3 225325959         move    #-9,n7
P:03EF 000000         2 225525960         nop
P:03F0 6EEF00         4 225925961         move    y:(r7+n7),r6
P:03F1 000000         2 226125962         nop
P:03F2 045E15         4 226525963         lua     (r6)+,r5
P:03F3 000000         2 226725966         nop
P:03F4 6DE500         2 226925967         move    y:(r5),r5
P:03F5 77F400 FFFFFD  3 227225968         move    #-3,n7
P:03F7 000000         2 227425969         nop
P:03F8 6D6F00         4 227825970         move    r5,y:(r7+n7)
                            25971 
                            25972 ; 294  |                    iBufferLength = pMetaData->iTitleBufferLength;
                            25973 
P:03F9 4EE600         2 228025975         move    y:(r6),y0
P:03FA 77F400 FFFFFE  3 228325976         move    #-2,n7
P:03FC 000000         2 228525977         nop
P:03FD 4E6F00         4 228925978         move    y0,y:(r7+n7)
                            25979 
                            25980 ; 295  |                    break;
                            25981 
P:03FE 0AF080 rrrrrr  6 229525983         jmp     L89
                            25984 
                            25985 ; 296  |                case TPE1://The artist
                            25986 ; 297  |                    pString = pMetaData->wArtist;
                            25987 
                            25989 L74:
P:0400 3E0300         2 229725992         move    #3,n6
P:0401 77F400 FFFFF7  3 230025993         move    #-9,n7
P:0403 000000         2 230225994         nop
P:0404 6EEF00         4 230625995         move    y:(r7+n7),r6
P:0405 000000         2 230825996         nop
P:0406 6DEE00         4 231225997         move    y:(r6+n6),r5
P:0407 77F400 FFFFFD  3 231526000         move    #-3,n7
P:0409 000000         2 231726001         nop
P:040A 6D6F00         4 232126002         move    r5,y:(r7+n7)
                            26003 
                            26004 ; 298  |                    iBufferLength = pMetaData->iArtistBufferLength;
                            26005 
P:040B 3E0200         2 232326007         move    #2,n6
P:040C 000000         2 232526008         nop
P:040D 204E00         2 232726009         move    (r6)+n6
P:040E 4EE600         2 232926011         move    y:(r6),y0
P:040F 77F400 FFFFFE  3 233226012         move    #-2,n7
P:0411 000000         2 233426013         nop
P:0412 4E6F00         4 233826014         move    y0,y:(r7+n7)
                            26015 
                            26016 ; 299  |                    break;
                            26017 
P:0413 0AF080 rrrrrr  6 234426019         jmp     L89
                            26020 
                            26021 ; 300  |#ifdef USE_PLAYLIST3
                            26022 ; 301  |                                case TCON://The genre
                            26023 ; 302  |                                        pString = pMetaData->wGenre;
                            26024 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 423

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26026 L75:
P:0415 3E0700         2 234626028         move    #7,n6
P:0416 77F400 FFFFF7  3 234926029         move    #-9,n7
P:0418 000000         2 235126030         nop
P:0419 6EEF00         4 235526031         move    y:(r7+n7),r6
P:041A 000000         2 235726032         nop
P:041B 6DEE00         4 236126033         move    y:(r6+n6),r5
P:041C 77F400 FFFFFD  3 236426036         move    #-3,n7
P:041E 000000         2 236626037         nop
P:041F 6D6F00         4 237026038         move    r5,y:(r7+n7)
                            26039 
                            26040 ; 303  |                                        iBufferLength = pMetaData->iGenreBufferLength;
                            26041 
P:0420 3E0600         2 237226043         move    #6,n6
P:0421 000000         2 237426044         nop
P:0422 204E00         2 237626045         move    (r6)+n6
P:0423 4EE600         2 237826047         move    y:(r6),y0
P:0424 77F400 FFFFFE  3 238126048         move    #-2,n7
P:0426 000000         2 238326049         nop
P:0427 4E6F00         4 238726050         move    y0,y:(r7+n7)
                            26051 
                            26052 ; 304  |                                        break;
                            26053 
P:0428 0AF080 rrrrrr  6 239326055         jmp     L89
                            26056 
                            26057 ; 305  |                                case TYER://The year
                            26058 ; 306  |                                        pString = pMetaData->wYear;
                            26059 
                            26061 L76:
P:042A 3E0900         2 239526063         move    #9,n6
P:042B 77F400 FFFFF7  3 239826064         move    #-9,n7
P:042D 000000         2 240026065         nop
P:042E 6EEF00         4 240426066         move    y:(r7+n7),r6
P:042F 000000         2 240626067         nop
P:0430 6DEE00         4 241026068         move    y:(r6+n6),r5
P:0431 77F400 FFFFFD  3 241326071         move    #-3,n7
P:0433 000000         2 241526072         nop
P:0434 6D6F00         4 241926073         move    r5,y:(r7+n7)
                            26074 
                            26075 ; 307  |                                        iBufferLength = pMetaData->iYearBufferLength*3;
                            26076 
P:0435 3E0800         2 242126078         move    #8,n6
P:0436 000000         2 242326079         nop
P:0437 204E00         2 242526080         move    (r6)+n6
P:0438 4EE600         2 242726082         move    y:(r6),y0
P:0439 47F400 000003  3 243026083         move    #>3,y1
P:043B 2000B8         2 243226084         mpy     y0,y1,b
P:043C 20002A         2 243426085         asr     b
P:043D 77F400 FFFFFE  3 243726086         move    #-2,n7
P:043F 000000         2 243926087         nop
P:0440 596F00         4 244326088         move    b0,y:(r7+n7)
                            26089 
                            26090 ; 308  |                                        break;
                            26091 
P:0441 0AF080 rrrrrr  6 244926093         jmp     L89
                            26094 
                            26095 ; 309  |                case TRCK:
                            26096 
                            26098 L77:
P:0443 77F400 FFFFFE  3 245226104         move    #-2,n7
P:0445 000000         2 245426105         nop
P:0446 4C6F00         4 245826106         move    x0,y:(r7+n7)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 424

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0447 77F400 FFFFFD  3 246126109         move    #-3,n7
P:0449 000000         2 246326110         nop
P:044A 6D6F00         4 246726111         move    r5,y:(r7+n7)
                            26114 
                            26115 ; 310  |                    TmpVal[0] = g_Rebuild;
                            26116 
P:044B 4FF000 rrrrrr  3 247026118         move    y:Fg_Rebuild,y1
P:044D 77F400 FFFFEB  3 247326119         move    #-21,n7
P:044F 000000         2 247526120         nop
P:0450 4F6F00         4 247926121         move    y1,y:(r7+n7)
                            26122 
                            26123 ; 311  |                    g_Rebuild = 0;
                            26124 
P:0451 4E7000 rrrrrr  3 248226126         move    y0,y:Fg_Rebuild
                            26127 
                            26128 ; 312  |                    Id3V2ReadVariedStringToUnicodeBuffer(iHandle,uFrameFlags,uFrameSize,pT
                                  racknum,TRACKNUM_SIZE);
                            26129 
P:0453 77F400 FFFFEE  3 248526131         move    #-18,n7
P:0455 000000         2 248726132         nop
P:0456 044F1E         4 249126133         lua     (r7)+n7,n6
P:0457 77F400 FFFFF6  3 249426134         move    #-10,n7
P:0459 000000         2 249626135         nop
P:045A 5EEF00         4 250026136         move    y:(r7+n7),a
P:045B 23D000         2 250226139         move    n6,r0
P:045C 77F400 FFFFFA  3 250526140         move    #-6,n7
P:045E 000000         2 250726141         nop
P:045F 4CEF00         4 251126142         move    y:(r7+n7),x0
P:0460 77F400 FFFFF4  3 251426145         move    #-12,n7
P:0462 000000         2 251626146         nop
P:0463 5FEF00         4 252026147         move    y:(r7+n7),b
P:0464 46F400 000005  3 252326148         move    #>5,y0
P:0466 0BF080 rrrrrr  6 252926149         jsr     FId3V2ReadVariedStringToUnicodeBuffer
                            26154 
                            26155 ; 313  |                    g_Rebuild = TmpVal[0];
                            26156 
P:0468 77F400 FFFFEB  3 253226158         move    #-21,n7
P:046A 000000         2 253426159         nop
P:046B 59EF00         4 253826160         move    y:(r7+n7),b0
P:046C 597000 rrrrrr  3 254126161         move    b0,y:Fg_Rebuild
                            26162 
                            26163 ; 314  |
                            26164 ; 315  |                    for (pTmp=pTracknum,TracknumSize=0; (*pTmp!=0)&&(*pTmp!='/'); pTmp++)
                            26165 
P:046E 77F400 FFFFEE  3 254426167         move    #-18,n7
P:0470 000000         2 254626168         nop
P:0471 044F16         4 255026169         lua     (r7)+n7,r6
P:0472 200013         2 255226171         clr     a   
P:0473 46F400 00002F  3 255526173         move    #>47,y0
P:0475 0AF080 rrrrrr  6 256126174         jmp     L79
                            26175 
                            26176 ; 316  |                        TracknumSize++;
                            26177 
P:0477 45F400 000001  3 256426179 L78:    move    #>1,x1
P:0479 200060         2 256626180         add     x1,a
P:047A 205E00         2 256826182         move    (r6)+
P:047B 5FE600         2 257026183 L79:    move    y:(r6),b
P:047C 2B0000         2 257226184         move    #0,b2
P:047D 20000B         2 257426185         tst     b
P:047E 0AF0AA rrrrrr  6 258026186         jeq     L80
P:0480 20005D         2 258226187         cmp     y0,b
P:0481 0AF0A2 rrrrrr  6 258826188         jne     L78
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 425

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26189 
                            26190 ; 317  |
                            26191 ; 318  |                    TmpVal[0]=0;
                            26192 
P:0483 260000         2 259026194 L80:    move    #0,y0
P:0484 77F400 FFFFEB  3 259326195         move    #-21,n7
P:0486 000000         2 259526196         nop
P:0487 4E6F00         4 259926197         move    y0,y:(r7+n7)
                            26198 
                            26199 ; 319  |                    TmpVal[1]=1;
                            26200 
P:0488 44F400 000001  3 260226202         move    #>1,x0
P:048A 77F400 FFFFEC  3 260526203         move    #-20,n7
P:048C 000000         2 260726204         nop
P:048D 4C6F00         4 261126205         move    x0,y:(r7+n7)
                            26206 
                            26207 ; 320  |                    while (TracknumSize)
                            26208 
P:048E 46F400 000030  3 261426210         move    #>$30,y0
P:0490 0AF080 rrrrrr  6 262026211         jmp     L82
                            26212 
                            26213 ; 321  |                    {
                            26214 ; 322  |                        pTmp--;
                            26215 ; 323  |                        TmpVal[2] = *pTmp - '0';
                            26216 
                            26218 L81:
P:0492 5FFE00         4 262426221         move    y:-(r6),b
P:0493 20005C         2 262626222         sub     y0,b
P:0494 77F400 FFFFED  3 262926223         move    #-19,n7
P:0496 000000         2 263126224         nop
P:0497 5D6F00         4 263526225         move    b1,y:(r7+n7)
                            26226 
                            26227 ; 324  |                        TmpVal[0] += TmpVal[1]*TmpVal[2];
                            26228 
P:0498 21A500         2 263726230         move    b1,x1
P:0499 77F400 FFFFEB  3 264026231         move    #-21,n7
P:049B 000000         2 264226232         nop
P:049C 58EF00         4 264626233         move    y:(r7+n7),a0
P:049D 77F400 FFFFEC  3 264926234         move    #-20,n7
P:049F 000000         2 265126235         nop
P:04A0 4FEF00         4 265526236         move    y:(r7+n7),y1
P:04A1 200032         2 265726237         asl     a
P:04A2 2000F2         2 265926238         mac     y1,x1,a
P:04A3 200022         2 266126239         asr     a
P:04A4 77F400 FFFFEB  3 266426240         move    #-21,n7
P:04A6 000000         2 266626241         nop
P:04A7 586F00         4 267026242         move    a0,y:(r7+n7)
                            26243 
                            26244 ; 325  |                        TmpVal[1] *= 10;
                            26245 
P:04A8 45F400 00000A  3 267326247         move    #>10,x1
P:04AA 77F400 FFFFEC  3 267626248         move    #-20,n7
P:04AC 2000F8         2 267826249         mpy     y1,x1,b
P:04AD 20002A         2 268026250         asr     b
P:04AE 596F00         4 268426251         move    b0,y:(r7+n7)
                            26252 
                            26253 ; 326  |                        TracknumSize--;
                            26254 
P:04AF 045FA0         2 268626256         movec   m0,n7
P:04B0 000000         2 268826257         nop
P:04B1 5EEF00         4 269226258         move    y:(r7+n7),a
P:04B2 200044         2 269426259         sub     x0,a
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 426

M:ADDR CODE           CYCLES LINE SOURCELINE
P:04B3 045FA0         2 269626263 L82:    movec   m0,n7
P:04B4 000000         2 269826264         nop
P:04B5 5C6F00         4 270226265         move    a1,y:(r7+n7)
P:04B6 2A0000         2 270426266         move    #0,a2
P:04B7 200003         2 270626267         tst     a
P:04B8 0AF0A2 rrrrrr  6 271226270         jne     L81
                            26271 
                            26272 ; 327  |                    }
                            26273 ; 328  |
                            26274 ; 329  |                    pMetaData->wTrackNum = TmpVal[0];
                            26275 
P:04BA 3E0A00         2 271426277         move    #10,n6
P:04BB 77F400 FFFFF7  3 271726278         move    #-9,n7
P:04BD 000000         2 271926279         nop
P:04BE 6EEF00         4 272326280         move    y:(r7+n7),r6
P:04BF 000000         2 272526281         nop
P:04C0 204E00         2 272726282         move    (r6)+n6
P:04C1 77F400 FFFFEB  3 273026287         move    #-21,n7
P:04C3 000000         2 273226288         nop
P:04C4 4EEF00         4 273626289         move    y:(r7+n7),y0
P:04C5 4E6600         2 273826290         move    y0,y:(r6)
                            26291 
                            26292 ; 330  |                    break;
                            26293 
P:04C6 0AF080 rrrrrr  6 274426295         jmp     L89
                            26296 
                            26297 ; 331  |#endif
                            26298 ; 332  |                //if you want it to read in a new text frame, set up pString and iBuffer t
                                  o point to your
                            26299 ; 333  |                    //own UCS3 string and length.
                            26300 ; 334  |                default:
                            26301 ; 335  |                    pString=NULL;
                            26302 
P:04C8 77F400 FFFFFD  3 274726304 L83:    move    #-3,n7
P:04CA 000000         2 274926305         nop
P:04CB 6E6F00         4 275326306         move    r6,y:(r7+n7)
                            26307 
                            26308 ; 336  |                    iBufferLength=0;
                            26309 
P:04CC 77F400 FFFFFE  3 275626311         move    #-2,n7
P:04CE 000000         2 275826312         nop
P:04CF 4E6F00         4 276226313         move    y0,y:(r7+n7)
                            26314 
                            26315 ; 337  |                    break;
                            26316 ; 338  |                }
                            26317 ; 339  |                if(pString)//if we've set up pString, go and read it...
                            26318 
P:04D0 77F400 FFFFFD  3 276526320 L89:    move    #-3,n7
P:04D2 000000         2 276726321         nop
P:04D3 5FEF00         4 277126322         move    y:(r7+n7),b
P:04D4 21F000         2 277326323         move    b,r0
P:04D5 20000B         2 277526324         tst     b
P:04D6 0AF0AA rrrrrr  6 278126327         jeq     L94
                            26328 
                            26329 ; 340  |                    Id3V2ReadVariedStringToUnicodeBuffer(iHandle,uFrameFlags,uFrameSize,pS
                                  tring,iBufferLength);
                            26330 
P:04D8 77F400 FFFFFE  3 278426332         move    #-2,n7
P:04DA 000000         2 278626333         nop
P:04DB 4EEF00         4 279026334         move    y:(r7+n7),y0
P:04DC 77F400 FFFFF6  3 279326338         move    #-10,n7
P:04DE 000000         2 279526339         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 427

M:ADDR CODE           CYCLES LINE SOURCELINE
P:04DF 5EEF00         4 279926340         move    y:(r7+n7),a
P:04E0 77F400 FFFFFA  3 280226343         move    #-6,n7
P:04E2 000000         2 280426344         nop
P:04E3 4CEF00         4 280826345         move    y:(r7+n7),x0
P:04E4 77F400 FFFFF4  3 281126348         move    #-12,n7
P:04E6 000000         2 281326349         nop
P:04E7 5FEF00         4 281726350         move    y:(r7+n7),b
P:04E8 0BF080 rrrrrr  6 282326351         jsr     FId3V2ReadVariedStringToUnicodeBuffer
                            26358 
                            26359 ; 341  |
                            26360 ; 342  |                //Some of the 'Txxx' frames aren't strings, but numbers stored as text str
                                  ings (i.e. "100" instead of 100.
                            26361 ; 343  |                //these don't fit the above processing, so you'll have to rewrite the algo
                                  rithm a bit.
                            26362 ; 344  |            }
                            26363 
P:04EA 0AF080 rrrrrr  6 282926365         jmp     L94
                            26366 
                            26367 ; 345  |#ifdef JPEG_ALBUM_ART
                            26368 ; 346  |            else if(uFrameType=='A')
                            26369 ; 347  |            {
                            26370 ; 348  |                if (uFrameSubType == APIC)      // The attached picture (album art)
                            26371 ; 349  |                        SysCallFunction(RSRC_APIC_FRAME_CODEBANK, ApicV2_3and2_4ReadFrame,
                                   iHandle, uFrameSize, NULL);
                            26372 ; 350  |            }
                            26373 ; 351  |#endif
                            26374 ; 352  |#ifdef SYNC_LYRICS
                            26375 ; 353  |                        // Extract ID3V2 Lyric's
                            26376 ; 354  |            else if(uFrameType=='S')    {
                            26377 
P:04EC 44F400 000053  3 283226379 L90:    move    #>83,x0
P:04EE 20004D         2 283426380         cmp     x0,b
P:04EF 0AF0A2 rrrrrr  6 284026381         jne     L94
                            26382 
                            26383 ; 355  |                if (uFrameSubType == SYLT)
                            26384 
P:04F1 77F400 FFFFF3  3 284326386         move    #-13,n7
P:04F3 000000         2 284526387         nop
P:04F4 5FEF00         4 284926388         move    y:(r7+n7),b
P:04F5 56F400 544C59  3 285226389         move    #5524569,a
P:04F7 2B0000         2 285426390         move    #0,b2
P:04F8 20000D         2 285626391         cmp     a,b
P:04F9 0AF0A2 rrrrrr  6 286226392         jne     L94
                            26393 
                            26394 ; 356  |                        SysCallFunction(RSRC_ID3V2_LYRICS_CODEBANK, Id3V2LyricsReadFrame, 
                                  iHandle, uFrameSize, NULL);
                            26395 
P:04FB 77F400 FFFFFA  3 286526397         move    #-6,n7
P:04FD 000000         2 286726398         nop
P:04FE 4CEF00         4 287126399         move    y:(r7+n7),x0
P:04FF 340000         2 287326400         move    #0,r4
P:0500 77F400 FFFFF6  3 287626401         move    #-10,n7
P:0502 000000         2 287826402         nop
P:0503 5FEF00         4 288226403         move    y:(r7+n7),b
P:0504 60F400 rrrrrr  3 288526406         move    #FId3V2LyricsReadFrame,r0
P:0506 56F400 0001EE  3 288826407         move    #494,a
P:0508 0BF080 rrrrrr  6 289426408         jsr     SysCallFunction
                            26411 
                            26412 ; 357  |                }
                            26413 ; 358  |#endif
                            26414 ; 359  |            //if you want to handle a new type of frame, put that here!
                            26415 ; 360  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 428

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26416 ; 361  |            fseek(iHandle, lStartOfFrame+uFrameSize, SEEK_SET);//go back to the start of t
                                  he frame data
                            26417 
P:050A 77F400 FFFFFA  3 289726419 L94:    move    #-6,n7
P:050C 000000         2 289926420         nop
P:050D 58EF00         4 290326421         move    y:(r7+n7),a0
P:050E 2C0000         2 290526422         move    #0,a1
P:050F 2A0000         2 290726423         move    #0,a2
P:0510 77F400 FFFFFB  3 291026427         move    #-5,n7
P:0512 205F00         2 291226428         move    (r7)+
P:0513 4DEF00         4 291626430         move    y:(r7+n7),x1
P:0514 205700         2 291826431         move    (r7)-
P:0515 4CEF00         4 292226433         move    y:(r7+n7),x0
P:0516 200020         2 292426434         add     x,a
P:0517 77F400 FFFFF6  3 292726437         move    #-10,n7
P:0519 000000         2 292926438         nop
P:051A 5FEF00         4 293326439         move    y:(r7+n7),b
P:051B 44F400 FFFFFF  3 293626440         move    #>-1,x0
P:051D 0BF080 rrrrrr  6 294226441         jsr     Ffseek
                            26447 
                            26448 ; 362  |        }
                            26449 
P:051F 0AF080 rrrrrr  6 294826451         jmp     L99
                            26452 
                            26453 ; 363  |        else
                            26454 ; 364  |        {
                            26455 ; 365  |            fseek(iHandle, uFrameSize, SEEK_CUR);//seek to the next frame.
                            26456 
                            26458 L95:
P:0521 77F400 FFFFFA  3 295126461         move    #-6,n7
P:0523 000000         2 295326462         nop
P:0524 58EF00         4 295726463         move    y:(r7+n7),a0
P:0525 2C0000         2 295926464         move    #0,a1
P:0526 77F400 FFFFF6  3 296226468         move    #-10,n7
P:0528 000000         2 296426469         nop
P:0529 5FEF00         4 296826470         move    y:(r7+n7),b
P:052A 240000         2 297026471         move    #0,x0
P:052B 0BF080 rrrrrr  6 297626472         jsr     Ffseek
                            26476 
                            26477 ; 366  |        }
                            26478 ; 367  |    }
                            26479 
P:052D 0AF080 rrrrrr  6 298226481         jmp     L99
                            26482 
                            26483 ; 368  |    else
                            26484 ; 369  |    {
                            26485 ; 370  |        fseek(iHandle, -6, SEEK_CUR);//seek to where we started reading
                            26486 
                            26488 L97:
P:052F 77F400 FFFFF6  3 298526490         move    #-10,n7
P:0531 000000         2 298726491         nop
P:0532 5FEF00         4 299126492         move    y:(r7+n7),b
P:0533 240000         2 299326493         move    #0,x0
P:0534 56F400 FFFFFF  3 299626494         move    #>$FFFFFF,a
P:0536 50F400 FFFFFA  3 299926495         move    #$FFFFFA,a0
P:0538 0BF080 rrrrrr  6 300526496         jsr     Ffseek
                            26500 
                            26501 ; 371  |    }
                            26502 ; 372  |    return bValidFrame;
                            26503 
P:053A 77F400 FFFFF9  3 300826505 L99:    move    #-7,n7
P:053C 000000         2 301026506         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 429

M:ADDR CODE           CYCLES LINE SOURCELINE
P:053D 5EEF00         4 301426507         move    y:(r7+n7),a
                            26510 
                            26511 ; 373  |}
                            26512 
P:053E 77F400 FFFFEA  3 301726514         move    #-22,n7
P:0540 000000         2 301926515         nop
P:0541 05EF7C         4 302326516         movec   y:(r7+n7),ssh
P:0542 204F00         2 302526518         move    (r7)+n7
P:0543 00000C         4 302926520         rts
                            26524 
                            26525 ; 374  |
                            26526 ; 375  |////////////////////////////////////////////////////////////////////////////////
                            26527 ; 376  |//
                            26528 ; 377  |//>  Name:          INT _reentrant Id3V2ReadInt(INT iHandle, BOOL bSyncSafe)
                            26529 ; 378  |//
                            26530 ; 379  |//   Type:          Function
                            26531 ; 380  |//
                            26532 ; 381  |//   Description:   Reads in an Integer from an ID3V2 tag
                            26533 ; 382  |//                  Decision about whether this should be a Sync Safe read
                            26534 ; 383  |//                  is dependent upon bSyncSafe.
                            26535 ; 384  |//                  Note: Only Version 4 supports Sync Safe lengths in frames.
                            26536 ; 385  |//                  Reference documents at www.id3.org
                            26537 ; 386  |//
                            26538 ; 387  |//   Inputs:        INT iHandle:                Handle to the file pointer,
                            26539 ; 388  |//                  BOOL bSyncSafe:             Flag that this is a SyncSafe read.
                            26540 ; 389  |//                                      INT sizeDescriptorBytes         Specifies no.of si
                                  ze descriptor bytes
                            26541 ; 390  |//
                            26542 ; 391  |//   Outputs:       The SyncSafe integer read
                            26543 ; 392  |//
                            26544 ; 393  |//   Notes:
                            26545 ; 394  |//<
                            26546 ; 395  |////////////////////////////////////////////////////////////////////////////////
                            26547 ; 396  |INT _reentrant Id3V2ReadInt(INT iHandle, BOOL bSyncSafe, INT sizeDescriptorBytes)
                            26548 ; 397  |{
                            26549 
                            26554 FId3V2ReadInt:
P:0544 055F7C         2 303126555         movec   ssh,y:(r7)+
P:0545 3F0600         2 303326558         move    #6,n7
P:0546 000000         2 303526559         nop
P:0547 204F00         2 303726560         move    (r7)+n7
                            26571 
                            26572 ; 398  |    INT i;
                            26573 ; 399  |    INT iTemp = 0;
                            26574 
P:0548 77F400 FFFFFD  3 304026576         move    #-3,n7
P:054A 000000         2 304226577         nop
P:054B 4C6F00         4 304626578         move    x0,y:(r7+n7)
P:054C 77F400 FFFFFC  3 304926581         move    #-4,n7
P:054E 000000         2 305126582         nop
P:054F 5D6F00         4 305526583         move    b1,y:(r7+n7)
P:0550 77F400 FFFFFB  3 305826586         move    #-5,n7
P:0552 000000         2 306026587         nop
P:0553 5C6F00         4 306426588         move    a1,y:(r7+n7)
P:0554 20001B         2 306626591         clr     b   
P:0555 77F400 FFFFFA  3 306926592         move    #-6,n7
P:0557 000000         2 307126593         nop
P:0558 5F6F00         4 307526594         move    b,y:(r7+n7)
                            26597 
                            26598 ; 400  |    INT iReturn =0;
                            26599 
P:0559 200001         2 307726601         tfr     b,a
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 430

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26604 
                            26605 ; 401  |    for(i=0;i<sizeDescriptorBytes;i++)
                            26606 
P:055A 46F400 000001  3 308026608         move    #>1,y0
P:055C 0AF080 rrrrrr  6 308626609         jmp     L107
P:055E 045FA0         2 308826610 L104:   movec   m0,n7
P:055F 000000         2 309026611         nop
P:0560 5D6F00         4 309426612         move    b1,y:(r7+n7)
P:0561 77F400 FFFFFE  3 309726615         move    #-2,n7
P:0563 000000         2 309926616         nop
P:0564 5C6F00         4 310326617         move    a1,y:(r7+n7)
                            26620 
                            26621 ; 402  |    {
                            26622 ; 403  |        FSFileRead(1, iHandle, MEM_SPACE_Y, (INT)(-1), (void*)&iTemp);
                            26623 
P:0565 77F400 FFFFFA  3 310626625         move    #-6,n7
P:0567 000000         2 310826626         nop
P:0568 044F13         4 311226627         lua     (r7)+n7,r3
P:0569 227000         2 311426628         move    r3,r0
P:056A 77F400 FFFFFB  3 311726629         move    #-5,n7
P:056C 000000         2 311926630         nop
P:056D 5FEF00         4 312326631         move    y:(r7+n7),b
P:056E 56F400 000001  3 312626634         move    #>1,a
P:0570 46F400 FFFFFF  3 312926635         move    #>-1,y0
P:0572 244000         2 313126636         move    #<$40,x0
P:0573 0BF080 rrrrrr  6 313726637         jsr     FFSFileRead
                            26640 
                            26641 ; 404  |        if (!bSyncSafe)
                            26642 
P:0575 77F400 FFFFFC  3 314026644         move    #-4,n7
P:0577 000000         2 314226645         nop
P:0578 5EEF00         4 314626646         move    y:(r7+n7),a
P:0579 2A0000         2 314826647         move    #0,a2
P:057A 200003         2 315026648         tst     a
P:057B 77F400 FFFFFE  3 315326649         move    #-2,n7
P:057D 000000         2 315526650         nop
P:057E 4DEF00         4 315926651         move    y:(r7+n7),x1
P:057F 46F400 000001  3 316226654         move    #>1,y0
P:0581 0AF0A2 rrrrrr  6 316826655         jne     L105
                            26656 
                            26657 ; 405  |        {
                            26658 ; 406  |          iReturn = (iReturn << 8) + iTemp;   // Version 3 is not sync-safe.
                            26659 
P:0583 0110F0         2 317026661         mpy     x1,#16,a
P:0584 77F400 FFFFFA  3 317326662         move    #-6,n7
P:0586 000000         2 317526663         nop
P:0587 4FEF00         4 317926664         move    y:(r7+n7),y1
P:0588 210F00         2 318126665         move    a0,b
P:0589 200078         2 318326666         add     y1,b
                            26667 
                            26668 ; 407  |        } else      // Assume future releases will include sync-safe integers.
                            26669 
P:058A 0AF080 rrrrrr  6 318926671         jmp     L106
                            26672 
                            26673 ; 408  |        {
                            26674 ; 409  |          iReturn = (iReturn << 7) + iTemp;   // Version 4 is sync-safe
                            26675 
                            26677 L105:
P:058C 0111F0         2 319126680         mpy     x1,#17,a
P:058D 77F400 FFFFFA  3 319426681         move    #-6,n7
P:058F 000000         2 319626682         nop
P:0590 4DEF00         4 320026683         move    y:(r7+n7),x1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 431

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0591 210F00         2 320226684         move    a0,b
P:0592 200068         2 320426685         add     x1,b
                            26686 
                            26687 ; 410  |        }
                            26688 
                            26690 L106:
P:0593 21AE00         2 320626692         move    b1,a
P:0594 045FA0         2 320826696         movec   m0,n7
P:0595 000000         2 321026697         nop
P:0596 5FEF00         4 321426698         move    y:(r7+n7),b
P:0597 200058         2 321626699         add     y0,b
P:0598 77F400 FFFFFD  3 321926702 L107:   move    #-3,n7
P:059A 000000         2 322126703         nop
P:059B 4CEF00         4 322526704         move    y:(r7+n7),x0
P:059C 20004D         2 322726705         cmp     x0,b
P:059D 0AF0A9 rrrrrr  6 323326706         jlt     L104
                            26707 
                            26708 ; 411  |    }
                            26709 ; 412  |    return iReturn;
                            26710 ; 413  |}
                            26711 
P:059F 77F400 FFFFF9  3 323626713         move    #-7,n7
P:05A1 000000         2 323826714         nop
P:05A2 05EF7C         4 324226715         movec   y:(r7+n7),ssh
P:05A3 204F00         2 324426717         move    (r7)+n7
P:05A4 00000C         4 324826719         rts
                            26726 
                            26727 ; 414  |
                            26728 ; 415  |
                            26729 ; 416  |////////////////////////////////////////////////////////////////////////////////
                            26730 ; 417  |//
                            26731 ; 418  |//>  Name:          RETCODE _reentrant Id3V2ReadVariedStringToUnicodeBuffer(INT iHandle, W
                                  ORD uFlags, WORD uFrameSize,UCS3*pString,INT iBufferLength)
                            26732 ; 419  |//
                            26733 ; 420  |//   Type:          Function
                            26734 ; 421  |//
                            26735 ; 422  |//   Description:   Reads a string in from a TEXT ID3V2 tag frame.  These strings are prep
                                  ended with a encoding byte
                            26736 ; 423  |//
                            26737 ; 424  |//   Inputs:        INT iHandle:                file handle
                            26738 ; 425  |//                  WORD uFlags:                Frame flags
                            26739 ; 426  |//                  WORD uFrameSize:            Size of the frame data
                            26740 ; 427  |//                  UCS3*pString:               pointer to the buffer to write the string 
                                  into
                            26741 ; 428  |//                  INT iBufferLength:          length of the buffer pointed to
                            26742 ; 429  |//
                            26743 ; 430  |//   Outputs:       pString is filled in. (and null terminated)
                            26744 ; 431  |//
                            26745 ; 432  |//   Notes:
                            26746 ; 433  |//<
                            26747 ; 434  |////////////////////////////////////////////////////////////////////////////////
                            26748 ; 435  |RETCODE _reentrant Id3V2ReadVariedStringToUnicodeBuffer(INT iHandle, WORD uFlags, WORD uFr
                                  ameSize,UCS3*pString,INT iBufferLength)
                            26749 ; 436  |{
                            26750 
                            26755 FId3V2ReadVariedStringToUnicodeBuffer:
P:05A5 055F7C         2 325026756         movec   ssh,y:(r7)+
P:05A6 3F2B00         2 325226759         move    #43,n7
P:05A7 000000         2 325426760         nop
P:05A8 204F00         2 325626761         move    (r7)+n7
                            26774 
                            26775 ; 437  |    INT iTemp=0;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 432

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26776 
P:05A9 77F400 FFFFFC  3 325926778         move    #-4,n7
P:05AB 000000         2 326126779         nop
P:05AC 4E6F00         4 326526780         move    y0,y:(r7+n7)
P:05AD 77F400 FFFFFB  3 326826783         move    #-5,n7
P:05AF 000000         2 327026784         nop
P:05B0 686F00         4 327426785         move    r0,y:(r7+n7)
P:05B1 77F400 FFFFFA  3 327726788         move    #-6,n7
P:05B3 000000         2 327926789         nop
P:05B4 4C6F00         4 328326790         move    x0,y:(r7+n7)
P:05B5 77F400 FFFFF9  3 328626793         move    #-7,n7
P:05B7 000000         2 328826794         nop
P:05B8 5D6F00         4 329226795         move    b1,y:(r7+n7)
P:05B9 20001B         2 329426798         clr     b   
P:05BA 77F400 FFFFF7  3 329726799         move    #-9,n7
P:05BC 000000         2 329926800         nop
P:05BD 5F6F00         4 330326801         move    b,y:(r7+n7)
                            26802 
                            26803 ; 438  |    //Read in the encoding type
                            26804 ; 439  |    FSFileRead(1, iHandle, MEM_SPACE_Y, (INT)(-1), (void*)&iTemp);
                            26805 
P:05BE 044F1B         4 330726807         lua     (r7)+n7,n3
P:05BF 237000         2 330926808         move    n3,r0
P:05C0 77F400 FFFFF8  3 331226809         move    #-8,n7
P:05C2 000000         2 331426810         nop
P:05C3 5C6F00         4 331826811         move    a1,y:(r7+n7)
P:05C4 218F00         2 332026812         move    a1,b
P:05C5 244000         2 332226817         move    #<$40,x0
P:05C6 46F400 FFFFFF  3 332526818         move    #>-1,y0
P:05C8 77F400 FFFFFD  3 332826819         move    #-3,n7
P:05CA 000000         2 333026820         nop
P:05CB 686F00         4 333426821         move    r0,y:(r7+n7)
P:05CC 56F400 000001  3 333726822         move    #>1,a
P:05CE 0BF080 rrrrrr  6 334326823         jsr     FFSFileRead
                            26826 
                            26827 ; 440  |    uFrameSize--;//subtract one off for the encoding type
                            26828 
P:05D0 77F400 FFFFFA  3 334626830         move    #-6,n7
P:05D2 000000         2 334826831         nop
P:05D3 5EEF00         4 335226832         move    y:(r7+n7),a
P:05D4 44F400 000001  3 335526833         move    #>1,x0
P:05D6 200044         2 335726834         sub     x0,a
                            26837 
                            26838 ; 441  |
                            26839 ; 442  |    switch(iTemp)
                            26840 
P:05D7 77F400 FFFFF7  3 336026842         move    #-9,n7
P:05D9 000000         2 336226843         nop
P:05DA 5FEF00         4 336626844         move    y:(r7+n7),b
P:05DB 208700         2 336826845         move    x0,y1
P:05DC 47F47D 000002  3 337126846         cmp     y1,b    #>2,y1
P:05DE 0AF0AA rrrrrr  6 337726847         jeq     L134
P:05E0 20007D         2 337926848         cmp     y1,b
P:05E1 0AF0AA rrrrrr  6 338526849         jeq     L135
P:05E3 20000B         2 338726850         tst     b
P:05E4 0AF0A2 rrrrrr  6 339326851         jne     L140
                            26853 
                            26854 ; 443  |    {
                            26855 ; 444  |    case ENCODING_ISO_8559:
                            26856 ; 445  |        {
                            26857 ; 446  |            int iCounter=0;
                            26858 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 433

M:ADDR CODE           CYCLES LINE SOURCELINE
P:05E6 260000         2 339526862         move    #0,y0
P:05E7 045FA0         2 339726864         movec   m0,n7
P:05E8 000000         2 339926865         nop
P:05E9 4E6F00         4 340326866         move    y0,y:(r7+n7)
                            26871 
                            26872 ; 447  |            _packed BYTE TempString[MAX_STRING];
                            26873 ; 448  |            TempString[0]=0;
                            26874 
P:05EA 3D0000         2 340526876         move    #0,n5
P:05EB 77F400 FFFFD5  3 340826877         move    #-43,n7
P:05ED 000000         2 341026878         nop
P:05EE 7D6F00         4 341426879         move    n5,y:(r7+n7)
                            26880 
                            26881 ; 449  |            if(uFrameSize >= MAX_STRING)
                            26882 
P:05EF 46F400 000064  3 341726884         move    #>100,y0
P:05F1 2A0000         2 341926885         move    #0,a2
P:05F2 200055         2 342126886         cmp     y0,a
P:05F3 0AF0A9 rrrrrr  6 342726887         jlt     L126
                            26888 
                            26889 ; 450  |                uFrameSize = MAX_STRING-1;
                            26890 
P:05F5 56F400 000063  3 343026892         move    #>99,a
                            26893 
                            26894 ; 451  |            if(uFrameSize >=iBufferLength)
                            26895 
P:05F7 77F400 FFFFFC  3 343326897 L126:   move    #-4,n7
P:05F9 000000         2 343526898         nop
P:05FA 5FEF00         4 343926899         move    y:(r7+n7),b
P:05FB 77F400 FFFFFE  3 344226900         move    #-2,n7
P:05FD 000000         2 344426901         nop
P:05FE 5C6F00         4 344826902         move    a1,y:(r7+n7)
P:05FF 2B0000         2 345026903         move    #0,b2
P:0600 2A0000         2 345226904         move    #0,a2
P:0601 200005         2 345426905         cmp     b,a
P:0602 0AF0A9 rrrrrr  6 346026908         jlt     L127
                            26909 
                            26910 ; 452  |                uFrameSize = iBufferLength-1;
                            26911 
P:0604 77F400 FFFFFC  3 346326913         move    #-4,n7
P:0606 000000         2 346526914         nop
P:0607 5FEF00         4 346926915         move    y:(r7+n7),b
P:0608 44F400 000001  3 347226916         move    #>1,x0
P:060A 20004C         2 347426917         sub     x0,b
P:060B 77F400 FFFFFE  3 347726918         move    #-2,n7
P:060D 000000         2 347926919         nop
P:060E 5D6F00         4 348326920         move    b1,y:(r7+n7)
                            26921 
                            26922 ; 453  |            while(iCounter < MAX_STRING && iCounter < uFrameSize)//don't need to check for
                                   iBUfferlength overflow (handled below in DBCSToUnicode)
                            26923 
P:060F 0AF080 rrrrrr  6 348926925 L127:   jmp     L130
                            26926 
                            26927 ; 454  |            {
                            26928 ; 455  |                iCounter++;
                            26929 
                            26931 L128:
P:0611 200071         2 349126934         tfr     y1,a
P:0612 57F400 000001  3 349426935         move    #>1,b
P:0614 21E700         2 349626936         move    b,y1
P:0615 200010         2 349826937         add     b,a
P:0616 218F00         2 350026940         move    a1,b
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 434

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0617 045FA0         2 350226941         movec   m0,n7
P:0618 000000         2 350426942         nop
P:0619 5D6F00         4 350826943         move    b1,y:(r7+n7)
P:061A 77F400 FFFFF8  3 351126948         move    #-8,n7
P:061C 000000         2 351326949         nop
P:061D 5FEF00         4 351726950         move    y:(r7+n7),b
P:061E 244000         2 351926953         move    #<$40,x0
P:061F 46F400 FFFFFF  3 352226954         move    #>-1,y0
P:0621 77F400 FFFFFD  3 352526955         move    #-3,n7
P:0623 000000         2 352726956         nop
P:0624 68EF00         4 353126957         move    y:(r7+n7),r0
P:0625 200071         2 353326958         tfr     y1,a
                            26959 
                            26960 ; 456  |                FSFileRead(1, iHandle, MEM_SPACE_Y, (INT)(-1), (void*)&iTemp);
                            26961 
P:0626 0BF080 rrrrrr  6 353926963         jsr     FFSFileRead
                            26966 
                            26967 ; 457  |                if(iTemp)
                            26968 
P:0628 77F400 FFFFF7  3 354226970         move    #-9,n7
P:062A 000000         2 354426971         nop
P:062B 5FEF00         4 354826972         move    y:(r7+n7),b
P:062C 20000B         2 355026973         tst     b
P:062D 0AF0AA rrrrrr  6 355626974         jeq     L130
                            26975 
                            26976 ; 458  |                    packed_strcat(TempString,(_packed BYTE*)&iTemp);
                            26977 
P:062F 77F400 FFFFD5  3 355926979         move    #-43,n7
P:0631 000000         2 356126980         nop
P:0632 044F10         4 356526981         lua     (r7)+n7,r0
P:0633 77F400 FFFFF7  3 356826982         move    #-9,n7
P:0635 000000         2 357026983         nop
P:0636 044F14         4 357426984         lua     (r7)+n7,r4
P:0637 0BF080 rrrrrr  6 358026985         jsr     packed_strcat
P:0639 045FA0         2 358226987 L130:   movec   m0,n7
P:063A 000000         2 358426988         nop
P:063B 5FEF00         4 358826989         move    y:(r7+n7),b
P:063C 21E700         2 359026990         move    b,y1
P:063D 56F400 000064  3 359326991         move    #>100,a
P:063F 20000D         2 359526992         cmp     a,b
P:0640 0AF0A1 rrrrrr  6 360126995         jge     L131
P:0642 200079         2 360326996         tfr     y1,b
P:0643 77F400 FFFFFE  3 360626997         move    #-2,n7
P:0645 000000         2 360826998         nop
P:0646 5EEF00         4 361226999         move    y:(r7+n7),a
P:0647 2A0000         2 361427000         move    #0,a2
P:0648 2B0000         2 361627001         move    #0,b2
P:0649 20000D         2 361827002         cmp     a,b
P:064A 0AF0A9 rrrrrr  6 362427003         jlt     L128
                            27004 
                            27005 ; 459  |            }
                            27006 ; 460  |#ifdef USE_PLAYLIST3
                            27007 ; 461  |                        if (g_Rebuild == TRUE ) {
                            27008 
P:064C 5EF000 rrrrrr  3 362727010 L131:   move    y:Fg_Rebuild,a
P:064E 57F400 000001  3 363027011         move    #>1,b
P:0650 2A0000         2 363227012         move    #0,a2
P:0651 200005         2 363427013         cmp     b,a
P:0652 0AF0A2 rrrrrr  6 364027014         jne     L133
                            27015 
                            27016 ; 462  |                                // if string length is less than 2, convert it to Unicode 
                                  of AddSongToLibrary() use, SGTL
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 435

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27017 ; 463  |                                if (packed_strlen(TempString) > 2)
                            27018 
P:0654 77F400 FFFFD5  3 364327020         move    #-43,n7
P:0656 000000         2 364527021         nop
P:0657 044F16         4 364927022         lua     (r7)+n7,r6
P:0658 22D000         2 365127023         move    r6,r0
P:0659 0BF080 rrrrrr  6 365727024         jsr     packed_strlen
P:065B 44F400 000002  3 366027026         move    #>2,x0
P:065D 200045         2 366227027         cmp     x0,a
P:065E 0AF0AF rrrrrr  6 366827028         jle     L132
                            27029 
                            27030 ; 464  |                                        packed_strcpy((_packed BYTE *)pString,TempString);
                                  
                            27031 
P:0660 77F400 FFFFFB  3 367127033         move    #-5,n7
P:0662 000000         2 367327034         nop
P:0663 68EF00         4 367727035         move    y:(r7+n7),r0
P:0664 77F400 FFFFD5  3 368027036         move    #-43,n7
P:0666 000000         2 368227037         nop
P:0667 044F14         4 368627038         lua     (r7)+n7,r4
P:0668 0BF080 rrrrrr  6 369227039         jsr     packed_strcpy
P:066A 0AF080 rrrrrr  6 369827043         jmp     L140
                            27044 
                            27045 ; 465  |                                else
                            27046 ; 466  |                                        DBCSToUnicode(TempString,pString,iBufferLength);
                            27047 
                            27049 L132:
P:066C 77F400 FFFFFC  3 370127051         move    #-4,n7
P:066E 000000         2 370327052         nop
P:066F 5EEF00         4 370727053         move    y:(r7+n7),a
P:0670 77F400 FFFFFB  3 371027054         move    #-5,n7
P:0672 000000         2 371227055         nop
P:0673 6CEF00         4 371627056         move    y:(r7+n7),r4
P:0674 77F400 FFFFD5  3 371927057         move    #-43,n7
P:0676 000000         2 372127058         nop
P:0677 044F10         4 372527059         lua     (r7)+n7,r0
P:0678 0BF080 rrrrrr  6 373127060         jsr     FDBCSToUnicode
                            27067 
                            27068 ; 467  |                        } else
                            27069 
P:067A 0AF080 rrrrrr  6 373727071         jmp     L140
                            27072 
                            27073 ; 468  |#endif
                            27074 ; 469  |            DBCSToUnicode(TempString,pString,iBufferLength);
                            27075 
                            27077 L133:
P:067C 77F400 FFFFD5  3 374027080         move    #-43,n7
P:067E 000000         2 374227081         nop
P:067F 044F10         4 374627082         lua     (r7)+n7,r0
P:0680 77F400 FFFFFC  3 374927083         move    #-4,n7
P:0682 000000         2 375127084         nop
P:0683 5EEF00         4 375527085         move    y:(r7+n7),a
P:0684 77F400 FFFFFB  3 375827086         move    #-5,n7
P:0686 000000         2 376027087         nop
P:0687 6CEF00         4 376427088         move    y:(r7+n7),r4
P:0688 0BF080 rrrrrr  6 377027089         jsr     FDBCSToUnicode
                            27097 
                            27098 ; 470  |        }
                            27099 ; 471  |        break;
                            27100 
P:068A 0AF080 rrrrrr  6 377627102         jmp     L140
                            27103 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 436

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27104 ; 472  |    case ENCODING_UTF_16:
                            27105 
                            27107 L134:
P:068C 77F400 FFFFFE  3 377927112         move    #-2,n7
P:068E 000000         2 378127113         nop
P:068F 5C6F00         4 378527114         move    a1,y:(r7+n7)
                            27117 
                            27118 ; 473  |        //read in the BOM
                            27119 ; 474  |        FSFileRead(2, iHandle, MEM_SPACE_Y, (INT)(-1), (void*)&iTemp);
                            27120 
P:0690 77F400 FFFFF8  3 378827122         move    #-8,n7
P:0692 000000         2 379027123         nop
P:0693 5FEF00         4 379427124         move    y:(r7+n7),b
P:0694 200071         2 379627127         tfr     y1,a
P:0695 77F400 FFFFFD  3 379927128         move    #-3,n7
P:0697 000000         2 380127129         nop
P:0698 68EF00         4 380527130         move    y:(r7+n7),r0
P:0699 244000         2 380727131         move    #<$40,x0
P:069A 46F400 FFFFFF  3 381027132         move    #>-1,y0
P:069C 0BF080 rrrrrr  6 381627133         jsr     FFSFileRead
                            27136 
                            27137 ; 475  |        uFrameSize -=2;
                            27138 
P:069E 77F400 FFFFFE  3 381927140         move    #-2,n7
P:06A0 000000         2 382127141         nop
P:06A1 5FEF00         4 382527142         move    y:(r7+n7),b
P:06A2 56F400 000002  3 382827143         move    #>2,a
P:06A4 20001C         2 383027144         sub     a,b
P:06A5 21A600         2 383227147         move    b1,y0
                            27150 
                            27151 ; 476  |        Id3V2ReadUTF16String(iHandle,iTemp,uFlags,uFrameSize,pString,iBufferLength);
                            27152 
P:06A6 77F400 FFFFF7  3 383527154         move    #-9,n7
P:06A8 000000         2 383727155         nop
P:06A9 5FEF00         4 384127156         move    y:(r7+n7),b
P:06AA 77F400 FFFFFC  3 384427157         move    #-4,n7
P:06AC 000000         2 384627158         nop
P:06AD 4DEF00         4 385027159         move    y:(r7+n7),x1
P:06AE 77F400 FFFFFB  3 385327160         move    #-5,n7
P:06B0 000000         2 385527161         nop
P:06B1 68EF00         4 385927162         move    y:(r7+n7),r0
P:06B2 77F400 FFFFF9  3 386227163         move    #-7,n7
P:06B4 000000         2 386427164         nop
P:06B5 4CEF00         4 386827165         move    y:(r7+n7),x0
P:06B6 77F400 FFFFF8  3 387127166         move    #-8,n7
P:06B8 000000         2 387327167         nop
P:06B9 5EEF00         4 387727168         move    y:(r7+n7),a
P:06BA 0BF080 rrrrrr  6 388327169         jsr     FId3V2ReadUTF16String
                            27183 
                            27184 ; 477  |        break;
                            27185 
P:06BC 0AF080 rrrrrr  6 388927187         jmp     L140
                            27188 
                            27189 ; 478  |    case ENCODING_UTF_16_NOBOM:
                            27190 ; 479  |        Id3V2ReadUTF16String(iHandle,BOM_BIG_ENDIAN,uFlags,uFrameSize,pString,iBufferLengt
                                  h);
                            27191 
                            27193 L135:
P:06BE 77F400 FFFFFC  3 389227199         move    #-4,n7
P:06C0 000000         2 389427200         nop
P:06C1 4DEF00         4 389827201         move    y:(r7+n7),x1
P:06C2 77F400 FFFFFB  3 390127202         move    #-5,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 437

M:ADDR CODE           CYCLES LINE SOURCELINE
P:06C4 000000         2 390327203         nop
P:06C5 68EF00         4 390727204         move    y:(r7+n7),r0
P:06C6 77F400 FFFFF9  3 391027205         move    #-7,n7
P:06C8 000000         2 391227206         nop
P:06C9 4CEF00         4 391627207         move    y:(r7+n7),x0
P:06CA 218600         2 391827208         move    a1,y0
P:06CB 77F400 FFFFF8  3 392127209         move    #-8,n7
P:06CD 000000         2 392327210         nop
P:06CE 5EEF00         4 392727211         move    y:(r7+n7),a
P:06CF 57F400 00FFFE  3 393027212         move    #$FFFE,b
P:06D1 0BF080 rrrrrr  6 393627213         jsr     FId3V2ReadUTF16String
                            27229 
                            27230 ; 480  |        break;
                            27231 ; 481  |    }
                            27232 ; 482  |    return TRUE;
                            27233 
P:06D3 56F400 000001  3 393927235 L140:   move    #>1,a
                            27236 
                            27237 ; 483  |}
                            27238 
P:06D5 77F400 FFFFD4  3 394227240         move    #-44,n7
P:06D7 000000         2 394427241         nop
P:06D8 05EF7C         4 394827242         movec   y:(r7+n7),ssh
P:06D9 204F00         2 395027244         move    (r7)+n7
P:06DA 00000C         4 395427246         rts
                            27248 
                            27249 ; 484  |
                            27250 ; 485  |
                            27251 ; 486  |////////////////////////////////////////////////////////////////////////////////
                            27252 ; 487  |//
                            27253 ; 488  |//>  Name:          RETCODE _reentrant Id3V2ReadUTF16String(INT iHandle, WORD uEndianNess,
                                  WORD uFlags, WORD uFrameSize,UCS3*pString,INT iBufferLength)
                            27254 ; 489  |//
                            27255 ; 490  |//   Type:          Function
                            27256 ; 491  |//
                            27257 ; 492  |//   Description:   Reads a UTF-16 string in from a TEXT ID3V2 tag frame.
                            27258 ; 493  |//
                            27259 ; 494  |//   Inputs:        INT iHandle:                file handle
                            27260 ; 495  |//                  WORD uEndianNess:           BOM_BIG_ENDIAN or BOM_LITTLE_ENDIAN
                            27261 ; 496  |//                  WORD uFlags:                The flags of the frame that contains the s
                                  tring
                            27262 ; 497  |//                  WORD uFrameSize:            Size of the frame data
                            27263 ; 498  |//                  UCS3*pString:               pointer to the buffer to write the string 
                                  into
                            27264 ; 499  |//                  INT iBufferLength:          length of the buffer pointed to
                            27265 ; 500  |//
                            27266 ; 501  |//   Outputs:       pString is filled in. (and null terminated)
                            27267 ; 502  |//
                            27268 ; 503  |//   Notes:
                            27269 ; 504  |//<
                            27270 ; 505  |////////////////////////////////////////////////////////////////////////////////
                            27271 ; 506  |RETCODE _reentrant Id3V2ReadUTF16String(INT iHandle, WORD uEndianNess,WORD uFlags, WORD uF
                                  rameSize,UCS3*pString,INT iBufferLength)
                            27272 ; 507  |{
                            27273 
                            27278 FId3V2ReadUTF16String:
P:06DB 055F7C         2 395627279         movec   ssh,y:(r7)+
P:06DC 3F0700         2 395827282         move    #7,n7
P:06DD 000000         2 396027283         nop
P:06DE 204F00         2 396227284         move    (r7)+n7
                            27299 
                            27300 ; 508  |    INT iTemp1=0;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 438

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27301 
P:06DF 77F400 FFFFFB  3 396527303         move    #-5,n7
P:06E1 000000         2 396727304         nop
P:06E2 5C6F00         4 397127305         move    a1,y:(r7+n7)
P:06E3 77F400 FFFFFC  3 397427308         move    #-4,n7
P:06E5 000000         2 397627309         nop
P:06E6 5D6F00         4 398027310         move    b1,y:(r7+n7)
P:06E7 20001B         2 398227313         clr     b   
P:06E8 77F400 FFFFFA  3 398527314         move    #-6,n7
P:06EA 000000         2 398727315         nop
P:06EB 5F6F00         4 399127316         move    b,y:(r7+n7)
                            27318 
                            27319 ; 509  |    INT iTemp2=0;
                            27320 
P:06EC 77F400 FFFFF9  3 399427322         move    #-7,n7
P:06EE 000000         2 399627323         nop
P:06EF 5F6F00         4 400027324         move    b,y:(r7+n7)
                            27329 
                            27330 ; 510  |    UCS3 uValue;
                            27331 ; 511  |    INT iCounter=0;
                            27332 
P:06F0 270000         2 400227334         move    #0,y1
                            27336 
                            27337 ; 512  |
                            27338 ; 513  |    uFrameSize = (uFrameSize + 1)/2; //The frame size should be bytes, now its words.
                            27339 
P:06F1 200059         2 400427341         tfr     y0,b
P:06F2 46F400 000001  3 400727342         move    #>1,y0
P:06F4 200058         2 400927343         add     y0,b
P:06F5 20002B         2 401127347         lsr     b
P:06F6 045FA0         2 401327348         movec   m0,n7
P:06F7 000000         2 401527349         nop
P:06F8 5D6F00         4 401927350         move    b1,y:(r7+n7)
                            27352 
                            27353 ; 514  |
                            27354 ; 515  |    if(uFrameSize  >= iBufferLength)
                            27355 
P:06F9 200061         2 402127357         tfr     x1,a
P:06FA 2A0000         2 402327358         move    #0,a2
P:06FB 2B0000         2 402527359         move    #0,b2
P:06FC 20000D         2 402727360         cmp     a,b
P:06FD 0AF0A9 rrrrrr  6 403327361         jlt     L149
                            27362 
                            27363 ; 516  |        uFrameSize = iBufferLength -1;
                            27364 
P:06FF 20C500         2 403527366         move    y0,x1
P:0700 200064         2 403727367         sub     x1,a
P:0701 5C6F00         4 404127371         move    a1,y:(r7+n7)
                            27372 
                            27373 ; 517  |
                            27374 ; 518  |    while( iCounter < uFrameSize)//don't need to check for iBUfferlength overflow (handled
                                   below in DBCSToUnicode)
                            27375 
P:0702 0AF080 rrrrrr  6 404727377 L149:   jmp     L153
P:0704 77F400 FFFFFE  3 405027378 L150:   move    #-2,n7
P:0706 000000         2 405227379         nop
P:0707 4F6F00         4 405627380         move    y1,y:(r7+n7)
P:0708 77F400 FFFFFD  3 405927383         move    #-3,n7
P:070A 000000         2 406127384         nop
P:070B 686F00         4 406527385         move    r0,y:(r7+n7)
                            27388 
                            27389 ; 519  |    {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 439

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27390 ; 520  |        FSFileRead(1, iHandle, MEM_SPACE_Y, (INT)(-1), (void*)&iTemp1);
                            27391 
P:070C 77F400 FFFFFA  3 406827393         move    #-6,n7
P:070E 000000         2 407027394         nop
P:070F 044F11         4 407427395         lua     (r7)+n7,r1
P:0710 223000         2 407627396         move    r1,r0
P:0711 77F400 FFFFFB  3 407927397         move    #-5,n7
P:0713 000000         2 408127398         nop
P:0714 5FEF00         4 408527399         move    y:(r7+n7),b
P:0715 244000         2 408727402         move    #<$40,x0
P:0716 46F400 FFFFFF  3 409027404         move    #>-1,y0
P:0718 56F400 000001  3 409327405         move    #>1,a
P:071A 0BF080 rrrrrr  6 409927406         jsr     FFSFileRead
P:071C 244000         2 410127409         move    #<$40,x0
                            27410 
                            27411 ; 521  |        FSFileRead(1, iHandle, MEM_SPACE_Y, (INT)(-1), (void*)&iTemp2);
                            27412 
P:071D 77F400 FFFFF9  3 410427414         move    #-7,n7
P:071F 000000         2 410627415         nop
P:0720 044F19         4 411027416         lua     (r7)+n7,n1
P:0721 233000         2 411227417         move    n1,r0
P:0722 77F400 FFFFFB  3 411527418         move    #-5,n7
P:0724 000000         2 411727419         nop
P:0725 5FEF00         4 412127420         move    y:(r7+n7),b
P:0726 56F400 000001  3 412427423         move    #>1,a
P:0728 46F400 FFFFFF  3 412727424         move    #>-1,y0
P:072A 0BF080 rrrrrr  6 413327425         jsr     FFSFileRead
                            27428 
                            27429 ; 522  |        if(uEndianNess == BOM_BIG_ENDIAN)
                            27430 
P:072C 77F400 FFFFFC  3 413627432         move    #-4,n7
P:072E 000000         2 413827433         nop
P:072F 5FEF00         4 414227434         move    y:(r7+n7),b
P:0730 45F400 00FFFE  3 414527435         move    #$FFFE,x1
P:0732 2B0000         2 414727436         move    #0,b2
P:0733 20006D         2 414927437         cmp     x1,b
P:0734 77F400 FFFFFD  3 415227438         move    #-3,n7
P:0736 000000         2 415427439         nop
P:0737 68EF00         4 415827440         move    y:(r7+n7),r0
P:0738 20BF00         2 416027443         move    x1,n7
P:0739 000000         2 416227444         nop
P:073A 5FEF00         4 416627445         move    y:(r7+n7),b
P:073B 46F400 000001  3 416927448         move    #>1,y0
P:073D 0AF0A2 rrrrrr  6 417527449         jne     L151
                            27450 
                            27451 ; 523  |            uValue = (iTemp1<<8) | (iTemp2);
                            27452 
P:073F 77F400 FFFFFA  3 417827454         move    #-6,n7
P:0741 000000         2 418027455         nop
P:0742 4FEF00         4 418427456         move    y:(r7+n7),y1
P:0743 0110C0         2 418627457         mpy     y1,#16,a
P:0744 210E00         2 418827458         move    a0,a
P:0745 77F400 FFFFF9  3 419127459         move    #-7,n7
P:0747 000000         2 419327460         nop
P:0748 4FEF00         4 419727461         move    y:(r7+n7),y1
P:0749 200072         2 419927462         or      y1,a
P:074A 0AF080 rrrrrr  6 420527463         jmp     L152
                            27464 
                            27465 ; 524  |        else
                            27466 ; 525  |            uValue = (iTemp2<<8) | (iTemp1);
                            27467 
P:074C 77F400 FFFFF9  3 420827469 L151:   move    #-7,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 440

M:ADDR CODE           CYCLES LINE SOURCELINE
P:074E 000000         2 421027470         nop
P:074F 4CEF00         4 421427471         move    y:(r7+n7),x0
P:0750 0110D0         2 421627472         mpy     x0,#16,a
P:0751 77F400 FFFFFA  3 421927473         move    #-6,n7
P:0753 000000         2 422127474         nop
P:0754 4DEF00         4 422527475         move    y:(r7+n7),x1
P:0755 210E00         2 422727476         move    a0,a
P:0756 200062         2 422927477         or      x1,a
P:0757 218700         2 423127478 L152:   move    a1,y1
                            27479 
                            27480 ; 526  |        pString[iCounter++]= uValue;
                            27481 
P:0758 21B800         2 423327483         move    b1,n0
P:0759 000000         2 423527484         nop
P:075A 044816         4 423927485         lua     (r0)+n0,r6
P:075B 000000         2 424127486         nop
P:075C 4F6600         2 424327487         move    y1,y:(r6)
P:075D 200058         2 424527488         add     y0,b
P:075E 21A700         2 424727489         move    b1,y1
                            27492 
                            27493 ; 527  |        pString[iCounter]= 0;//null terminate
                            27494 
P:075F 20F800         2 424927496         move    y1,n0
P:0760 000000         2 425127497         nop
P:0761 044816         4 425527498         lua     (r0)+n0,r6
P:0762 20001B         2 425727499         clr     b   
P:0763 5F6600         2 425927500         move    b,y:(r6)
P:0764 200079         2 426127502 L153:   tfr     y1,b
P:0765 045FA0         2 426327503         movec   m0,n7
P:0766 000000         2 426527504         nop
P:0767 5EEF00         4 426927505         move    y:(r7+n7),a
P:0768 2A0000         2 427127506         move    #0,a2
P:0769 2B0000         2 427327507         move    #0,b2
P:076A 20000D         2 427527508         cmp     a,b
P:076B 0AF0A9 rrrrrr  6 428127509         jlt     L150
                            27510 
                            27511 ; 528  |    }
                            27512 ; 529  |    return TRUE;
                            27513 
P:076D 56F400 000001  3 428427515         move    #>1,a
P:076F 218E00         2 428627516         move    a1,a
                            27517 
                            27518 ; 530  |}
                            27519 
P:0770 77F400 FFFFF8  3 428927521         move    #-8,n7
P:0772 000000         2 429127522         nop
P:0773 05EF7C         4 429527523         movec   y:(r7+n7),ssh
P:0774 204F00         2 429727525         move    (r7)+n7
P:0775 00000C         4 430127527         rts
                            27551 
                            27552         extern  SysCallFunction, packed_strcat, packed_strcpy
                            27553         extern  packed_strlen, FDBCSToUnicode, FFSFileRead
                            27554         extern  FId3V2LyricsReadFrame, Ffseek, Fftell, y:Fg_Rebuild
                            27555 
                            27556         global  FId3V2ReadInt, FId3V2ReadUTF16String
                            27557         global  FId3V2ReadVariedStringToUnicodeBuffer, FId3V2_2ReadFrame
                            27558         global  FId3V2_3and2_4ReadFrame, FMp3MetaDataReadID3V2
                            27559 
                            27560         local   L19, L20, L21, L22, L23, L31, L32, L34, L41, L42, L44, L45
                            27561         local   L46, L47, L48, L49, L50, L51, L52, L56, L57, L58, L62, L64
                            27562         local   L65, L70, L71, L73, L74, L75, L76, L77, L78, L79, L80, L81
                            27563         local   L82, L83, L89, L90, L94, L95, L97, L99, L104, L105, L106
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 441

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27564         local   L107, L126, L127, L128, L130, L131, L132, L133, L134, L135
                            27565         local   L140, L149, L150, L151, L152, L153
                            27566 
                            27567         calls   "Id3V2ReadInt", "FSFileRead"
                            27568         calls   "Id3V2ReadUTF16String", "FSFileRead"
                            27569         calls   "Id3V2ReadVariedStringToUnicodeBuffer", "DBCSToUnicode"
                            27570         calls   "Id3V2ReadVariedStringToUnicodeBuffer", "FSFileRead"
                            27571         calls   "Id3V2ReadVariedStringToUnicodeBuffer", "Id3V2ReadUTF16String"
                            27572         calls   "Id3V2ReadVariedStringToUnicodeBuffer", "packed_strcat"
                            27573         calls   "Id3V2ReadVariedStringToUnicodeBuffer", "packed_strcpy"
                            27574         calls   "Id3V2ReadVariedStringToUnicodeBuffer", "packed_strlen"
                            27575         calls   "Id3V2_2ReadFrame", "FSFileRead", "Id3V2ReadInt"
                            27576         calls   "Id3V2_2ReadFrame", "Id3V2ReadVariedStringToUnicodeBuffer"
                            27577         calls   "Id3V2_2ReadFrame", "SysCallFunction", "fseek", "ftell"
                            27578         calls   "Id3V2_3and2_4ReadFrame", "FSFileRead", "Id3V2ReadInt"
                            27579         calls   "Id3V2_3and2_4ReadFrame", "Id3V2ReadVariedStringToUnicodeBuffer"
                            27580         calls   "Id3V2_3and2_4ReadFrame", "SysCallFunction", "fseek"
                            27581         calls   "Id3V2_3and2_4ReadFrame", "ftell"
                            27582         calls   "Mp3MetaDataReadID3V2", "FSFileRead", "Id3V2ReadInt"
                            27583         calls   "Mp3MetaDataReadID3V2", "Id3V2_2ReadFrame"
                            27584         calls   "Mp3MetaDataReadID3V2", "Id3V2_3and2_4ReadFrame", "fseek"
                            27585         calls   "Mp3MetaDataReadID3V2", "ftell"
                            27586 
