$date
	Wed Feb 26 14:02:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 32 ! pc_out [31:0] $end
$var parameter 32 " WID $end
$var reg 1 # clk $end
$var reg 32 $ pc_in [31:0] $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 32 & pc_in [31:0] $end
$var wire 32 ' pc_out [31:0] $end
$var wire 1 % reset $end
$var parameter 32 ( WIDTH $end
$var reg 32 ) temp [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 (
b100000 "
$end
#0
$dumpvars
bx )
bx '
bx &
1%
bx $
0#
bx !
$end
#5000
b0 !
b0 '
b0 )
1#
#10000
0#
b0 $
b0 &
0%
#15000
1#
#20000
0#
b1 $
b1 &
#25000
b1 !
b1 '
b1 )
1#
#30000
0#
b10 $
b10 &
#35000
b10 !
b10 '
b10 )
1#
#40000
0#
b11 $
b11 &
#45000
b11 !
b11 '
b11 )
1#
#50000
0#
b100 $
b100 &
#52000
1%
#55000
b0 !
b0 '
b0 )
1#
#60000
0#
#62000
0%
#65000
b100 !
b100 '
b100 )
1#
#70000
0#
#72000
