library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity memoriaInstrucao is
	port (
			clock   : in  std_logic;
			endereco: in  std_logic_vector(7 downto 0);
			output  : out std_logic_vector(7 downto 0)
			);
end memoriaInstrucao;

architecture behavior of memoriaInstrucao is
	type ROM_TYPE is array (0 to 255) of std_logic_vector(7 downto 0);
	constant memoria : ROM_TYPE := (
		-- ========== N-Ã‰SIMO TERMO DE UMA P.A. ============
		0 => "00000000",  1 => "10010011",  2 => "00010011",  
		3 => "00010011",  4 => "00010001",  5 => "10010111",  
		6 => "00010110",  7 => "10011011",  8 => "00000010",  
		9 => "00110101", 10 => "01110100", 11 => "11010111",
		
		-- ================== FATORIAL =====================
	  12 => "01110111", 13 => "00010110", 14 => "01110001",
	  15 => "01100100", 16 => "11101010", 17 => "01000001",
	  18 => "00110101", 19 => "01100100", 20 => "11010110",
	  
	  
 OTHERS => "11111111" 
			);
begin
	process(clock, endereco)
	begin
		if( rising_edge(clock) ) then
			output <= memoria(conv_integer(endereco));
		end if;
	end process;
end behavior;
		