vendor_name = ModelSim
source_file = 1, C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/part4.vhd
source_file = 1, C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/latch.vhd
source_file = 1, C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/Nega_Master_slave.vhd
source_file = 1, Positive_Master_slave.vhd
source_file = 1, C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/Waveform.vwf
source_file = 1, C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part4/db/part4.cbx.xml
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = part4
instance = comp, \D~I , D, part4, 1
instance = comp, \Clock~I , Clock, part4, 1
instance = comp, \Clock~clkctrl , Clock~clkctrl, part4, 1
instance = comp, \STAGE0|Q , STAGE0|Q, part4, 1
instance = comp, \STAGE1|stage0|Q , STAGE1|stage0|Q, part4, 1
instance = comp, \STAGE1|stage1|Q , STAGE1|stage1|Q, part4, 1
instance = comp, \STAGE2|stage1|Q , STAGE2|stage1|Q, part4, 1
instance = comp, \Qa~I , Qa, part4, 1
instance = comp, \Qb~I , Qb, part4, 1
instance = comp, \Qc~I , Qc, part4, 1
