
/*******************************************************************************
**  FILE-NAME: Rte_App_CAN_RX.h                                                     **
**                                                                            **
**  MODULE-NAME: AUTOSAR RTE GENERATION TOOL                                  **
**                                                                            **
**  NOTE: This file is auto generated, do not edit this file manually.        **
**                                                                            **
********************************************************************************

********************************************************************************
**                      Generation Tool Information                           **
********************************************************************************
**  Tool Version: 4.11.1                                                   **
**                                                                            **
**  Change History: Refer log file (use -l option to generate log file)       **
**                                                                            **
********************************************************************************
**                      File Generation Information                           **
*******************************************************************************/
/*
 * INPUT FILE:
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\Definition\AUTOSAR_Dem_ECU_Configuration_PDF.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\Definition\AUTOSAR_EcuM_ECU_Configuration_PDF.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\Definition\AUTOSAR_Os_ECU_Configuration_PDF.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\Definition\ECUConfigurationParameters.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\Definition\ECUConfigurationParameters_4.3.1.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\ECU\ECUCD_EcucValueCollection.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\ECU\Ecud_CanTrcv.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\ECU\Ecud_Com.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\ECU\Ecud_ComXf.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\ECU\Ecud_Crypto_76_HaeModule.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\ECU\Ecud_Det.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\ECU\Ecud_E2EXf.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\ECU\Ecud_EcuC.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\ECU\Ecud_Fota.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\ECU\Ecud_Mem_76_Pfls.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\ECU\Ecud_Os.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\ECU\Ecud_Rte.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Adc.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_BswM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_CDD_Router.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Can.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_CanCM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_CanIf.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_CanNm.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_CanSM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_CanTp.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_CanTrcv.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Com.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_ComM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_ComXf.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Crc.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_CtrlRam.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_DataLog.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Dcm.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Dem.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Det.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Dio.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_E2EXf.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Fee.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Fls.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Gpt.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Icu.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_IpduM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Mcu.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_MemIf.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Nm.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_NvM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Ocu.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Os.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_PduR.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Port.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Pwm.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_RamTst.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_RomTst.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Spi.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Bswmd\Bswmd_Wdg.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Composition\EcuExtract.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\DBImport\BCAN.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\DBImport\Gateway.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\DBImport\LCAN.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\DataTypes\AUTOSAR_DataTypes.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\DataTypes\AUTOSAR_DataTypes_Etc.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_App\App_Dcm.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_App\App_Mode.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_App\App_WdgM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Bsw\MODE_PortInterfaces.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Bsw\Swcd_Bsw_BswM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Bsw\Swcd_Bsw_CtrlRam.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Bsw\Swcd_Bsw_Os.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Bsw\Swcd_CanTp.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Bsw\Swcd_ComM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Bsw\Swcd_Det.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Bsw\Swcd_Nml.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_ADC.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_CAN_RX.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_CAN_TX.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_DTC.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_Diag.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_Interface.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_Model.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_NFC.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_NvM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_PWM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_Repro.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_Secure.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_UART.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_Uds.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_WCT.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Swcd_Nidec\App_WDT.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Configuration\System\Transformer\Transformer.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\bswmd\Bswmd_Crypto_76_HaeModule.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\bswmd\Bswmd_Csm.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\bswmd\Bswmd_EcuM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\bswmd\Bswmd_Fota.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\bswmd\Bswmd_IoHwAb.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\bswmd\Bswmd_KeyM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\bswmd\Bswmd_Mem_76_Pfls.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\bswmd\Bswmd_WdgIf.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\bswmd\Bswmd_WdgM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\bswmd\Bswmd_Wdg_76_Acw.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\swcd\Swcd_Bsw_Csm.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\swcd\Swcd_Bsw_Dcm.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\swcd\Swcd_Bsw_Dem.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\swcd\Swcd_Bsw_EcuM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\swcd\Swcd_Bsw_KeyM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\swcd\Swcd_Bsw_NvM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\swcd\Swcd_Fota.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\swcd\Swcd_IoHwAb.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Generated\Bsw_Output\swcd\Swcd_WdgM.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Static_Code\Modules\b_autosar_sys_EcuM_R40\generator\EcuM_PortInterface.arxml
 *      D:\00_Project\95_WPC_TYPE5\trunk\03.SW_DESIGN\4.SW_Integration\1.GN7_PE\2.GN7_PE_WPC_APP\Static_Code\Modules\b_autosar_sys_WdgM_R40\generator\Swcd_WdgM_Fixed.arxml

 * GENERATED ON: The time-stamp is removed
*/

/*******************************************************************************
* PRE-JUSTIFICATION BEGINE SECTION (MISRA-C RULE CHECKER)
* These rules will not be applied for verification based on the MISRA Rule
* in Rte generated source
*******************************************************************************/
/*
  polyspace:begin<MISRA-C:5.1:Not a defect:Justify with annotations> Number of character is depends on user configuration
  polyspace:begin<MISRA-C:19.1:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Memory Mapping)
  polyspace:begin<MISRA-C:19.4:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #1154, #6713)
  polyspace:begin<MISRA-C:19.6:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Memory Mapping)
  polyspace:begin<MISRA-C:19.7:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #1236)
*/

/*******************************************************************************
**                         MULTIPLE INCLUSION PROTECTION                      **
*******************************************************************************/
 #ifndef RTE_APP_CAN_RX_H
      #define RTE_APP_CAN_RX_H
 /*
  * CAUTION:
  *
  * Do NOT
  *
  *   #define RTE_ALLOW_CROSS_HEADER_INCLUSION
  *
  * in ASW/BSW code. The symbol shall be used only for RTE internally.
  */
 #ifndef RTE_ALLOW_CROSS_HEADER_INCLUSION
      #ifdef RTE_APPLICATION_HEADER_FILE
      #error Multiple application header files included.
      #endif
      #define RTE_APPLICATION_HEADER_FILE
      #endif

/*******************************************************************************
**                  Include Section                                           **
*******************************************************************************/
/* polyspace:begin<MISRA-C:1.1:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Inclusion of Header Files) */
#include "Rte_App_CAN_RX_Type.h"

/* polyspace:end<MISRA-C:1.1:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Inclusion of Header Files) */

/* COMPATIBLE WITH C and C++ languages */
#ifdef __cplusplus
 extern "C"
 {
#endif

/*******************************************************************************
**                      Version Information                                   **
*******************************************************************************/
#ifdef RTE_VENDOR_ID
  #if (RTE_VENDOR_ID != 76)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Vendor Id"
  #endif
#else
  #define RTE_VENDOR_ID 76
#endif

#ifdef RTE_MODULE_ID
  #if (RTE_MODULE_ID != 2)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Module Id"
  #endif
#else
  #define RTE_MODULE_ID 2
#endif

#ifdef RTE_SW_MAJOR_VERSION
  #if (RTE_SW_MAJOR_VERSION != 4)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Major Version"
  #endif
#else
  #define RTE_SW_MAJOR_VERSION 4
#endif

#ifdef RTE_SW_MINOR_VERSION
  #if (RTE_SW_MINOR_VERSION != 11)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Minor Version"
  #endif
#else
  #define RTE_SW_MINOR_VERSION 11
#endif

#ifdef RTE_SW_PATCH_VERSION
  #if (RTE_SW_PATCH_VERSION != 1)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Patch Version"
  #endif
#else
  #define RTE_SW_PATCH_VERSION 1
#endif

#ifdef RTE_AR_RELEASE_MAJOR_VERSION
  #if (RTE_AR_RELEASE_MAJOR_VERSION != 4)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Release Major Version"
  #endif
#else
  #define RTE_AR_RELEASE_MAJOR_VERSION 4
#endif

#ifdef RTE_AR_RELEASE_MINOR_VERSION
  #if (RTE_AR_RELEASE_MINOR_VERSION != 0)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Release Minor Version"
  #endif
#else
  #define RTE_AR_RELEASE_MINOR_VERSION 0
#endif

#ifdef RTE_AR_RELEASE_REVISION_VERSION
  #if (RTE_AR_RELEASE_REVISION_VERSION != 3)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Release Revision Version"
  #endif
#else
  #define RTE_AR_RELEASE_REVISION_VERSION 3
#endif

/*******************************************************************************
** Init Macro
*******************************************************************************/

/******************************************************************************
** Type Definitions for Rte API                                               **
*******************************************************************************/

/*******************************************************************************
** Global Variables                                                           **
*******************************************************************************/

/*******************************************************************************
** Global Variables for Per Instance Memory                                   **
*******************************************************************************/

/*******************************************************************************
** Invalid Value Const Variables                                              **
*******************************************************************************/

/*******************************************************************************
** Macros for Direct API functions defined in PDS                             **
*******************************************************************************/

/*******************************************************************************
** Macros for InDirect(port oriented) API functions defined in PDS            **
*******************************************************************************/

/*******************************************************************************
** Type Definitions for port handles of PDS                                   **
*******************************************************************************/

/*******************************************************************************
** Type Definitions for component instance handles                            **
*******************************************************************************/
/*
  polyspace:begin<MISRA-C:5.7:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #3724)
*/
struct Rte_CDS_App_CAN_RX
{
  VAR(uint8, RTE_DATA) _dummy;
};

/*
  polyspace:end<MISRA-C:5.7:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #3724)
*/
/*******************************************************************************
** Component instance handles                                                 **
*******************************************************************************/
#define RTE_START_SEC_CONST_UNSPECIFIED
#include "MemMap.h"
extern const struct Rte_CDS_App_CAN_RX Rte_Inst_App_CAN_RX;
#define RTE_STOP_SEC_CONST_UNSPECIFIED
#include "MemMap.h"

/*******************************************************************************
** Global Variables for Component Instance Handle                             **
*******************************************************************************/

/*******************************************************************************
** Type Definitions for component instance handles                            **
*******************************************************************************/

/*******************************************************************************
** Type Definitions for PerInstanceMemory (Exists only for multiple instances)**
*******************************************************************************/

/*******************************************************************************
** Macros for Direct API functions                                            **
*******************************************************************************/

/*******************************************************************************
** Macros for Exclusive Areas                                                 **
*******************************************************************************/

/*******************************************************************************
** Macros for ApplicationError in Client Server                               **
*******************************************************************************/

/*******************************************************************************
** Prototypes for Rte API                                                     **
*******************************************************************************/
#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_App_CAN_RX_R_CS_Mode_ApplicationInit(
	/* polyspace<MISRA2012:D4.5:Not a defect:Justify with annotations> User defines parameter name */
	OUT P2VAR(uint8, AUTOMATIC, RTE_APPL_DATA) AppInit);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_App_CAN_RX_R_CS_Mode_ModeInit(
	/* polyspace<MISRA2012:D4.5:Not a defect:Justify with annotations> User defines parameter name */
	OUT P2VAR(uint8, AUTOMATIC, RTE_APPL_DATA) BswInit);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_App_CAN_RX_R_CS_Mode_NvMInit(
	/* polyspace<MISRA2012:D4.5:Not a defect:Justify with annotations> User defines parameter name */
	IN uint8 NvMInit);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE)
/* polyspace<MISRA2012:2.7:Not a defect:Justify with annotations> AUTOSAR Standard sws_rte_01071 */
Rte_Write_App_CAN_RX_P_CAN_RX_CAN_RX_STR(IN P2CONST(IDT_CAN_RX_STR, AUTOMATIC, RTE_APPL_DATA) Data);

extern FUNC(Std_ReturnType, RTE_CODE)
Rte_Read_App_CAN_RX_R_ADC_ADC_STR(OUT P2VAR(IDT_ADC_STR, AUTOMATIC, RTE_APPL_DATA) Data);

extern FUNC(Std_ReturnType, RTE_CODE)
Rte_Read_App_CAN_RX_R_Mode_Mode_STR(OUT P2VAR(IDT_Mode_STR, AUTOMATIC, RTE_APPL_DATA) Data);

extern FUNC(Std_ReturnType, RTE_CODE)
Rte_Read_App_CAN_RX_R_NvM_NvM_STR(OUT P2VAR(IDT_NvM_STR, AUTOMATIC, RTE_APPL_DATA) Data);

extern FUNC(Std_ReturnType, RTE_CODE)
Rte_Read_App_CAN_RX_Gr_MsgGr_E2E_BCAN_PDC_FD_15_300ms_MsgGr_E2E_BCAN_PDC_FD_15_300ms(OUT P2VAR(MsgGr_E2E_BCAN_PDC_FD_15_300ms, AUTOMATIC, RTE_APPL_DATA) Data);

extern FUNC(Std_ReturnType, RTE_CODE)
Rte_Read_App_CAN_RX_R_WDT_WDT_STR(OUT P2VAR(IDT_WDT_STR, AUTOMATIC, RTE_APPL_DATA) Data);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_BDC_FD_02_200ms_BCM_SmkOptTyp(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_BDC_FD_05_200ms_Lamp_IntTailLmpOnReq(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_BDC_FD_SMK_02_200ms_LFAnt_SrchSta(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_CLU_01_20ms_CLU_AutoBrightSta(void);

extern FUNC(uint16, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_CLU_01_20ms_CLU_DisSpdVal_KPH(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_CLU_01_20ms_CLU_DtntOutSta(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_CLU_01_20ms_CLU_RhstaLvlSta(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_CLU_05_00ms_USM_StaRst1Req(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_CLU_09_00ms_USM_Wpc2SetReq(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_CLU_09_00ms_USM_WpcSetReq(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_CLU_20_200ms_CLU_ClusterUSM(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_EMS_02_10ms_ENG_EngSta(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_EMS_07_10ms_HEV_EngOpSta(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_HCU_03_10ms_HCU_HevRdySta(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_HU_GW_03_200ms_CF_AVN_ProfileIDRValue(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_HU_USM_01_00ms_CF_Gway_WPCNValueSet(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_HU_USM_02_00ms_CF_AVN_CluUSMReset(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_HU_USM_04_00ms_CF_Gway_WPC2_NValueSet(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_HU_USM_05_00ms_CF_Gway_WPCAnimationNvalueSet(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_IAU_FD_04_200ms_IAU_DigitalKey2Opt(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_IAU_FD_04_200ms_IAU_ProfileIDRVal(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_PDC_FD_03_200ms_Warn_AsstDrSwSta(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_PDC_FD_03_200ms_Warn_DrvDrSwSta(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_PDC_FD_03_200ms_Warn_RrLftDrSwSta(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_PDC_FD_03_200ms_Warn_RrRtDrSwSta(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_RWPC_FD_01_200ms_RWPC_IndSyncVal(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_SBCM_AST_FD_01_200ms_Warn_AsstDrSwSta_SBCM(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_SBCM_DRV_FD_01_200ms_Latch_TypeOption_DRV(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_SBCM_DRV_FD_01_200ms_Warn_DrvDrSwSta_SBCM(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_SBCM_RL_FD_01_200ms_Warn_RrLftDrSwSta_SBCM(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_SBCM_RR_FD_01_200ms_Warn_RrRtDrSwSta_SBCM(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_BCAN_VCU_01_10ms_VCU_EvDrvRdySta(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_LCAN_CCU_01_00ms_CCU_ForcedPowerOffReq(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_LCAN_IAU_FD_04_200ms_IAU_DKOwnerSwapOption(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_LCAN_IAU_FD_04_200ms_IAU_OwnerPhnRegRVal(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_LCAN_IAU_FD_05_200ms_IAU_SharedPhnRegStat(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_LCAN_L_BDC_FD_IAU_01_00ms_WPC2_NFC_Deselect_Cmd(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_LCAN_L_BDC_FD_IAU_01_00ms_WPC_NFC_Deselect_Cmd(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_LCAN_L_BDC_FD_IAU_10_200ms_BDC_TP_CAN_Sta(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_LCAN_L_BDC_FD_IAU_10_200ms_OPAdv_On_Cmd(void);

extern FUNC(uint8, RTE_CODE)
Rte_DRead_App_CAN_RX_LCAN_L_BDC_FD_IAU_10_200ms_WPC_Device_On_Cmd(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

/*******************************************************************************
** API Mapping                                                                **
*******************************************************************************/
#ifndef Rte_Write_P_CAN_RX_CAN_RX_STR
#define Rte_Write_P_CAN_RX_CAN_RX_STR \
  Rte_Write_App_CAN_RX_P_CAN_RX_CAN_RX_STR
#endif

#ifndef Rte_Read_R_ADC_ADC_STR
#define Rte_Read_R_ADC_ADC_STR \
  Rte_Read_App_CAN_RX_R_ADC_ADC_STR
#endif

#ifndef Rte_Read_R_Mode_Mode_STR
#define Rte_Read_R_Mode_Mode_STR \
  Rte_Read_App_CAN_RX_R_Mode_Mode_STR
#endif

#ifndef Rte_Read_R_NvM_NvM_STR
#define Rte_Read_R_NvM_NvM_STR \
  Rte_Read_App_CAN_RX_R_NvM_NvM_STR
#endif

#ifndef Rte_Read_Gr_MsgGr_E2E_BCAN_PDC_FD_15_300ms_MsgGr_E2E_BCAN_PDC_FD_15_300ms
#define Rte_Read_Gr_MsgGr_E2E_BCAN_PDC_FD_15_300ms_MsgGr_E2E_BCAN_PDC_FD_15_300ms \
  Rte_Read_App_CAN_RX_Gr_MsgGr_E2E_BCAN_PDC_FD_15_300ms_MsgGr_E2E_BCAN_PDC_FD_15_300ms
#endif

#ifndef Rte_Read_R_WDT_WDT_STR
#define Rte_Read_R_WDT_WDT_STR \
  Rte_Read_App_CAN_RX_R_WDT_WDT_STR
#endif

#ifndef Rte_DRead_BCAN_BDC_FD_02_200ms_BCM_SmkOptTyp
#define Rte_DRead_BCAN_BDC_FD_02_200ms_BCM_SmkOptTyp \
  Rte_DRead_App_CAN_RX_BCAN_BDC_FD_02_200ms_BCM_SmkOptTyp
#endif

#ifndef Rte_DRead_BCAN_BDC_FD_05_200ms_Lamp_IntTailLmpOnReq
#define Rte_DRead_BCAN_BDC_FD_05_200ms_Lamp_IntTailLmpOnReq \
  Rte_DRead_App_CAN_RX_BCAN_BDC_FD_05_200ms_Lamp_IntTailLmpOnReq
#endif

#ifndef Rte_DRead_BCAN_BDC_FD_SMK_02_200ms_LFAnt_SrchSta
#define Rte_DRead_BCAN_BDC_FD_SMK_02_200ms_LFAnt_SrchSta \
  Rte_DRead_App_CAN_RX_BCAN_BDC_FD_SMK_02_200ms_LFAnt_SrchSta
#endif

#ifndef Rte_DRead_BCAN_CLU_01_20ms_CLU_AutoBrightSta
#define Rte_DRead_BCAN_CLU_01_20ms_CLU_AutoBrightSta \
  Rte_DRead_App_CAN_RX_BCAN_CLU_01_20ms_CLU_AutoBrightSta
#endif

#ifndef Rte_DRead_BCAN_CLU_01_20ms_CLU_DisSpdVal_KPH
#define Rte_DRead_BCAN_CLU_01_20ms_CLU_DisSpdVal_KPH \
  Rte_DRead_App_CAN_RX_BCAN_CLU_01_20ms_CLU_DisSpdVal_KPH
#endif

#ifndef Rte_DRead_BCAN_CLU_01_20ms_CLU_DtntOutSta
#define Rte_DRead_BCAN_CLU_01_20ms_CLU_DtntOutSta \
  Rte_DRead_App_CAN_RX_BCAN_CLU_01_20ms_CLU_DtntOutSta
#endif

#ifndef Rte_DRead_BCAN_CLU_01_20ms_CLU_RhstaLvlSta
#define Rte_DRead_BCAN_CLU_01_20ms_CLU_RhstaLvlSta \
  Rte_DRead_App_CAN_RX_BCAN_CLU_01_20ms_CLU_RhstaLvlSta
#endif

#ifndef Rte_DRead_BCAN_CLU_05_00ms_USM_StaRst1Req
#define Rte_DRead_BCAN_CLU_05_00ms_USM_StaRst1Req \
  Rte_DRead_App_CAN_RX_BCAN_CLU_05_00ms_USM_StaRst1Req
#endif

#ifndef Rte_DRead_BCAN_CLU_09_00ms_USM_Wpc2SetReq
#define Rte_DRead_BCAN_CLU_09_00ms_USM_Wpc2SetReq \
  Rte_DRead_App_CAN_RX_BCAN_CLU_09_00ms_USM_Wpc2SetReq
#endif

#ifndef Rte_DRead_BCAN_CLU_09_00ms_USM_WpcSetReq
#define Rte_DRead_BCAN_CLU_09_00ms_USM_WpcSetReq \
  Rte_DRead_App_CAN_RX_BCAN_CLU_09_00ms_USM_WpcSetReq
#endif

#ifndef Rte_DRead_BCAN_CLU_20_200ms_CLU_ClusterUSM
#define Rte_DRead_BCAN_CLU_20_200ms_CLU_ClusterUSM \
  Rte_DRead_App_CAN_RX_BCAN_CLU_20_200ms_CLU_ClusterUSM
#endif

#ifndef Rte_DRead_BCAN_EMS_02_10ms_ENG_EngSta
#define Rte_DRead_BCAN_EMS_02_10ms_ENG_EngSta \
  Rte_DRead_App_CAN_RX_BCAN_EMS_02_10ms_ENG_EngSta
#endif

#ifndef Rte_DRead_BCAN_EMS_07_10ms_HEV_EngOpSta
#define Rte_DRead_BCAN_EMS_07_10ms_HEV_EngOpSta \
  Rte_DRead_App_CAN_RX_BCAN_EMS_07_10ms_HEV_EngOpSta
#endif

#ifndef Rte_DRead_BCAN_HCU_03_10ms_HCU_HevRdySta
#define Rte_DRead_BCAN_HCU_03_10ms_HCU_HevRdySta \
  Rte_DRead_App_CAN_RX_BCAN_HCU_03_10ms_HCU_HevRdySta
#endif

#ifndef Rte_DRead_BCAN_HU_GW_03_200ms_CF_AVN_ProfileIDRValue
#define Rte_DRead_BCAN_HU_GW_03_200ms_CF_AVN_ProfileIDRValue \
  Rte_DRead_App_CAN_RX_BCAN_HU_GW_03_200ms_CF_AVN_ProfileIDRValue
#endif

#ifndef Rte_DRead_BCAN_HU_USM_01_00ms_CF_Gway_WPCNValueSet
#define Rte_DRead_BCAN_HU_USM_01_00ms_CF_Gway_WPCNValueSet \
  Rte_DRead_App_CAN_RX_BCAN_HU_USM_01_00ms_CF_Gway_WPCNValueSet
#endif

#ifndef Rte_DRead_BCAN_HU_USM_02_00ms_CF_AVN_CluUSMReset
#define Rte_DRead_BCAN_HU_USM_02_00ms_CF_AVN_CluUSMReset \
  Rte_DRead_App_CAN_RX_BCAN_HU_USM_02_00ms_CF_AVN_CluUSMReset
#endif

#ifndef Rte_DRead_BCAN_HU_USM_04_00ms_CF_Gway_WPC2_NValueSet
#define Rte_DRead_BCAN_HU_USM_04_00ms_CF_Gway_WPC2_NValueSet \
  Rte_DRead_App_CAN_RX_BCAN_HU_USM_04_00ms_CF_Gway_WPC2_NValueSet
#endif

#ifndef Rte_DRead_BCAN_HU_USM_05_00ms_CF_Gway_WPCAnimationNvalueSet
#define Rte_DRead_BCAN_HU_USM_05_00ms_CF_Gway_WPCAnimationNvalueSet \
  Rte_DRead_App_CAN_RX_BCAN_HU_USM_05_00ms_CF_Gway_WPCAnimationNvalueSet
#endif

#ifndef Rte_DRead_BCAN_IAU_FD_04_200ms_IAU_DigitalKey2Opt
#define Rte_DRead_BCAN_IAU_FD_04_200ms_IAU_DigitalKey2Opt \
  Rte_DRead_App_CAN_RX_BCAN_IAU_FD_04_200ms_IAU_DigitalKey2Opt
#endif

#ifndef Rte_DRead_BCAN_IAU_FD_04_200ms_IAU_ProfileIDRVal
#define Rte_DRead_BCAN_IAU_FD_04_200ms_IAU_ProfileIDRVal \
  Rte_DRead_App_CAN_RX_BCAN_IAU_FD_04_200ms_IAU_ProfileIDRVal
#endif

#ifndef Rte_DRead_BCAN_PDC_FD_03_200ms_Warn_AsstDrSwSta
#define Rte_DRead_BCAN_PDC_FD_03_200ms_Warn_AsstDrSwSta \
  Rte_DRead_App_CAN_RX_BCAN_PDC_FD_03_200ms_Warn_AsstDrSwSta
#endif

#ifndef Rte_DRead_BCAN_PDC_FD_03_200ms_Warn_DrvDrSwSta
#define Rte_DRead_BCAN_PDC_FD_03_200ms_Warn_DrvDrSwSta \
  Rte_DRead_App_CAN_RX_BCAN_PDC_FD_03_200ms_Warn_DrvDrSwSta
#endif

#ifndef Rte_DRead_BCAN_PDC_FD_03_200ms_Warn_RrLftDrSwSta
#define Rte_DRead_BCAN_PDC_FD_03_200ms_Warn_RrLftDrSwSta \
  Rte_DRead_App_CAN_RX_BCAN_PDC_FD_03_200ms_Warn_RrLftDrSwSta
#endif

#ifndef Rte_DRead_BCAN_PDC_FD_03_200ms_Warn_RrRtDrSwSta
#define Rte_DRead_BCAN_PDC_FD_03_200ms_Warn_RrRtDrSwSta \
  Rte_DRead_App_CAN_RX_BCAN_PDC_FD_03_200ms_Warn_RrRtDrSwSta
#endif

#ifndef Rte_DRead_BCAN_RWPC_FD_01_200ms_RWPC_IndSyncVal
#define Rte_DRead_BCAN_RWPC_FD_01_200ms_RWPC_IndSyncVal \
  Rte_DRead_App_CAN_RX_BCAN_RWPC_FD_01_200ms_RWPC_IndSyncVal
#endif

#ifndef Rte_DRead_BCAN_SBCM_AST_FD_01_200ms_Warn_AsstDrSwSta_SBCM
#define Rte_DRead_BCAN_SBCM_AST_FD_01_200ms_Warn_AsstDrSwSta_SBCM \
  Rte_DRead_App_CAN_RX_BCAN_SBCM_AST_FD_01_200ms_Warn_AsstDrSwSta_SBCM
#endif

#ifndef Rte_DRead_BCAN_SBCM_DRV_FD_01_200ms_Latch_TypeOption_DRV
#define Rte_DRead_BCAN_SBCM_DRV_FD_01_200ms_Latch_TypeOption_DRV \
  Rte_DRead_App_CAN_RX_BCAN_SBCM_DRV_FD_01_200ms_Latch_TypeOption_DRV
#endif

#ifndef Rte_DRead_BCAN_SBCM_DRV_FD_01_200ms_Warn_DrvDrSwSta_SBCM
#define Rte_DRead_BCAN_SBCM_DRV_FD_01_200ms_Warn_DrvDrSwSta_SBCM \
  Rte_DRead_App_CAN_RX_BCAN_SBCM_DRV_FD_01_200ms_Warn_DrvDrSwSta_SBCM
#endif

#ifndef Rte_DRead_BCAN_SBCM_RL_FD_01_200ms_Warn_RrLftDrSwSta_SBCM
#define Rte_DRead_BCAN_SBCM_RL_FD_01_200ms_Warn_RrLftDrSwSta_SBCM \
  Rte_DRead_App_CAN_RX_BCAN_SBCM_RL_FD_01_200ms_Warn_RrLftDrSwSta_SBCM
#endif

#ifndef Rte_DRead_BCAN_SBCM_RR_FD_01_200ms_Warn_RrRtDrSwSta_SBCM
#define Rte_DRead_BCAN_SBCM_RR_FD_01_200ms_Warn_RrRtDrSwSta_SBCM \
  Rte_DRead_App_CAN_RX_BCAN_SBCM_RR_FD_01_200ms_Warn_RrRtDrSwSta_SBCM
#endif

#ifndef Rte_DRead_BCAN_VCU_01_10ms_VCU_EvDrvRdySta
#define Rte_DRead_BCAN_VCU_01_10ms_VCU_EvDrvRdySta \
  Rte_DRead_App_CAN_RX_BCAN_VCU_01_10ms_VCU_EvDrvRdySta
#endif

#ifndef Rte_DRead_LCAN_CCU_01_00ms_CCU_ForcedPowerOffReq
#define Rte_DRead_LCAN_CCU_01_00ms_CCU_ForcedPowerOffReq \
  Rte_DRead_App_CAN_RX_LCAN_CCU_01_00ms_CCU_ForcedPowerOffReq
#endif

#ifndef Rte_DRead_LCAN_IAU_FD_04_200ms_IAU_DKOwnerSwapOption
#define Rte_DRead_LCAN_IAU_FD_04_200ms_IAU_DKOwnerSwapOption \
  Rte_DRead_App_CAN_RX_LCAN_IAU_FD_04_200ms_IAU_DKOwnerSwapOption
#endif

#ifndef Rte_DRead_LCAN_IAU_FD_04_200ms_IAU_OwnerPhnRegRVal
#define Rte_DRead_LCAN_IAU_FD_04_200ms_IAU_OwnerPhnRegRVal \
  Rte_DRead_App_CAN_RX_LCAN_IAU_FD_04_200ms_IAU_OwnerPhnRegRVal
#endif

#ifndef Rte_DRead_LCAN_IAU_FD_05_200ms_IAU_SharedPhnRegStat
#define Rte_DRead_LCAN_IAU_FD_05_200ms_IAU_SharedPhnRegStat \
  Rte_DRead_App_CAN_RX_LCAN_IAU_FD_05_200ms_IAU_SharedPhnRegStat
#endif

#ifndef Rte_DRead_LCAN_L_BDC_FD_IAU_01_00ms_WPC2_NFC_Deselect_Cmd
#define Rte_DRead_LCAN_L_BDC_FD_IAU_01_00ms_WPC2_NFC_Deselect_Cmd \
  Rte_DRead_App_CAN_RX_LCAN_L_BDC_FD_IAU_01_00ms_WPC2_NFC_Deselect_Cmd
#endif

#ifndef Rte_DRead_LCAN_L_BDC_FD_IAU_01_00ms_WPC_NFC_Deselect_Cmd
#define Rte_DRead_LCAN_L_BDC_FD_IAU_01_00ms_WPC_NFC_Deselect_Cmd \
  Rte_DRead_App_CAN_RX_LCAN_L_BDC_FD_IAU_01_00ms_WPC_NFC_Deselect_Cmd
#endif

#ifndef Rte_DRead_LCAN_L_BDC_FD_IAU_10_200ms_BDC_TP_CAN_Sta
#define Rte_DRead_LCAN_L_BDC_FD_IAU_10_200ms_BDC_TP_CAN_Sta \
  Rte_DRead_App_CAN_RX_LCAN_L_BDC_FD_IAU_10_200ms_BDC_TP_CAN_Sta
#endif

#ifndef Rte_DRead_LCAN_L_BDC_FD_IAU_10_200ms_OPAdv_On_Cmd
#define Rte_DRead_LCAN_L_BDC_FD_IAU_10_200ms_OPAdv_On_Cmd \
  Rte_DRead_App_CAN_RX_LCAN_L_BDC_FD_IAU_10_200ms_OPAdv_On_Cmd
#endif

#ifndef Rte_DRead_LCAN_L_BDC_FD_IAU_10_200ms_WPC_Device_On_Cmd
#define Rte_DRead_LCAN_L_BDC_FD_IAU_10_200ms_WPC_Device_On_Cmd \
  Rte_DRead_App_CAN_RX_LCAN_L_BDC_FD_IAU_10_200ms_WPC_Device_On_Cmd
#endif

#ifndef Rte_Call_R_CS_Mode_ApplicationInit
#define Rte_Call_R_CS_Mode_ApplicationInit Rte_Call_App_CAN_RX_R_CS_Mode_ApplicationInit
#endif

#ifndef Rte_Call_R_CS_Mode_ModeInit
#define Rte_Call_R_CS_Mode_ModeInit Rte_Call_App_CAN_RX_R_CS_Mode_ModeInit
#endif

#ifndef Rte_Call_R_CS_Mode_NvMInit
#define Rte_Call_R_CS_Mode_NvMInit Rte_Call_App_CAN_RX_R_CS_Mode_NvMInit
#endif

/*******************************************************************************
** Client Server Macro                                                        **
*******************************************************************************/

/*******************************************************************************
** Prototypes for Runnable entities                                           **
*******************************************************************************/
/*
  polyspace:begin<MISRA-C:8.8:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #1132)
*/

#define App_CAN_RX_START_SEC_CODE
#include "App_CAN_RX_MemMap.h"
FUNC(void, App_CAN_RX_CODE) CAN_RX_TE_Runnable(void);

FUNC(void, App_CAN_RX_CODE) DREE_DisSpdVal_KPH_Runnable(void);

FUNC(void, App_CAN_RX_CODE) DREE_HEV_EngOpSta_Runnable(void);

FUNC(void, App_CAN_RX_CODE) DREE_RhstaLvlSta_Runnable(void);

FUNC(void, App_CAN_RX_CODE) DRE_PDC_FD_15_300ms_Runnable(void);

#define App_CAN_RX_STOP_SEC_CODE
#include "App_CAN_RX_MemMap.h"

/*
  polyspace:end<MISRA-C:8.8:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #1132)
*/

/*******************************************************************************
** Runnables Mapping                                                          **
*******************************************************************************/
#ifndef RTE_RUNNABLE_CAN_RX_TE
#define RTE_RUNNABLE_CAN_RX_TE CAN_RX_TE_Runnable
#endif
#ifndef RTE_RUNNABLE_DREE_DisSpdVal_KPH
#define RTE_RUNNABLE_DREE_DisSpdVal_KPH DREE_DisSpdVal_KPH_Runnable
#endif
#ifndef RTE_RUNNABLE_DREE_HEV_EngOpSta
#define RTE_RUNNABLE_DREE_HEV_EngOpSta DREE_HEV_EngOpSta_Runnable
#endif
#ifndef RTE_RUNNABLE_DREE_RhstaLvlSta
#define RTE_RUNNABLE_DREE_RhstaLvlSta DREE_RhstaLvlSta_Runnable
#endif
#ifndef RTE_RUNNABLE_DRE_PDC_FD_15_300ms
#define RTE_RUNNABLE_DRE_PDC_FD_15_300ms DRE_PDC_FD_15_300ms_Runnable
#endif

/* COMPATIBLE WITH C and C++ languages */
#ifdef __cplusplus
 }
#endif

#endif

/*******************************************************************************
* PRE-JUSTIFICATION END SECTION (MISRA-C RULE CHECKER)
*******************************************************************************/
/*
  polyspace:end<MISRA-C:5.1:Not a defect:Justify with annotations> Number of character is depends on user configuration
  polyspace:end<MISRA-C:19.1:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Memory Mapping)
  polyspace:end<MISRA-C:19.4:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #1154, #6713)
  polyspace:end<MISRA-C:19.6:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Memory Mapping)
  polyspace:end<MISRA-C:19.7:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #1236)
*/

/*******************************************************************************
**                      End of File                                           **
*******************************************************************************/

