{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 13 10:05:05 2021 " "Info: Processing started: Sat Nov 13 10:05:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dizhifasheng -c dizhifasheng --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dizhifasheng -c dizhifasheng --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 8 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter1\[5\] register counter1\[1\] 214.45 MHz 4.663 ns Internal " "Info: Clock \"clk\" has Internal fmax of 214.45 MHz between source register \"counter1\[5\]\" and destination register \"counter1\[1\]\" (period= 4.663 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.399 ns + Longest register register " "Info: + Longest register to register delay is 4.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter1\[5\] 1 REG LCFF_X25_Y5_N15 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N15; Fanout = 8; REG Node = 'counter1\[5\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter1[5] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.370 ns) 1.067 ns process_0~18 2 COMB LCCOMB_X24_Y5_N0 1 " "Info: 2: + IC(0.697 ns) + CELL(0.370 ns) = 1.067 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 1; COMB Node = 'process_0~18'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { counter1[5] process_0~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.633 ns process_0~19 3 COMB LCCOMB_X24_Y5_N10 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.633 ns; Loc. = LCCOMB_X24_Y5_N10; Fanout = 1; COMB Node = 'process_0~19'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { process_0~18 process_0~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.370 ns) 2.671 ns counter1~71 4 COMB LCCOMB_X24_Y5_N20 2 " "Info: 4: + IC(0.668 ns) + CELL(0.370 ns) = 2.671 ns; Loc. = LCCOMB_X24_Y5_N20; Fanout = 2; COMB Node = 'counter1~71'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { process_0~19 counter1~71 } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 3.435 ns counter1~80 5 COMB LCCOMB_X24_Y5_N14 9 " "Info: 5: + IC(0.394 ns) + CELL(0.370 ns) = 3.435 ns; Loc. = LCCOMB_X24_Y5_N14; Fanout = 9; COMB Node = 'counter1~80'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { counter1~71 counter1~80 } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.206 ns) 4.291 ns counter1~81 6 COMB LCCOMB_X24_Y5_N16 1 " "Info: 6: + IC(0.650 ns) + CELL(0.206 ns) = 4.291 ns; Loc. = LCCOMB_X24_Y5_N16; Fanout = 1; COMB Node = 'counter1~81'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { counter1~80 counter1~81 } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.399 ns counter1\[1\] 7 REG LCFF_X24_Y5_N17 7 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.399 ns; Loc. = LCFF_X24_Y5_N17; Fanout = 7; REG Node = 'counter1\[1\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter1~81 counter1[1] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 37.05 % ) " "Info: Total cell delay = 1.630 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.769 ns ( 62.95 % ) " "Info: Total interconnect delay = 2.769 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.399 ns" { counter1[5] process_0~18 process_0~19 counter1~71 counter1~80 counter1~81 counter1[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.399 ns" { counter1[5] {} process_0~18 {} process_0~19 {} counter1~71 {} counter1~80 {} counter1~81 {} counter1[1] {} } { 0.000ns 0.697ns 0.360ns 0.668ns 0.394ns 0.650ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.370ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.748 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 10 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns counter1\[1\] 3 REG LCFF_X24_Y5_N17 7 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X24_Y5_N17; Fanout = 7; REG Node = 'counter1\[1\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk~clkctrl counter1[1] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter1[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter1[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.748 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 10 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns counter1\[5\] 3 REG LCFF_X25_Y5_N15 8 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X25_Y5_N15; Fanout = 8; REG Node = 'counter1\[5\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk~clkctrl counter1[5] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter1[5] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter1[5] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter1[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter1[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter1[5] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter1[5] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.399 ns" { counter1[5] process_0~18 process_0~19 counter1~71 counter1~80 counter1~81 counter1[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.399 ns" { counter1[5] {} process_0~18 {} process_0~19 {} counter1~71 {} counter1~80 {} counter1~81 {} counter1[1] {} } { 0.000ns 0.697ns 0.360ns 0.668ns 0.394ns 0.650ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.370ns 0.370ns 0.206ns 0.108ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter1[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter1[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter1[5] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter1[5] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter1\[1\] a\[3\] clk 10.318 ns register " "Info: tsu for register \"counter1\[1\]\" (data pin = \"a\[3\]\", clock pin = \"clk\") is 10.318 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.106 ns + Longest pin register " "Info: + Longest pin to register delay is 13.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns a\[3\] 1 PIN PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'a\[3\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.091 ns) + CELL(0.647 ns) 8.682 ns process_0~15 2 COMB LCCOMB_X13_Y7_N24 1 " "Info: 2: + IC(7.091 ns) + CELL(0.647 ns) = 8.682 ns; Loc. = LCCOMB_X13_Y7_N24; Fanout = 1; COMB Node = 'process_0~15'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.738 ns" { a[3] process_0~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.072 ns) + CELL(0.624 ns) 11.378 ns counter1~71 3 COMB LCCOMB_X24_Y5_N20 2 " "Info: 3: + IC(2.072 ns) + CELL(0.624 ns) = 11.378 ns; Loc. = LCCOMB_X24_Y5_N20; Fanout = 2; COMB Node = 'counter1~71'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { process_0~15 counter1~71 } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 12.142 ns counter1~80 4 COMB LCCOMB_X24_Y5_N14 9 " "Info: 4: + IC(0.394 ns) + CELL(0.370 ns) = 12.142 ns; Loc. = LCCOMB_X24_Y5_N14; Fanout = 9; COMB Node = 'counter1~80'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { counter1~71 counter1~80 } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.206 ns) 12.998 ns counter1~81 5 COMB LCCOMB_X24_Y5_N16 1 " "Info: 5: + IC(0.650 ns) + CELL(0.206 ns) = 12.998 ns; Loc. = LCCOMB_X24_Y5_N16; Fanout = 1; COMB Node = 'counter1~81'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { counter1~80 counter1~81 } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.106 ns counter1\[1\] 6 REG LCFF_X24_Y5_N17 7 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 13.106 ns; Loc. = LCFF_X24_Y5_N17; Fanout = 7; REG Node = 'counter1\[1\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter1~81 counter1[1] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.899 ns ( 22.12 % ) " "Info: Total cell delay = 2.899 ns ( 22.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.207 ns ( 77.88 % ) " "Info: Total interconnect delay = 10.207 ns ( 77.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.106 ns" { a[3] process_0~15 counter1~71 counter1~80 counter1~81 counter1[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "13.106 ns" { a[3] {} a[3]~combout {} process_0~15 {} counter1~71 {} counter1~80 {} counter1~81 {} counter1[1] {} } { 0.000ns 0.000ns 7.091ns 2.072ns 0.394ns 0.650ns 0.000ns } { 0.000ns 0.944ns 0.647ns 0.624ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.748 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 10 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns counter1\[1\] 3 REG LCFF_X24_Y5_N17 7 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X24_Y5_N17; Fanout = 7; REG Node = 'counter1\[1\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk~clkctrl counter1[1] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter1[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter1[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.106 ns" { a[3] process_0~15 counter1~71 counter1~80 counter1~81 counter1[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "13.106 ns" { a[3] {} a[3]~combout {} process_0~15 {} counter1~71 {} counter1~80 {} counter1~81 {} counter1[1] {} } { 0.000ns 0.000ns 7.091ns 2.072ns 0.394ns 0.650ns 0.000ns } { 0.000ns 0.944ns 0.647ns 0.624ns 0.370ns 0.206ns 0.108ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter1[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter1[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[4\] counter1\[0\] 13.594 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[4\]\" through register \"counter1\[0\]\" is 13.594 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.748 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 10 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns counter1\[0\] 3 REG LCFF_X25_Y5_N3 8 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X25_Y5_N3; Fanout = 8; REG Node = 'counter1\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk~clkctrl counter1[0] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter1[0] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.542 ns + Longest register pin " "Info: + Longest register to pin delay is 10.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter1\[0\] 1 REG LCFF_X25_Y5_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N3; Fanout = 8; REG Node = 'counter1\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter1[0] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.719 ns) + CELL(0.621 ns) 3.340 ns Add1~1 2 COMB LCCOMB_X14_Y3_N4 2 " "Info: 2: + IC(2.719 ns) + CELL(0.621 ns) = 3.340 ns; Loc. = LCCOMB_X14_Y3_N4; Fanout = 2; COMB Node = 'Add1~1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.340 ns" { counter1[0] Add1~1 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.426 ns Add1~3 3 COMB LCCOMB_X14_Y3_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 3.426 ns; Loc. = LCCOMB_X14_Y3_N6; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~1 Add1~3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.512 ns Add1~5 4 COMB LCCOMB_X14_Y3_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.512 ns; Loc. = LCCOMB_X14_Y3_N8; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~3 Add1~5 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.598 ns Add1~7 5 COMB LCCOMB_X14_Y3_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.598 ns; Loc. = LCCOMB_X14_Y3_N10; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~5 Add1~7 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.104 ns Add1~8 6 COMB LCCOMB_X14_Y3_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 4.104 ns; Loc. = LCCOMB_X14_Y3_N12; Fanout = 1; COMB Node = 'Add1~8'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add1~7 Add1~8 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.372 ns) + CELL(3.066 ns) 10.542 ns q\[4\] 7 PIN PIN_4 0 " "Info: 7: + IC(3.372 ns) + CELL(3.066 ns) = 10.542 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'q\[4\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.438 ns" { Add1~8 q[4] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.451 ns ( 42.22 % ) " "Info: Total cell delay = 4.451 ns ( 42.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.091 ns ( 57.78 % ) " "Info: Total interconnect delay = 6.091 ns ( 57.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.542 ns" { counter1[0] Add1~1 Add1~3 Add1~5 Add1~7 Add1~8 q[4] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.542 ns" { counter1[0] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~8 {} q[4] {} } { 0.000ns 2.719ns 0.000ns 0.000ns 0.000ns 0.000ns 3.372ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter1[0] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.542 ns" { counter1[0] Add1~1 Add1~3 Add1~5 Add1~7 Add1~8 q[4] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "10.542 ns" { counter1[0] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~8 {} q[4] {} } { 0.000ns 2.719ns 0.000ns 0.000ns 0.000ns 0.000ns 3.372ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "add\[0\] q\[4\] 18.080 ns Longest " "Info: Longest tpd from source pin \"add\[0\]\" to destination pin \"q\[4\]\" is 18.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns add\[0\] 1 PIN PIN_57 8 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 8; PIN Node = 'add\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { add[0] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.833 ns) + CELL(0.319 ns) 8.086 ns counter\[8\]~10 2 COMB LCCOMB_X25_Y5_N24 4 " "Info: 2: + IC(6.833 ns) + CELL(0.319 ns) = 8.086 ns; Loc. = LCCOMB_X25_Y5_N24; Fanout = 4; COMB Node = 'counter\[8\]~10'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.152 ns" { add[0] counter[8]~10 } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.196 ns) + CELL(0.596 ns) 10.878 ns Add1~1 3 COMB LCCOMB_X14_Y3_N4 2 " "Info: 3: + IC(2.196 ns) + CELL(0.596 ns) = 10.878 ns; Loc. = LCCOMB_X14_Y3_N4; Fanout = 2; COMB Node = 'Add1~1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.792 ns" { counter[8]~10 Add1~1 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.964 ns Add1~3 4 COMB LCCOMB_X14_Y3_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 10.964 ns; Loc. = LCCOMB_X14_Y3_N6; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~1 Add1~3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.050 ns Add1~5 5 COMB LCCOMB_X14_Y3_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 11.050 ns; Loc. = LCCOMB_X14_Y3_N8; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~3 Add1~5 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.136 ns Add1~7 6 COMB LCCOMB_X14_Y3_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 11.136 ns; Loc. = LCCOMB_X14_Y3_N10; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~5 Add1~7 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.642 ns Add1~8 7 COMB LCCOMB_X14_Y3_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 11.642 ns; Loc. = LCCOMB_X14_Y3_N12; Fanout = 1; COMB Node = 'Add1~8'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add1~7 Add1~8 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.372 ns) + CELL(3.066 ns) 18.080 ns q\[4\] 8 PIN PIN_4 0 " "Info: 8: + IC(3.372 ns) + CELL(3.066 ns) = 18.080 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'q\[4\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.438 ns" { Add1~8 q[4] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.679 ns ( 31.41 % ) " "Info: Total cell delay = 5.679 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.401 ns ( 68.59 % ) " "Info: Total interconnect delay = 12.401 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "18.080 ns" { add[0] counter[8]~10 Add1~1 Add1~3 Add1~5 Add1~7 Add1~8 q[4] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "18.080 ns" { add[0] {} add[0]~combout {} counter[8]~10 {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~8 {} q[4] {} } { 0.000ns 0.000ns 6.833ns 2.196ns 0.000ns 0.000ns 0.000ns 0.000ns 3.372ns } { 0.000ns 0.934ns 0.319ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 3.066ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter1\[0\] e clk -2.859 ns register " "Info: th for register \"counter1\[0\]\" (data pin = \"e\", clock pin = \"clk\") is -2.859 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.748 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 10 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns counter1\[0\] 3 REG LCFF_X25_Y5_N3 8 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X25_Y5_N3; Fanout = 8; REG Node = 'counter1\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk~clkctrl counter1[0] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter1[0] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.913 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns e 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'e'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.206 ns) 2.677 ns counter1~70 2 COMB LCCOMB_X24_Y3_N0 1 " "Info: 2: + IC(1.361 ns) + CELL(0.206 ns) = 2.677 ns; Loc. = LCCOMB_X24_Y3_N0; Fanout = 1; COMB Node = 'counter1~70'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { e counter1~70 } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.650 ns) 4.448 ns counter1~71 3 COMB LCCOMB_X24_Y5_N20 2 " "Info: 3: + IC(1.121 ns) + CELL(0.650 ns) = 4.448 ns; Loc. = LCCOMB_X24_Y5_N20; Fanout = 2; COMB Node = 'counter1~71'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { counter1~70 counter1~71 } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.647 ns) 5.805 ns counter1~72 4 COMB LCCOMB_X25_Y5_N2 1 " "Info: 4: + IC(0.710 ns) + CELL(0.647 ns) = 5.805 ns; Loc. = LCCOMB_X25_Y5_N2; Fanout = 1; COMB Node = 'counter1~72'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { counter1~71 counter1~72 } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.913 ns counter1\[0\] 5 REG LCFF_X25_Y5_N3 8 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 5.913 ns; Loc. = LCFF_X25_Y5_N3; Fanout = 8; REG Node = 'counter1\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter1~72 counter1[0] } "NODE_NAME" } } { "dizhifasheng.vhd" "" { Text "E:/quartus ii 9.0/LK1113/dizhifasheng.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.721 ns ( 46.02 % ) " "Info: Total cell delay = 2.721 ns ( 46.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.192 ns ( 53.98 % ) " "Info: Total interconnect delay = 3.192 ns ( 53.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { e counter1~70 counter1~71 counter1~72 counter1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "5.913 ns" { e {} e~combout {} counter1~70 {} counter1~71 {} counter1~72 {} counter1[0] {} } { 0.000ns 0.000ns 1.361ns 1.121ns 0.710ns 0.000ns } { 0.000ns 1.110ns 0.206ns 0.650ns 0.647ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter1[0] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { e counter1~70 counter1~71 counter1~72 counter1[0] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "5.913 ns" { e {} e~combout {} counter1~70 {} counter1~71 {} counter1~72 {} counter1[0] {} } { 0.000ns 0.000ns 1.361ns 1.121ns 0.710ns 0.000ns } { 0.000ns 1.110ns 0.206ns 0.650ns 0.647ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 13 10:05:05 2021 " "Info: Processing ended: Sat Nov 13 10:05:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
