<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt; Struct Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.5</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_7dcafdaf4eb151c4d90bf10250a1fd09.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt; Struct Template Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Is to describe the shared local memory surface for scattering store.  
 <a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="payload__xe_8hpp_source.html">payload_xe.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a88892c9031078c9a8b659f3737029ebe"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a> = dtype_</td></tr>
<tr class="separator:a88892c9031078c9a8b659f3737029ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa37ae6c35957b39983a904137f6daee6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#aa37ae6c35957b39983a904137f6daee6">tile_desc</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;</td></tr>
<tr class="separator:aa37ae6c35957b39983a904137f6daee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a99cd74f501e09b3f5d057dee73750"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">store_dtype</a> = uint32_t</td></tr>
<tr class="separator:a52a99cd74f501e09b3f5d057dee73750"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a556caee700052a75964f03551abf028f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a556caee700052a75964f03551abf028f">mem_payload_t</a> (<a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a3a0e3090b174de8de27a4d8890d572d1">memory_layout</a>, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a213e8a7c4ebf63ef6a8990cd693503ba">memory_space</a> &gt; mem_tdesc)</td></tr>
<tr class="separator:a556caee700052a75964f03551abf028f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cf5bbdf0a98c691503f4b3d0b212745"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a3cf5bbdf0a98c691503f4b3d0b212745">mem_payload_t</a> (uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</td></tr>
<tr class="separator:a3cf5bbdf0a98c691503f4b3d0b212745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4942ab21c92f9a293a26c074196f195"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ae4942ab21c92f9a293a26c074196f195">init</a> (uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</td></tr>
<tr class="separator:ae4942ab21c92f9a293a26c074196f195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33aab586729910e09efa641368948c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad33aab586729910e09efa641368948c0">init</a> (<a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a3a0e3090b174de8de27a4d8890d572d1">memory_layout</a>, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a213e8a7c4ebf63ef6a8990cd693503ba">memory_space</a> &gt; mem_tdesc)</td></tr>
<tr class="separator:ad33aab586729910e09efa641368948c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac853d2ca275a6bcab0112d77d8c0992c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ac853d2ca275a6bcab0112d77d8c0992c">mem_payload_t</a> (const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs)</td></tr>
<tr class="separator:ac853d2ca275a6bcab0112d77d8c0992c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade180bcc5bcd6cb25f5a60034b278fc0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ade180bcc5bcd6cb25f5a60034b278fc0">mem_payload_t</a> ()=default</td></tr>
<tr class="separator:ade180bcc5bcd6cb25f5a60034b278fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ab17f08bce7d06e3377850d4922c4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ae8ab17f08bce7d06e3377850d4922c4f">operator=</a> (const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs)</td></tr>
<tr class="separator:ae8ab17f08bce7d06e3377850d4922c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac855fc6cba92c8ec9e9d82525c63e483"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628">tdesc_update_dir</a> update_dir = tdesc_update_dir::x_dir&gt; </td></tr>
<tr class="memitem:ac855fc6cba92c8ec9e9d82525c63e483"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ac855fc6cba92c8ec9e9d82525c63e483">update_tdesc</a> (int offset)</td></tr>
<tr class="separator:ac855fc6cba92c8ec9e9d82525c63e483"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a91c7b9e0ab9bf2e1b1e03796a816772c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#acee63f53f72711e7a7c05e46dc99918a">num_channel</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a91c7b9e0ab9bf2e1b1e03796a816772c">address</a></td></tr>
<tr class="separator:a91c7b9e0ab9bf2e1b1e03796a816772c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e8e879b837089af8e8f5f4dddbe75a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ac7e8e879b837089af8e8f5f4dddbe75a">pitch_in_bytes</a></td></tr>
<tr class="separator:ac7e8e879b837089af8e8f5f4dddbe75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a896759ed37dc70ca995ce626fe1bb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a47a896759ed37dc70ca995ce626fe1bb">cyclic_count</a></td></tr>
<tr class="separator:a47a896759ed37dc70ca995ce626fe1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeea67786435eeec81d45d92c2a143072"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#aeea67786435eeec81d45d92c2a143072">wg_width_in_bytes</a></td></tr>
<tr class="separator:aeea67786435eeec81d45d92c2a143072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d871f6d493b04269d263447c9e08c2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad1d871f6d493b04269d263447c9e08c2">wg_height_in_elems</a></td></tr>
<tr class="separator:ad1d871f6d493b04269d263447c9e08c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a213e8a7c4ebf63ef6a8990cd693503ba"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a213e8a7c4ebf63ef6a8990cd693503ba">memory_space</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a></td></tr>
<tr class="separator:a213e8a7c4ebf63ef6a8990cd693503ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a0e3090b174de8de27a4d8890d572d1"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a3a0e3090b174de8de27a4d8890d572d1">memory_layout</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td></tr>
<tr class="separator:a3a0e3090b174de8de27a4d8890d572d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad80efc2d3636086e4dc1afd15a78841"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#aad80efc2d3636086e4dc1afd15a78841">message_type</a> = <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a></td></tr>
<tr class="separator:aad80efc2d3636086e4dc1afd15a78841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab51ae68d4e50c1ea2bf5a7bd242d08"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#afab51ae68d4e50c1ea2bf5a7bd242d08">arch_tag</a> = arch_tag_</td></tr>
<tr class="separator:afab51ae68d4e50c1ea2bf5a7bd242d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99c9ad7b0cee83fd1261e353218522a"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad99c9ad7b0cee83fd1261e353218522a">tile_bytes</a> = tile_size_x * tile_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>)</td></tr>
<tr class="separator:ad99c9ad7b0cee83fd1261e353218522a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96db9061a07ec2f7c8ae0393ea89e0dd"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a96db9061a07ec2f7c8ae0393ea89e0dd">block_bytes</a> = block_size_x * block_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>)</td></tr>
<tr class="separator:a96db9061a07ec2f7c8ae0393ea89e0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0469e737226dcd85f96fa26c36f86b70"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a0469e737226dcd85f96fa26c36f86b70">vnni_scale_factor</a> = sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">store_dtype</a>) / sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>)</td></tr>
<tr class="separator:a0469e737226dcd85f96fa26c36f86b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f9c0bbae010babfbcd068ee7309f28"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a24f9c0bbae010babfbcd068ee7309f28">is_simd16_vec</a> = (block_size_x == 16) &amp;&amp; ((tile_size_y &amp; (tile_size_y - 1)) == 0)</td></tr>
<tr class="separator:a24f9c0bbae010babfbcd068ee7309f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8280d295ab7f3f30730dd20dbde0059"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad8280d295ab7f3f30730dd20dbde0059">num_vector_size</a></td></tr>
<tr class="separator:ad8280d295ab7f3f30730dd20dbde0059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94e93b9388e85d0d0299d04ec624bc3"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ac94e93b9388e85d0d0299d04ec624bc3">min_store_bytes</a> = 16 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">store_dtype</a>)</td></tr>
<tr class="separator:ac94e93b9388e85d0d0299d04ec624bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a1c2bccbf3c319e88a5a36fca324eda"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a2a1c2bccbf3c319e88a5a36fca324eda">max_store_bytes</a> = 32 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">store_dtype</a>)</td></tr>
<tr class="separator:a2a1c2bccbf3c319e88a5a36fca324eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee63f53f72711e7a7c05e46dc99918a"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#acee63f53f72711e7a7c05e46dc99918a">num_channel</a></td></tr>
<tr class="separator:acee63f53f72711e7a7c05e46dc99918a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c4ef4968bf4e8aa28f7e293fdb482d"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a22c4ef4968bf4e8aa28f7e293fdb482d">num_channel_x</a> = block_size_x</td></tr>
<tr class="separator:a22c4ef4968bf4e8aa28f7e293fdb482d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a874eeca4ebb5eb8f73f523061429a865"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a874eeca4ebb5eb8f73f523061429a865">num_channel_y</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a24f9c0bbae010babfbcd068ee7309f28">is_simd16_vec</a> ? 1 : <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#acee63f53f72711e7a7c05e46dc99918a">num_channel</a> / <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a22c4ef4968bf4e8aa28f7e293fdb482d">num_channel_x</a></td></tr>
<tr class="separator:a874eeca4ebb5eb8f73f523061429a865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d086bf2bb4be9dc34e3567621a54ef"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a12d086bf2bb4be9dc34e3567621a54ef">store_elems</a></td></tr>
<tr class="separator:a12d086bf2bb4be9dc34e3567621a54ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><div class="compoundTemplParams">template&lt;typename dtype_, uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt;<br />
struct gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</div><p>Is to describe the shared local memory surface for scattering store. </p>
<ol type="1">
<li>data located in shared local memory 2. tile will be stored in scatter mode</li>
<li>data in register file is vnni packed and col majored. <dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">dtype</td><td>Is the data type </td></tr>
    <tr><td class="paramname">tile_desc_</td><td>Is the tile descriptor </td></tr>
    <tr><td class="paramname">mem_layout_</td><td>Is the memory layout </td></tr>
  </table>
  </dd>
</dl>
</li>
</ol>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a88892c9031078c9a8b659f3737029ebe" name="a88892c9031078c9a8b659f3737029ebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88892c9031078c9a8b659f3737029ebe">&#9670;&#160;</a></span>dtype</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::dtype =  dtype_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52a99cd74f501e09b3f5d057dee73750" name="a52a99cd74f501e09b3f5d057dee73750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a99cd74f501e09b3f5d057dee73750">&#9670;&#160;</a></span>store_dtype</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::store_dtype =  uint32_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa37ae6c35957b39983a904137f6daee6" name="aa37ae6c35957b39983a904137f6daee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa37ae6c35957b39983a904137f6daee6">&#9670;&#160;</a></span>tile_desc</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::tile_desc =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a556caee700052a75964f03551abf028f" name="a556caee700052a75964f03551abf028f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a556caee700052a75964f03551abf028f">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a3a0e3090b174de8de27a4d8890d572d1">memory_layout</a>, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a213e8a7c4ebf63ef6a8990cd693503ba">memory_space</a> &gt;&#160;</td>
          <td class="paramname"><em>mem_tdesc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cf5bbdf0a98c691503f4b3d0b212745" name="a3cf5bbdf0a98c691503f4b3d0b212745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cf5bbdf0a98c691503f4b3d0b212745">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_height</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_pitch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac853d2ca275a6bcab0112d77d8c0992c" name="ac853d2ca275a6bcab0112d77d8c0992c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac853d2ca275a6bcab0112d77d8c0992c">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;&#160;</td>
          <td class="paramname"><em>rhs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ade180bcc5bcd6cb25f5a60034b278fc0" name="ade180bcc5bcd6cb25f5a60034b278fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade180bcc5bcd6cb25f5a60034b278fc0">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ad33aab586729910e09efa641368948c0" name="ad33aab586729910e09efa641368948c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad33aab586729910e09efa641368948c0">&#9670;&#160;</a></span>init() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a3a0e3090b174de8de27a4d8890d572d1">memory_layout</a>, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a213e8a7c4ebf63ef6a8990cd693503ba">memory_space</a> &gt;&#160;</td>
          <td class="paramname"><em>mem_tdesc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4942ab21c92f9a293a26c074196f195" name="ae4942ab21c92f9a293a26c074196f195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4942ab21c92f9a293a26c074196f195">&#9670;&#160;</a></span>init() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::init </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_height</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_pitch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8ab17f08bce7d06e3377850d4922c4f" name="ae8ab17f08bce7d06e3377850d4922c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ab17f08bce7d06e3377850d4922c4f">&#9670;&#160;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::operator= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;&#160;</td>
          <td class="paramname"><em>rhs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac855fc6cba92c8ec9e9d82525c63e483" name="ac855fc6cba92c8ec9e9d82525c63e483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac855fc6cba92c8ec9e9d82525c63e483">&#9670;&#160;</a></span>update_tdesc()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628">tdesc_update_dir</a> update_dir = tdesc_update_dir::x_dir&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::update_tdesc </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>offset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a91c7b9e0ab9bf2e1b1e03796a816772c" name="a91c7b9e0ab9bf2e1b1e03796a816772c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c7b9e0ab9bf2e1b1e03796a816772c">&#9670;&#160;</a></span>address</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt;uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#acee63f53f72711e7a7c05e46dc99918a">num_channel</a>&gt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::address</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afab51ae68d4e50c1ea2bf5a7bd242d08" name="afab51ae68d4e50c1ea2bf5a7bd242d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab51ae68d4e50c1ea2bf5a7bd242d08">&#9670;&#160;</a></span>arch_tag</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::arch_tag = arch_tag_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a96db9061a07ec2f7c8ae0393ea89e0dd" name="a96db9061a07ec2f7c8ae0393ea89e0dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96db9061a07ec2f7c8ae0393ea89e0dd">&#9670;&#160;</a></span>block_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::block_bytes = block_size_x * block_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a47a896759ed37dc70ca995ce626fe1bb" name="a47a896759ed37dc70ca995ce626fe1bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a896759ed37dc70ca995ce626fe1bb">&#9670;&#160;</a></span>cyclic_count</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::cyclic_count</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24f9c0bbae010babfbcd068ee7309f28" name="a24f9c0bbae010babfbcd068ee7309f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24f9c0bbae010babfbcd068ee7309f28">&#9670;&#160;</a></span>is_simd16_vec</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::is_simd16_vec = (block_size_x == 16) &amp;&amp; ((tile_size_y &amp; (tile_size_y - 1)) == 0)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a1c2bccbf3c319e88a5a36fca324eda" name="a2a1c2bccbf3c319e88a5a36fca324eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a1c2bccbf3c319e88a5a36fca324eda">&#9670;&#160;</a></span>max_store_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::max_store_bytes = 32 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">store_dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a0e3090b174de8de27a4d8890d572d1" name="a3a0e3090b174de8de27a4d8890d572d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a0e3090b174de8de27a4d8890d572d1">&#9670;&#160;</a></span>memory_layout</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::memory_layout = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a213e8a7c4ebf63ef6a8990cd693503ba" name="a213e8a7c4ebf63ef6a8990cd693503ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a213e8a7c4ebf63ef6a8990cd693503ba">&#9670;&#160;</a></span>memory_space</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::memory_space = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aad80efc2d3636086e4dc1afd15a78841" name="aad80efc2d3636086e4dc1afd15a78841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad80efc2d3636086e4dc1afd15a78841">&#9670;&#160;</a></span>message_type</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::message_type = <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac94e93b9388e85d0d0299d04ec624bc3" name="ac94e93b9388e85d0d0299d04ec624bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94e93b9388e85d0d0299d04ec624bc3">&#9670;&#160;</a></span>min_store_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::min_store_bytes = 16 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">store_dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acee63f53f72711e7a7c05e46dc99918a" name="acee63f53f72711e7a7c05e46dc99918a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee63f53f72711e7a7c05e46dc99918a">&#9670;&#160;</a></span>num_channel</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::num_channel</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a24f9c0bbae010babfbcd068ee7309f28">is_simd16_vec</a></div>
<div class="line">            ? 16</div>
<div class="line">            : (((<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad99c9ad7b0cee83fd1261e353218522a">tile_bytes</a> % <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a2a1c2bccbf3c319e88a5a36fca324eda">max_store_bytes</a>) == 0</div>
<div class="line">                       &amp;&amp; (<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a96db9061a07ec2f7c8ae0393ea89e0dd">block_bytes</a> % <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a2a1c2bccbf3c319e88a5a36fca324eda">max_store_bytes</a>) == 0)</div>
<div class="line">                            ? 32</div>
<div class="line">                            : 16)</div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_a24f9c0bbae010babfbcd068ee7309f28"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a24f9c0bbae010babfbcd068ee7309f28">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::is_simd16_vec</a></div><div class="ttdeci">static constexpr uint32_t is_simd16_vec</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:920</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_a2a1c2bccbf3c319e88a5a36fca324eda"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a2a1c2bccbf3c319e88a5a36fca324eda">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::max_store_bytes</a></div><div class="ttdeci">static constexpr uint32_t max_store_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:926</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_a96db9061a07ec2f7c8ae0393ea89e0dd"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a96db9061a07ec2f7c8ae0393ea89e0dd">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::block_bytes</a></div><div class="ttdeci">static constexpr uint32_t block_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:915</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_ad99c9ad7b0cee83fd1261e353218522a"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad99c9ad7b0cee83fd1261e353218522a">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_bytes</a></div><div class="ttdeci">static constexpr uint32_t tile_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:913</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a22c4ef4968bf4e8aa28f7e293fdb482d" name="a22c4ef4968bf4e8aa28f7e293fdb482d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22c4ef4968bf4e8aa28f7e293fdb482d">&#9670;&#160;</a></span>num_channel_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::num_channel_x = block_size_x</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a874eeca4ebb5eb8f73f523061429a865" name="a874eeca4ebb5eb8f73f523061429a865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a874eeca4ebb5eb8f73f523061429a865">&#9670;&#160;</a></span>num_channel_y</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::num_channel_y = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a24f9c0bbae010babfbcd068ee7309f28">is_simd16_vec</a> ? 1 : <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#acee63f53f72711e7a7c05e46dc99918a">num_channel</a> / <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a22c4ef4968bf4e8aa28f7e293fdb482d">num_channel_x</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8280d295ab7f3f30730dd20dbde0059" name="ad8280d295ab7f3f30730dd20dbde0059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8280d295ab7f3f30730dd20dbde0059">&#9670;&#160;</a></span>num_vector_size</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::num_vector_size</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a24f9c0bbae010babfbcd068ee7309f28">is_simd16_vec</a></div>
<div class="line">            ? detail::gcd&lt;tile_size_y / <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a0469e737226dcd85f96fa26c36f86b70">vnni_scale_factor</a>, 8&gt;::value</div>
<div class="line">            : 1</div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_a0469e737226dcd85f96fa26c36f86b70"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a0469e737226dcd85f96fa26c36f86b70">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::vnni_scale_factor</a></div><div class="ttdeci">static constexpr uint32_t vnni_scale_factor</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:918</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ac7e8e879b837089af8e8f5f4dddbe75a" name="ac7e8e879b837089af8e8f5f4dddbe75a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7e8e879b837089af8e8f5f4dddbe75a">&#9670;&#160;</a></span>pitch_in_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::pitch_in_bytes</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12d086bf2bb4be9dc34e3567621a54ef" name="a12d086bf2bb4be9dc34e3567621a54ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12d086bf2bb4be9dc34e3567621a54ef">&#9670;&#160;</a></span>store_elems</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::store_elems</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a874eeca4ebb5eb8f73f523061429a865">num_channel_y</a> * <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad8280d295ab7f3f30730dd20dbde0059">num_vector_size</a></div>
<div class="line">            * <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a0469e737226dcd85f96fa26c36f86b70">vnni_scale_factor</a> * block_size_x</div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_a874eeca4ebb5eb8f73f523061429a865"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a874eeca4ebb5eb8f73f523061429a865">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::num_channel_y</a></div><div class="ttdeci">static constexpr uint32_t num_channel_y</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:935</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855_html_ad8280d295ab7f3f30730dd20dbde0059"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#ad8280d295ab7f3f30730dd20dbde0059">gpu::xetla::subgroup::mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::num_vector_size</a></div><div class="ttdeci">static constexpr uint32_t num_vector_size</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:921</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ad99c9ad7b0cee83fd1261e353218522a" name="ad99c9ad7b0cee83fd1261e353218522a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad99c9ad7b0cee83fd1261e353218522a">&#9670;&#160;</a></span>tile_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::tile_bytes = tile_size_x * tile_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0469e737226dcd85f96fa26c36f86b70" name="a0469e737226dcd85f96fa26c36f86b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0469e737226dcd85f96fa26c36f86b70">&#9670;&#160;</a></span>vnni_scale_factor</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::vnni_scale_factor = sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a52a99cd74f501e09b3f5d057dee73750">store_dtype</a>) / sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html#a88892c9031078c9a8b659f3737029ebe">dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1d871f6d493b04269d263447c9e08c2" name="ad1d871f6d493b04269d263447c9e08c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1d871f6d493b04269d263447c9e08c2">&#9670;&#160;</a></span>wg_height_in_elems</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::wg_height_in_elems</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeea67786435eeec81d45d92c2a143072" name="aeea67786435eeec81d45d92c2a143072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeea67786435eeec81d45d92c2a143072">&#9670;&#160;</a></span>wg_width_in_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; dtype_, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::wg_width_in_bytes</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegpu.html">gpu</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla.html">xetla</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">subgroup</a></li><li class="navelem"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html">mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
