{"vcs1":{"timestamp_begin":1698966858.674021720, "rt":0.36, "ut":0.15, "st":0.12}}
{"vcselab":{"timestamp_begin":1698966859.091153218, "rt":0.42, "ut":0.22, "st":0.13}}
{"link":{"timestamp_begin":1698966859.543237411, "rt":0.27, "ut":0.08, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698966858.338876178}
{"VCS_COMP_START_TIME": 1698966858.338876178}
{"VCS_COMP_END_TIME": 1698966859.869980015}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338404}}
{"stitch_vcselab": {"peak_mem": 222600}}
