// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "12/04/2020 17:38:48"

// 
// Device: Altera EP2AGX45DF29I5 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module bitcoin_hash (
	clk,
	reset_n,
	start,
	message_addr,
	output_addr,
	done,
	mem_clk,
	mem_we,
	mem_addr,
	mem_write_data,
	mem_read_data);
input 	logic clk ;
input 	logic reset_n ;
input 	logic start ;
input 	logic [15:0] message_addr ;
input 	logic [15:0] output_addr ;
output 	logic done ;
output 	logic mem_clk ;
output 	logic mem_we ;
output 	logic [15:0] mem_addr ;
output 	logic [31:0] mem_write_data ;
input 	logic [31:0] mem_read_data ;

// Design Ports Information
// output_addr[0]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_addr[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_addr[2]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_addr[3]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_addr[4]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_addr[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_addr[6]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_addr[7]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_addr[8]	=>  Location: PIN_AD23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_addr[9]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_addr[10]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_addr[11]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_addr[12]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_addr[13]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_addr[14]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_addr[15]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// done	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_clk	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_we	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[1]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[3]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[4]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[5]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[6]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[7]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[8]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[9]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[10]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[11]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[12]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[13]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[14]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[15]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[0]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[1]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[3]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[5]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[6]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[7]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[8]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[9]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[10]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[11]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[12]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[14]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[15]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[16]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[17]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[18]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[19]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[20]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[21]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[22]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[23]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[24]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[25]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[26]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[27]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[28]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[29]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[30]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[31]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[0]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[2]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[3]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[4]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[5]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[6]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[7]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[8]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[9]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[10]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[11]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[12]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[13]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[14]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[15]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[16]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[17]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[18]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[19]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[20]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[21]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[22]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[23]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[24]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[25]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[26]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[27]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[28]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[29]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[30]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[31]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[0]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[2]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[4]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[5]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[6]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[7]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[8]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[9]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[10]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[11]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[12]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[13]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[14]	=>  Location: PIN_AC13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[15]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \output_addr[0]~input_o ;
wire \output_addr[1]~input_o ;
wire \output_addr[2]~input_o ;
wire \output_addr[3]~input_o ;
wire \output_addr[4]~input_o ;
wire \output_addr[5]~input_o ;
wire \output_addr[6]~input_o ;
wire \output_addr[7]~input_o ;
wire \output_addr[8]~input_o ;
wire \output_addr[9]~input_o ;
wire \output_addr[10]~input_o ;
wire \output_addr[11]~input_o ;
wire \output_addr[12]~input_o ;
wire \output_addr[13]~input_o ;
wire \output_addr[14]~input_o ;
wire \output_addr[15]~input_o ;
wire \mem_read_data[0]~input_o ;
wire \mem_read_data[1]~input_o ;
wire \mem_read_data[2]~input_o ;
wire \mem_read_data[3]~input_o ;
wire \mem_read_data[4]~input_o ;
wire \mem_read_data[5]~input_o ;
wire \mem_read_data[6]~input_o ;
wire \mem_read_data[7]~input_o ;
wire \mem_read_data[8]~input_o ;
wire \mem_read_data[9]~input_o ;
wire \mem_read_data[10]~input_o ;
wire \mem_read_data[11]~input_o ;
wire \mem_read_data[12]~input_o ;
wire \mem_read_data[13]~input_o ;
wire \mem_read_data[14]~input_o ;
wire \mem_read_data[15]~input_o ;
wire \mem_read_data[16]~input_o ;
wire \mem_read_data[17]~input_o ;
wire \mem_read_data[18]~input_o ;
wire \mem_read_data[19]~input_o ;
wire \mem_read_data[20]~input_o ;
wire \mem_read_data[21]~input_o ;
wire \mem_read_data[22]~input_o ;
wire \mem_read_data[23]~input_o ;
wire \mem_read_data[24]~input_o ;
wire \mem_read_data[25]~input_o ;
wire \mem_read_data[26]~input_o ;
wire \mem_read_data[27]~input_o ;
wire \mem_read_data[28]~input_o ;
wire \mem_read_data[29]~input_o ;
wire \mem_read_data[30]~input_o ;
wire \mem_read_data[31]~input_o ;
wire \done~output_o ;
wire \mem_clk~output_o ;
wire \mem_we~output_o ;
wire \mem_addr[0]~output_o ;
wire \mem_addr[1]~output_o ;
wire \mem_addr[2]~output_o ;
wire \mem_addr[3]~output_o ;
wire \mem_addr[4]~output_o ;
wire \mem_addr[5]~output_o ;
wire \mem_addr[6]~output_o ;
wire \mem_addr[7]~output_o ;
wire \mem_addr[8]~output_o ;
wire \mem_addr[9]~output_o ;
wire \mem_addr[10]~output_o ;
wire \mem_addr[11]~output_o ;
wire \mem_addr[12]~output_o ;
wire \mem_addr[13]~output_o ;
wire \mem_addr[14]~output_o ;
wire \mem_addr[15]~output_o ;
wire \mem_write_data[0]~output_o ;
wire \mem_write_data[1]~output_o ;
wire \mem_write_data[2]~output_o ;
wire \mem_write_data[3]~output_o ;
wire \mem_write_data[4]~output_o ;
wire \mem_write_data[5]~output_o ;
wire \mem_write_data[6]~output_o ;
wire \mem_write_data[7]~output_o ;
wire \mem_write_data[8]~output_o ;
wire \mem_write_data[9]~output_o ;
wire \mem_write_data[10]~output_o ;
wire \mem_write_data[11]~output_o ;
wire \mem_write_data[12]~output_o ;
wire \mem_write_data[13]~output_o ;
wire \mem_write_data[14]~output_o ;
wire \mem_write_data[15]~output_o ;
wire \mem_write_data[16]~output_o ;
wire \mem_write_data[17]~output_o ;
wire \mem_write_data[18]~output_o ;
wire \mem_write_data[19]~output_o ;
wire \mem_write_data[20]~output_o ;
wire \mem_write_data[21]~output_o ;
wire \mem_write_data[22]~output_o ;
wire \mem_write_data[23]~output_o ;
wire \mem_write_data[24]~output_o ;
wire \mem_write_data[25]~output_o ;
wire \mem_write_data[26]~output_o ;
wire \mem_write_data[27]~output_o ;
wire \mem_write_data[28]~output_o ;
wire \mem_write_data[29]~output_o ;
wire \mem_write_data[30]~output_o ;
wire \mem_write_data[31]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \message_addr[0]~input_o ;
wire \Add1~1_sumout ;
wire \reset_n~input_o ;
wire \reset_n~inputclkctrl_outclk ;
wire \start~input_o ;
wire \~GND~combout ;
wire \state.PRIME_ADDR~feeder_combout ;
wire \state.IDLE~feeder_combout ;
wire \Add2~1_sumout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \state.WAIT~feeder_combout ;
wire \state.WAIT~q ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \Add2~14 ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \Equal0~0_combout ;
wire \Selector19~0_combout ;
wire \state.FIRST_16~q ;
wire \Selector21~0_combout ;
wire \Selector21~1_combout ;
wire \Selector21~2_combout ;
wire \state.IDLE~q ;
wire \state.PRIME_ADDR~q ;
wire \state.FIRST_READ~q ;
wire \state.NEXT_48~0_combout ;
wire \Selector21~5_combout ;
wire \state.NEXT_48~1_combout ;
wire \state.NEXT_48~q ;
wire \WideOr6~0_combout ;
wire \Add2~17_sumout ;
wire \Selector21~3_combout ;
wire \Selector21~4_combout ;
wire \state.FINALIZE_HASH~q ;
wire \mem_addr~1_combout ;
wire \state.DONE~q ;
wire \WideOr5~combout ;
wire \Add0~1_sumout ;
wire \mem_addr[0]~0_combout ;
wire \mem_addr[0]~reg0_q ;
wire \message_addr[1]~input_o ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \mem_addr[1]~reg0_q ;
wire \message_addr[2]~input_o ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \mem_addr[2]~reg0_q ;
wire \message_addr[3]~input_o ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \mem_addr[3]~reg0_q ;
wire \message_addr[4]~input_o ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \mem_addr[4]~reg0_q ;
wire \message_addr[5]~input_o ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \mem_addr[5]~reg0_q ;
wire \message_addr[6]~input_o ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \mem_addr[6]~reg0_q ;
wire \message_addr[7]~input_o ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \mem_addr[7]~reg0_q ;
wire \message_addr[8]~input_o ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \mem_addr[8]~reg0_q ;
wire \message_addr[9]~input_o ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \mem_addr[9]~reg0_q ;
wire \message_addr[10]~input_o ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \mem_addr[10]~reg0_q ;
wire \message_addr[11]~input_o ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \mem_addr[11]~reg0_q ;
wire \message_addr[12]~input_o ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \mem_addr[12]~reg0_q ;
wire \message_addr[13]~input_o ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \mem_addr[13]~reg0_q ;
wire \message_addr[14]~input_o ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \mem_addr[14]~reg0_q ;
wire \message_addr[15]~input_o ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \mem_addr[15]~reg0_q ;
wire [6:0] readOffset;
wire [7:0] tIndex;


// Location: IOOBUF_X36_Y56_N98
arriaii_io_obuf \done~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\done~output_o ),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N67
arriaii_io_obuf \mem_clk~output (
	.i(\clk~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_clk~output .bus_hold = "false";
defparam \mem_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y51_N33
arriaii_io_obuf \mem_we~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_we~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_we~output .bus_hold = "false";
defparam \mem_we~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N98
arriaii_io_obuf \mem_addr[0]~output (
	.i(\mem_addr[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[0]~output .bus_hold = "false";
defparam \mem_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N67
arriaii_io_obuf \mem_addr[1]~output (
	.i(\mem_addr[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[1]~output .bus_hold = "false";
defparam \mem_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N98
arriaii_io_obuf \mem_addr[2]~output (
	.i(\mem_addr[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[2]~output .bus_hold = "false";
defparam \mem_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N33
arriaii_io_obuf \mem_addr[3]~output (
	.i(\mem_addr[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[3]~output .bus_hold = "false";
defparam \mem_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
arriaii_io_obuf \mem_addr[4]~output (
	.i(\mem_addr[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[4]~output .bus_hold = "false";
defparam \mem_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
arriaii_io_obuf \mem_addr[5]~output (
	.i(\mem_addr[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[5]~output .bus_hold = "false";
defparam \mem_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N98
arriaii_io_obuf \mem_addr[6]~output (
	.i(\mem_addr[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[6]~output .bus_hold = "false";
defparam \mem_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
arriaii_io_obuf \mem_addr[7]~output (
	.i(\mem_addr[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[7]~output .bus_hold = "false";
defparam \mem_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
arriaii_io_obuf \mem_addr[8]~output (
	.i(\mem_addr[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[8]~output .bus_hold = "false";
defparam \mem_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N67
arriaii_io_obuf \mem_addr[9]~output (
	.i(\mem_addr[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[9]~output .bus_hold = "false";
defparam \mem_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
arriaii_io_obuf \mem_addr[10]~output (
	.i(\mem_addr[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[10]~output .bus_hold = "false";
defparam \mem_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N67
arriaii_io_obuf \mem_addr[11]~output (
	.i(\mem_addr[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[11]~output .bus_hold = "false";
defparam \mem_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
arriaii_io_obuf \mem_addr[12]~output (
	.i(\mem_addr[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[12]~output .bus_hold = "false";
defparam \mem_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N98
arriaii_io_obuf \mem_addr[13]~output (
	.i(\mem_addr[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[13]~output .bus_hold = "false";
defparam \mem_addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N67
arriaii_io_obuf \mem_addr[14]~output (
	.i(\mem_addr[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[14]~output .bus_hold = "false";
defparam \mem_addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N67
arriaii_io_obuf \mem_addr[15]~output (
	.i(\mem_addr[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[15]~output .bus_hold = "false";
defparam \mem_addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N36
arriaii_io_obuf \mem_write_data[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[0]~output .bus_hold = "false";
defparam \mem_write_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y15_N98
arriaii_io_obuf \mem_write_data[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[1]~output .bus_hold = "false";
defparam \mem_write_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y48_N98
arriaii_io_obuf \mem_write_data[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[2]~output .bus_hold = "false";
defparam \mem_write_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y39_N98
arriaii_io_obuf \mem_write_data[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[3]~output .bus_hold = "false";
defparam \mem_write_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y56_N2
arriaii_io_obuf \mem_write_data[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[4]~output .bus_hold = "false";
defparam \mem_write_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y56_N2
arriaii_io_obuf \mem_write_data[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[5]~output .bus_hold = "false";
defparam \mem_write_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N98
arriaii_io_obuf \mem_write_data[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[6]~output .bus_hold = "false";
defparam \mem_write_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y56_N2
arriaii_io_obuf \mem_write_data[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[7]~output .bus_hold = "false";
defparam \mem_write_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N33
arriaii_io_obuf \mem_write_data[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[8]~output .bus_hold = "false";
defparam \mem_write_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y36_N2
arriaii_io_obuf \mem_write_data[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[9]~output .bus_hold = "false";
defparam \mem_write_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y56_N98
arriaii_io_obuf \mem_write_data[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[10]~output .bus_hold = "false";
defparam \mem_write_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y56_N67
arriaii_io_obuf \mem_write_data[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[11]~output .bus_hold = "false";
defparam \mem_write_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y56_N2
arriaii_io_obuf \mem_write_data[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[12]~output .bus_hold = "false";
defparam \mem_write_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y10_N36
arriaii_io_obuf \mem_write_data[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[13]~output .bus_hold = "false";
defparam \mem_write_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N98
arriaii_io_obuf \mem_write_data[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[14]~output .bus_hold = "false";
defparam \mem_write_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y34_N36
arriaii_io_obuf \mem_write_data[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[15]~output .bus_hold = "false";
defparam \mem_write_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y30_N67
arriaii_io_obuf \mem_write_data[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[16]~output .bus_hold = "false";
defparam \mem_write_data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y18_N98
arriaii_io_obuf \mem_write_data[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[17]~output .bus_hold = "false";
defparam \mem_write_data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y39_N5
arriaii_io_obuf \mem_write_data[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[18]~output .bus_hold = "false";
defparam \mem_write_data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N5
arriaii_io_obuf \mem_write_data[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[19]~output .bus_hold = "false";
defparam \mem_write_data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N36
arriaii_io_obuf \mem_write_data[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[20]~output .bus_hold = "false";
defparam \mem_write_data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y16_N2
arriaii_io_obuf \mem_write_data[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[21]~output .bus_hold = "false";
defparam \mem_write_data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y56_N67
arriaii_io_obuf \mem_write_data[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[22]~output .bus_hold = "false";
defparam \mem_write_data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y46_N2
arriaii_io_obuf \mem_write_data[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[23]~output .bus_hold = "false";
defparam \mem_write_data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y21_N98
arriaii_io_obuf \mem_write_data[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[24]~output .bus_hold = "false";
defparam \mem_write_data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y56_N2
arriaii_io_obuf \mem_write_data[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[25]~output .bus_hold = "false";
defparam \mem_write_data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
arriaii_io_obuf \mem_write_data[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[26]~output .bus_hold = "false";
defparam \mem_write_data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N98
arriaii_io_obuf \mem_write_data[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[27]~output .bus_hold = "false";
defparam \mem_write_data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y56_N98
arriaii_io_obuf \mem_write_data[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[28]~output .bus_hold = "false";
defparam \mem_write_data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N98
arriaii_io_obuf \mem_write_data[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[29]~output .bus_hold = "false";
defparam \mem_write_data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y25_N67
arriaii_io_obuf \mem_write_data[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[30]~output .bus_hold = "false";
defparam \mem_write_data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N33
arriaii_io_obuf \mem_write_data[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[31]~output .bus_hold = "false";
defparam \mem_write_data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N32
arriaii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
arriaii_clkena \clk~inputclkctrl (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N32
arriaii_io_ibuf \message_addr[0]~input (
	.i(message_addr[0]),
	.ibar(gnd),
	.o(\message_addr[0]~input_o ));
// synopsys translate_off
defparam \message_addr[0]~input .bus_hold = "false";
defparam \message_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y3_N20
arriaii_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( readOffset[0] ) + ( VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( readOffset[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!readOffset[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N94
arriaii_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
arriaii_clkena \reset_n~inputclkctrl (
	.inclk(\reset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_n~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset_n~inputclkctrl .clock_type = "global clock";
defparam \reset_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N94
arriaii_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N28
arriaii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N8
arriaii_lcell_comb \state.PRIME_ADDR~feeder (
// Equation(s):
// \state.PRIME_ADDR~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.PRIME_ADDR~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.PRIME_ADDR~feeder .extended_lut = "off";
defparam \state.PRIME_ADDR~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \state.PRIME_ADDR~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N18
arriaii_lcell_comb \state.IDLE~feeder (
// Equation(s):
// \state.IDLE~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.IDLE~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.IDLE~feeder .extended_lut = "off";
defparam \state.IDLE~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \state.IDLE~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N20
arriaii_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( VCC ) + ( tIndex[0] ) + ( !VCC ))
// \Add2~2  = CARRY(( VCC ) + ( tIndex[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!tIndex[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FF000000FFFF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N17
dffeas \tIndex[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~1_sumout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tIndex[0]),
	.prn(vcc));
// synopsys translate_off
defparam \tIndex[0] .is_wysiwyg = "true";
defparam \tIndex[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N22
arriaii_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( tIndex[1] ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( tIndex[1] ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tIndex[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N9
dffeas \tIndex[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~5_sumout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tIndex[1]),
	.prn(vcc));
// synopsys translate_off
defparam \tIndex[1] .is_wysiwyg = "true";
defparam \tIndex[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N24
arriaii_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( tIndex[2] ) + ( GND ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( tIndex[2] ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tIndex[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N13
dffeas \tIndex[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~9_sumout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tIndex[2]),
	.prn(vcc));
// synopsys translate_off
defparam \tIndex[2] .is_wysiwyg = "true";
defparam \tIndex[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N2
arriaii_lcell_comb \state.WAIT~feeder (
// Equation(s):
// \state.WAIT~feeder_combout  = ( \state.FIRST_READ~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.FIRST_READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.WAIT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.WAIT~feeder .extended_lut = "off";
defparam \state.WAIT~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \state.WAIT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N3
dffeas \state.WAIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.WAIT~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.WAIT .is_wysiwyg = "true";
defparam \state.WAIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N26
arriaii_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( GND ) + ( tIndex[3] ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( GND ) + ( tIndex[3] ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!tIndex[3]),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FF0000000000;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N39
dffeas \tIndex[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~13_sumout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tIndex[3]),
	.prn(vcc));
// synopsys translate_off
defparam \tIndex[3] .is_wysiwyg = "true";
defparam \tIndex[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N28
arriaii_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( GND ) + ( tIndex[4] ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( GND ) + ( tIndex[4] ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!tIndex[4]),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FF0000000000;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N30
arriaii_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( tIndex[5] ) + ( GND ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( tIndex[5] ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tIndex[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N1
dffeas \tIndex[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~21_sumout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tIndex[5]),
	.prn(vcc));
// synopsys translate_off
defparam \tIndex[5] .is_wysiwyg = "true";
defparam \tIndex[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N32
arriaii_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( tIndex[6] ) + ( GND ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( tIndex[6] ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tIndex[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N15
dffeas \tIndex[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~25_sumout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tIndex[6]),
	.prn(vcc));
// synopsys translate_off
defparam \tIndex[6] .is_wysiwyg = "true";
defparam \tIndex[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N34
arriaii_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( tIndex[7] ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!tIndex[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N37
dffeas \tIndex[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~29_sumout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tIndex[7]),
	.prn(vcc));
// synopsys translate_off
defparam \tIndex[7] .is_wysiwyg = "true";
defparam \tIndex[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N16
arriaii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( tIndex[4] & ( (!tIndex[6] & (!tIndex[5] & (!tIndex[3] & !tIndex[7]))) ) )

	.dataa(!tIndex[6]),
	.datab(!tIndex[5]),
	.datac(!tIndex[3]),
	.datad(!tIndex[7]),
	.datae(gnd),
	.dataf(!tIndex[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000080008000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N32
arriaii_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \state.FIRST_16~q  & ( \Equal0~0_combout  & ( (((\state.WAIT~q ) # (tIndex[2])) # (tIndex[0])) # (tIndex[1]) ) ) ) # ( !\state.FIRST_16~q  & ( \Equal0~0_combout  & ( \state.WAIT~q  ) ) ) # ( \state.FIRST_16~q  & ( 
// !\Equal0~0_combout  ) ) # ( !\state.FIRST_16~q  & ( !\Equal0~0_combout  & ( \state.WAIT~q  ) ) )

	.dataa(!tIndex[1]),
	.datab(!tIndex[0]),
	.datac(!tIndex[2]),
	.datad(!\state.WAIT~q ),
	.datae(!\state.FIRST_16~q ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h00FFFFFF00FF7FFF;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N33
dffeas \state.FIRST_16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.FIRST_16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.FIRST_16 .is_wysiwyg = "true";
defparam \state.FIRST_16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N14
arriaii_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( !tIndex[0] & ( \Equal0~0_combout  & ( (!tIndex[2] & (!tIndex[1] & \state.FIRST_16~q )) ) ) )

	.dataa(gnd),
	.datab(!tIndex[2]),
	.datac(!tIndex[1]),
	.datad(!\state.FIRST_16~q ),
	.datae(!tIndex[0]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h0000000000C00000;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N2
arriaii_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( !\Add2~13_sumout  & ( !\Add2~17_sumout  & ( (!\Add2~1_sumout  & (\state.NEXT_48~q  & (!\Add2~5_sumout  & !\Add2~9_sumout ))) ) ) )

	.dataa(!\Add2~1_sumout ),
	.datab(!\state.NEXT_48~q ),
	.datac(!\Add2~5_sumout ),
	.datad(!\Add2~9_sumout ),
	.datae(!\Add2~13_sumout ),
	.dataf(!\Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'h2000000000000000;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N4
arriaii_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = ( \Add2~29_sumout  & ( \Selector21~1_combout  & ( (!\state.NEXT_48~0_combout ) # (\Selector21~0_combout ) ) ) ) # ( !\Add2~29_sumout  & ( \Selector21~1_combout  & ( (!\state.NEXT_48~0_combout ) # (((\Add2~25_sumout  & 
// !\Add2~21_sumout )) # (\Selector21~0_combout )) ) ) ) # ( \Add2~29_sumout  & ( !\Selector21~1_combout  & ( (!\state.NEXT_48~0_combout ) # (\Selector21~0_combout ) ) ) ) # ( !\Add2~29_sumout  & ( !\Selector21~1_combout  & ( (!\state.NEXT_48~0_combout ) # 
// (\Selector21~0_combout ) ) ) )

	.dataa(!\state.NEXT_48~0_combout ),
	.datab(!\Selector21~0_combout ),
	.datac(!\Add2~25_sumout ),
	.datad(!\Add2~21_sumout ),
	.datae(!\Add2~29_sumout ),
	.dataf(!\Selector21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~2 .extended_lut = "off";
defparam \Selector21~2 .lut_mask = 64'hBBBBBBBBBFBBBBBB;
defparam \Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N19
dffeas \state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.IDLE~feeder_combout ),
	.asdata(\Selector21~2_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.IDLE .is_wysiwyg = "true";
defparam \state.IDLE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N9
dffeas \state.PRIME_ADDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.PRIME_ADDR~feeder_combout ),
	.asdata(\start~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.PRIME_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.PRIME_ADDR .is_wysiwyg = "true";
defparam \state.PRIME_ADDR .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N39
dffeas \state.FIRST_READ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.PRIME_ADDR~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.FIRST_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.FIRST_READ .is_wysiwyg = "true";
defparam \state.FIRST_READ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
arriaii_lcell_comb \state.NEXT_48~0 (
// Equation(s):
// \state.NEXT_48~0_combout  = ( !\state.PRIME_ADDR~q  & ( \state.IDLE~q  & ( (!\state.FINALIZE_HASH~q  & (!\state.FIRST_READ~q  & !\state.WAIT~q )) ) ) ) # ( !\state.PRIME_ADDR~q  & ( !\state.IDLE~q  & ( (!\state.FINALIZE_HASH~q  & (!\start~input_o  & 
// (!\state.FIRST_READ~q  & !\state.WAIT~q ))) ) ) )

	.dataa(!\state.FINALIZE_HASH~q ),
	.datab(!\start~input_o ),
	.datac(!\state.FIRST_READ~q ),
	.datad(!\state.WAIT~q ),
	.datae(!\state.PRIME_ADDR~q ),
	.dataf(!\state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.NEXT_48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.NEXT_48~0 .extended_lut = "off";
defparam \state.NEXT_48~0 .lut_mask = 64'h80000000A0000000;
defparam \state.NEXT_48~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N36
arriaii_lcell_comb \Selector21~5 (
// Equation(s):
// \Selector21~5_combout  = ( !\Add2~21_sumout  & ( \Add2~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~5 .extended_lut = "off";
defparam \Selector21~5 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Selector21~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N10
arriaii_lcell_comb \state.NEXT_48~1 (
// Equation(s):
// \state.NEXT_48~1_combout  = ( \state.NEXT_48~q  & ( \Selector21~5_combout  & ( ((\state.NEXT_48~0_combout  & ((!\Selector21~1_combout ) # (\Add2~29_sumout )))) # (\Selector21~0_combout ) ) ) ) # ( !\state.NEXT_48~q  & ( \Selector21~5_combout  & ( 
// \Selector21~0_combout  ) ) ) # ( \state.NEXT_48~q  & ( !\Selector21~5_combout  & ( (\Selector21~0_combout ) # (\state.NEXT_48~0_combout ) ) ) ) # ( !\state.NEXT_48~q  & ( !\Selector21~5_combout  & ( \Selector21~0_combout  ) ) )

	.dataa(!\state.NEXT_48~0_combout ),
	.datab(!\Selector21~0_combout ),
	.datac(!\Selector21~1_combout ),
	.datad(!\Add2~29_sumout ),
	.datae(!\state.NEXT_48~q ),
	.dataf(!\Selector21~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.NEXT_48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.NEXT_48~1 .extended_lut = "off";
defparam \state.NEXT_48~1 .lut_mask = 64'h3333777733337377;
defparam \state.NEXT_48~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N11
dffeas \state.NEXT_48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.NEXT_48~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.NEXT_48~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.NEXT_48 .is_wysiwyg = "true";
defparam \state.NEXT_48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y4_N38
arriaii_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = ( \state.FIRST_16~q  ) # ( !\state.FIRST_16~q  & ( \state.NEXT_48~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.NEXT_48~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.FIRST_16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr6~0 .extended_lut = "off";
defparam \WideOr6~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N7
dffeas \tIndex[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~17_sumout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tIndex[4]),
	.prn(vcc));
// synopsys translate_off
defparam \tIndex[4] .is_wysiwyg = "true";
defparam \tIndex[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
arriaii_lcell_comb \Selector21~3 (
// Equation(s):
// \Selector21~3_combout  = ( !\Add2~5_sumout  & ( !\Add2~9_sumout  & ( (\state.NEXT_48~q  & !\Add2~1_sumout ) ) ) )

	.dataa(!\state.NEXT_48~q ),
	.datab(gnd),
	.datac(!\Add2~1_sumout ),
	.datad(gnd),
	.datae(!\Add2~5_sumout ),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~3 .extended_lut = "off";
defparam \Selector21~3 .lut_mask = 64'h5050000000000000;
defparam \Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N20
arriaii_lcell_comb \Selector21~4 (
// Equation(s):
// \Selector21~4_combout  = ( !\Add2~13_sumout  & ( \Selector21~3_combout  & ( (!\Add2~17_sumout  & (!\Add2~29_sumout  & (\Add2~25_sumout  & !\Add2~21_sumout ))) ) ) )

	.dataa(!\Add2~17_sumout ),
	.datab(!\Add2~29_sumout ),
	.datac(!\Add2~25_sumout ),
	.datad(!\Add2~21_sumout ),
	.datae(!\Add2~13_sumout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~4 .extended_lut = "off";
defparam \Selector21~4 .lut_mask = 64'h0000000008000000;
defparam \Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N21
dffeas \state.FINALIZE_HASH (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector21~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.FINALIZE_HASH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.FINALIZE_HASH .is_wysiwyg = "true";
defparam \state.FINALIZE_HASH .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y3_N16
arriaii_lcell_comb \mem_addr~1 (
// Equation(s):
// \mem_addr~1_combout  = ( \state.DONE~q  ) # ( !\state.DONE~q  & ( \state.FINALIZE_HASH~q  ) )

	.dataa(gnd),
	.datab(!\state.FINALIZE_HASH~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\state.DONE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr~1 .extended_lut = "off";
defparam \mem_addr~1 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \mem_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N17
dffeas \state.DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_addr~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.DONE .is_wysiwyg = "true";
defparam \state.DONE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y3_N12
arriaii_lcell_comb WideOr5(
// Equation(s):
// \WideOr5~combout  = ( !\state.FINALIZE_HASH~q  & ( \state.IDLE~q  & ( !\state.DONE~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state.DONE~q ),
	.datae(!\state.FINALIZE_HASH~q ),
	.dataf(!\state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr5.extended_lut = "off";
defparam WideOr5.lut_mask = 64'h00000000FF000000;
defparam WideOr5.shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N21
dffeas \readOffset[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readOffset[0]),
	.prn(vcc));
// synopsys translate_off
defparam \readOffset[0] .is_wysiwyg = "true";
defparam \readOffset[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N0
arriaii_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \message_addr[0]~input_o  ) + ( readOffset[0] ) + ( !VCC ))
// \Add0~2  = CARRY(( \message_addr[0]~input_o  ) + ( readOffset[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[0]~input_o ),
	.datae(gnd),
	.dataf(!readOffset[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FF00000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N34
arriaii_lcell_comb \mem_addr[0]~0 (
// Equation(s):
// \mem_addr[0]~0_combout  = ( !\state.FINALIZE_HASH~q  & ( \state.IDLE~q  & ( (!\state.DONE~q  & \reset_n~input_o ) ) ) ) # ( !\state.FINALIZE_HASH~q  & ( !\state.IDLE~q  & ( (\start~input_o  & (!\state.DONE~q  & \reset_n~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\start~input_o ),
	.datac(!\state.DONE~q ),
	.datad(!\reset_n~input_o ),
	.datae(!\state.FINALIZE_HASH~q ),
	.dataf(!\state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_addr[0]~0 .extended_lut = "off";
defparam \mem_addr[0]~0 .lut_mask = 64'h0030000000F00000;
defparam \mem_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N1
dffeas \mem_addr[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(\message_addr[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[0]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N32
arriaii_io_ibuf \message_addr[1]~input (
	.i(message_addr[1]),
	.ibar(gnd),
	.o(\message_addr[1]~input_o ));
// synopsys translate_off
defparam \message_addr[1]~input .bus_hold = "false";
defparam \message_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y3_N22
arriaii_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( readOffset[1] ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( readOffset[1] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!readOffset[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N23
dffeas \readOffset[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readOffset[1]),
	.prn(vcc));
// synopsys translate_off
defparam \readOffset[1] .is_wysiwyg = "true";
defparam \readOffset[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N2
arriaii_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \message_addr[1]~input_o  ) + ( readOffset[1] ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \message_addr[1]~input_o  ) + ( readOffset[1] ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[1]~input_o ),
	.datae(gnd),
	.dataf(!readOffset[1]),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FF00000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N3
dffeas \mem_addr[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(\message_addr[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[1]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N32
arriaii_io_ibuf \message_addr[2]~input (
	.i(message_addr[2]),
	.ibar(gnd),
	.o(\message_addr[2]~input_o ));
// synopsys translate_off
defparam \message_addr[2]~input .bus_hold = "false";
defparam \message_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y3_N24
arriaii_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( readOffset[2] ) + ( GND ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( readOffset[2] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!readOffset[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N25
dffeas \readOffset[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readOffset[2]),
	.prn(vcc));
// synopsys translate_off
defparam \readOffset[2] .is_wysiwyg = "true";
defparam \readOffset[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N4
arriaii_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \message_addr[2]~input_o  ) + ( readOffset[2] ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \message_addr[2]~input_o  ) + ( readOffset[2] ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[2]~input_o ),
	.datae(gnd),
	.dataf(!readOffset[2]),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FF00000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N5
dffeas \mem_addr[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(\message_addr[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[2]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N94
arriaii_io_ibuf \message_addr[3]~input (
	.i(message_addr[3]),
	.ibar(gnd),
	.o(\message_addr[3]~input_o ));
// synopsys translate_off
defparam \message_addr[3]~input .bus_hold = "false";
defparam \message_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y3_N26
arriaii_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( readOffset[3] ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( readOffset[3] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!readOffset[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N27
dffeas \readOffset[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readOffset[3]),
	.prn(vcc));
// synopsys translate_off
defparam \readOffset[3] .is_wysiwyg = "true";
defparam \readOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N6
arriaii_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \message_addr[3]~input_o  ) + ( readOffset[3] ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \message_addr[3]~input_o  ) + ( readOffset[3] ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[3]~input_o ),
	.datae(gnd),
	.dataf(!readOffset[3]),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FF00000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N7
dffeas \mem_addr[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(\message_addr[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[3]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
arriaii_io_ibuf \message_addr[4]~input (
	.i(message_addr[4]),
	.ibar(gnd),
	.o(\message_addr[4]~input_o ));
// synopsys translate_off
defparam \message_addr[4]~input .bus_hold = "false";
defparam \message_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y3_N28
arriaii_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( readOffset[4] ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( readOffset[4] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!readOffset[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N29
dffeas \readOffset[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readOffset[4]),
	.prn(vcc));
// synopsys translate_off
defparam \readOffset[4] .is_wysiwyg = "true";
defparam \readOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N8
arriaii_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \message_addr[4]~input_o  ) + ( readOffset[4] ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \message_addr[4]~input_o  ) + ( readOffset[4] ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[4]~input_o ),
	.datae(gnd),
	.dataf(!readOffset[4]),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FF00000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N9
dffeas \mem_addr[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(\message_addr[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[4]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
arriaii_io_ibuf \message_addr[5]~input (
	.i(message_addr[5]),
	.ibar(gnd),
	.o(\message_addr[5]~input_o ));
// synopsys translate_off
defparam \message_addr[5]~input .bus_hold = "false";
defparam \message_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y3_N30
arriaii_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( readOffset[5] ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( readOffset[5] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!readOffset[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N31
dffeas \readOffset[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readOffset[5]),
	.prn(vcc));
// synopsys translate_off
defparam \readOffset[5] .is_wysiwyg = "true";
defparam \readOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N10
arriaii_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \message_addr[5]~input_o  ) + ( readOffset[5] ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \message_addr[5]~input_o  ) + ( readOffset[5] ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[5]~input_o ),
	.datae(gnd),
	.dataf(!readOffset[5]),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FF00000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N11
dffeas \mem_addr[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(\message_addr[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[5]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N94
arriaii_io_ibuf \message_addr[6]~input (
	.i(message_addr[6]),
	.ibar(gnd),
	.o(\message_addr[6]~input_o ));
// synopsys translate_off
defparam \message_addr[6]~input .bus_hold = "false";
defparam \message_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y3_N32
arriaii_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( readOffset[6] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!readOffset[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N33
dffeas \readOffset[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readOffset[6]),
	.prn(vcc));
// synopsys translate_off
defparam \readOffset[6] .is_wysiwyg = "true";
defparam \readOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N12
arriaii_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \message_addr[6]~input_o  ) + ( readOffset[6] ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( \message_addr[6]~input_o  ) + ( readOffset[6] ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[6]~input_o ),
	.datae(gnd),
	.dataf(!readOffset[6]),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FF00000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N13
dffeas \mem_addr[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(\message_addr[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[6]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N32
arriaii_io_ibuf \message_addr[7]~input (
	.i(message_addr[7]),
	.ibar(gnd),
	.o(\message_addr[7]~input_o ));
// synopsys translate_off
defparam \message_addr[7]~input .bus_hold = "false";
defparam \message_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N14
arriaii_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \message_addr[7]~input_o  ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( \message_addr[7]~input_o  ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N15
dffeas \mem_addr[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(\message_addr[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[7]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N63
arriaii_io_ibuf \message_addr[8]~input (
	.i(message_addr[8]),
	.ibar(gnd),
	.o(\message_addr[8]~input_o ));
// synopsys translate_off
defparam \message_addr[8]~input .bus_hold = "false";
defparam \message_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N16
arriaii_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \message_addr[8]~input_o  ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( \message_addr[8]~input_o  ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N17
dffeas \mem_addr[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(\message_addr[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[8]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N63
arriaii_io_ibuf \message_addr[9]~input (
	.i(message_addr[9]),
	.ibar(gnd),
	.o(\message_addr[9]~input_o ));
// synopsys translate_off
defparam \message_addr[9]~input .bus_hold = "false";
defparam \message_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N18
arriaii_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \message_addr[9]~input_o  ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( \message_addr[9]~input_o  ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N19
dffeas \mem_addr[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(\message_addr[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[9]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
arriaii_io_ibuf \message_addr[10]~input (
	.i(message_addr[10]),
	.ibar(gnd),
	.o(\message_addr[10]~input_o ));
// synopsys translate_off
defparam \message_addr[10]~input .bus_hold = "false";
defparam \message_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N20
arriaii_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \message_addr[10]~input_o  ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( \message_addr[10]~input_o  ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[10]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N21
dffeas \mem_addr[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(\message_addr[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[10]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N94
arriaii_io_ibuf \message_addr[11]~input (
	.i(message_addr[11]),
	.ibar(gnd),
	.o(\message_addr[11]~input_o ));
// synopsys translate_off
defparam \message_addr[11]~input .bus_hold = "false";
defparam \message_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N22
arriaii_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \message_addr[11]~input_o  ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( \message_addr[11]~input_o  ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[11]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N23
dffeas \mem_addr[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(\message_addr[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[11]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
arriaii_io_ibuf \message_addr[12]~input (
	.i(message_addr[12]),
	.ibar(gnd),
	.o(\message_addr[12]~input_o ));
// synopsys translate_off
defparam \message_addr[12]~input .bus_hold = "false";
defparam \message_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N24
arriaii_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \message_addr[12]~input_o  ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( \message_addr[12]~input_o  ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[12]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N25
dffeas \mem_addr[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(\message_addr[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[12]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N1
arriaii_io_ibuf \message_addr[13]~input (
	.i(message_addr[13]),
	.ibar(gnd),
	.o(\message_addr[13]~input_o ));
// synopsys translate_off
defparam \message_addr[13]~input .bus_hold = "false";
defparam \message_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N26
arriaii_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \message_addr[13]~input_o  ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( \message_addr[13]~input_o  ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[13]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N27
dffeas \mem_addr[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(\message_addr[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[13]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N94
arriaii_io_ibuf \message_addr[14]~input (
	.i(message_addr[14]),
	.ibar(gnd),
	.o(\message_addr[14]~input_o ));
// synopsys translate_off
defparam \message_addr[14]~input .bus_hold = "false";
defparam \message_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N28
arriaii_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \message_addr[14]~input_o  ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( \message_addr[14]~input_o  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[14]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N29
dffeas \mem_addr[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(\message_addr[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[14]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N32
arriaii_io_ibuf \message_addr[15]~input (
	.i(message_addr[15]),
	.ibar(gnd),
	.o(\message_addr[15]~input_o ));
// synopsys translate_off
defparam \message_addr[15]~input .bus_hold = "false";
defparam \message_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N30
arriaii_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \message_addr[15]~input_o  ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\message_addr[15]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N31
dffeas \mem_addr[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(\message_addr[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.IDLE~q ),
	.ena(\mem_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_addr[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_addr[15]~reg0 .is_wysiwyg = "true";
defparam \mem_addr[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N63
arriaii_io_ibuf \output_addr[0]~input (
	.i(output_addr[0]),
	.ibar(gnd),
	.o(\output_addr[0]~input_o ));
// synopsys translate_off
defparam \output_addr[0]~input .bus_hold = "false";
defparam \output_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y28_N94
arriaii_io_ibuf \output_addr[1]~input (
	.i(output_addr[1]),
	.ibar(gnd),
	.o(\output_addr[1]~input_o ));
// synopsys translate_off
defparam \output_addr[1]~input .bus_hold = "false";
defparam \output_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y6_N94
arriaii_io_ibuf \output_addr[2]~input (
	.i(output_addr[2]),
	.ibar(gnd),
	.o(\output_addr[2]~input_o ));
// synopsys translate_off
defparam \output_addr[2]~input .bus_hold = "false";
defparam \output_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y39_N32
arriaii_io_ibuf \output_addr[3]~input (
	.i(output_addr[3]),
	.ibar(gnd),
	.o(\output_addr[3]~input_o ));
// synopsys translate_off
defparam \output_addr[3]~input .bus_hold = "false";
defparam \output_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N63
arriaii_io_ibuf \output_addr[4]~input (
	.i(output_addr[4]),
	.ibar(gnd),
	.o(\output_addr[4]~input_o ));
// synopsys translate_off
defparam \output_addr[4]~input .bus_hold = "false";
defparam \output_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y56_N1
arriaii_io_ibuf \output_addr[5]~input (
	.i(output_addr[5]),
	.ibar(gnd),
	.o(\output_addr[5]~input_o ));
// synopsys translate_off
defparam \output_addr[5]~input .bus_hold = "false";
defparam \output_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y21_N1
arriaii_io_ibuf \output_addr[6]~input (
	.i(output_addr[6]),
	.ibar(gnd),
	.o(\output_addr[6]~input_o ));
// synopsys translate_off
defparam \output_addr[6]~input .bus_hold = "false";
defparam \output_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y56_N94
arriaii_io_ibuf \output_addr[7]~input (
	.i(output_addr[7]),
	.ibar(gnd),
	.o(\output_addr[7]~input_o ));
// synopsys translate_off
defparam \output_addr[7]~input .bus_hold = "false";
defparam \output_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N94
arriaii_io_ibuf \output_addr[8]~input (
	.i(output_addr[8]),
	.ibar(gnd),
	.o(\output_addr[8]~input_o ));
// synopsys translate_off
defparam \output_addr[8]~input .bus_hold = "false";
defparam \output_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y18_N32
arriaii_io_ibuf \output_addr[9]~input (
	.i(output_addr[9]),
	.ibar(gnd),
	.o(\output_addr[9]~input_o ));
// synopsys translate_off
defparam \output_addr[9]~input .bus_hold = "false";
defparam \output_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N32
arriaii_io_ibuf \output_addr[10]~input (
	.i(output_addr[10]),
	.ibar(gnd),
	.o(\output_addr[10]~input_o ));
// synopsys translate_off
defparam \output_addr[10]~input .bus_hold = "false";
defparam \output_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y31_N63
arriaii_io_ibuf \output_addr[11]~input (
	.i(output_addr[11]),
	.ibar(gnd),
	.o(\output_addr[11]~input_o ));
// synopsys translate_off
defparam \output_addr[11]~input .bus_hold = "false";
defparam \output_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y49_N32
arriaii_io_ibuf \output_addr[12]~input (
	.i(output_addr[12]),
	.ibar(gnd),
	.o(\output_addr[12]~input_o ));
// synopsys translate_off
defparam \output_addr[12]~input .bus_hold = "false";
defparam \output_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y22_N32
arriaii_io_ibuf \output_addr[13]~input (
	.i(output_addr[13]),
	.ibar(gnd),
	.o(\output_addr[13]~input_o ));
// synopsys translate_off
defparam \output_addr[13]~input .bus_hold = "false";
defparam \output_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y56_N63
arriaii_io_ibuf \output_addr[14]~input (
	.i(output_addr[14]),
	.ibar(gnd),
	.o(\output_addr[14]~input_o ));
// synopsys translate_off
defparam \output_addr[14]~input .bus_hold = "false";
defparam \output_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y56_N32
arriaii_io_ibuf \output_addr[15]~input (
	.i(output_addr[15]),
	.ibar(gnd),
	.o(\output_addr[15]~input_o ));
// synopsys translate_off
defparam \output_addr[15]~input .bus_hold = "false";
defparam \output_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y56_N32
arriaii_io_ibuf \mem_read_data[0]~input (
	.i(mem_read_data[0]),
	.ibar(gnd),
	.o(\mem_read_data[0]~input_o ));
// synopsys translate_off
defparam \mem_read_data[0]~input .bus_hold = "false";
defparam \mem_read_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y56_N94
arriaii_io_ibuf \mem_read_data[1]~input (
	.i(mem_read_data[1]),
	.ibar(gnd),
	.o(\mem_read_data[1]~input_o ));
// synopsys translate_off
defparam \mem_read_data[1]~input .bus_hold = "false";
defparam \mem_read_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y26_N94
arriaii_io_ibuf \mem_read_data[2]~input (
	.i(mem_read_data[2]),
	.ibar(gnd),
	.o(\mem_read_data[2]~input_o ));
// synopsys translate_off
defparam \mem_read_data[2]~input .bus_hold = "false";
defparam \mem_read_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y56_N32
arriaii_io_ibuf \mem_read_data[3]~input (
	.i(mem_read_data[3]),
	.ibar(gnd),
	.o(\mem_read_data[3]~input_o ));
// synopsys translate_off
defparam \mem_read_data[3]~input .bus_hold = "false";
defparam \mem_read_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N63
arriaii_io_ibuf \mem_read_data[4]~input (
	.i(mem_read_data[4]),
	.ibar(gnd),
	.o(\mem_read_data[4]~input_o ));
// synopsys translate_off
defparam \mem_read_data[4]~input .bus_hold = "false";
defparam \mem_read_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y22_N1
arriaii_io_ibuf \mem_read_data[5]~input (
	.i(mem_read_data[5]),
	.ibar(gnd),
	.o(\mem_read_data[5]~input_o ));
// synopsys translate_off
defparam \mem_read_data[5]~input .bus_hold = "false";
defparam \mem_read_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y56_N94
arriaii_io_ibuf \mem_read_data[6]~input (
	.i(mem_read_data[6]),
	.ibar(gnd),
	.o(\mem_read_data[6]~input_o ));
// synopsys translate_off
defparam \mem_read_data[6]~input .bus_hold = "false";
defparam \mem_read_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y10_N94
arriaii_io_ibuf \mem_read_data[7]~input (
	.i(mem_read_data[7]),
	.ibar(gnd),
	.o(\mem_read_data[7]~input_o ));
// synopsys translate_off
defparam \mem_read_data[7]~input .bus_hold = "false";
defparam \mem_read_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y56_N94
arriaii_io_ibuf \mem_read_data[8]~input (
	.i(mem_read_data[8]),
	.ibar(gnd),
	.o(\mem_read_data[8]~input_o ));
// synopsys translate_off
defparam \mem_read_data[8]~input .bus_hold = "false";
defparam \mem_read_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N32
arriaii_io_ibuf \mem_read_data[9]~input (
	.i(mem_read_data[9]),
	.ibar(gnd),
	.o(\mem_read_data[9]~input_o ));
// synopsys translate_off
defparam \mem_read_data[9]~input .bus_hold = "false";
defparam \mem_read_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y56_N94
arriaii_io_ibuf \mem_read_data[10]~input (
	.i(mem_read_data[10]),
	.ibar(gnd),
	.o(\mem_read_data[10]~input_o ));
// synopsys translate_off
defparam \mem_read_data[10]~input .bus_hold = "false";
defparam \mem_read_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y7_N94
arriaii_io_ibuf \mem_read_data[11]~input (
	.i(mem_read_data[11]),
	.ibar(gnd),
	.o(\mem_read_data[11]~input_o ));
// synopsys translate_off
defparam \mem_read_data[11]~input .bus_hold = "false";
defparam \mem_read_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y33_N32
arriaii_io_ibuf \mem_read_data[12]~input (
	.i(mem_read_data[12]),
	.ibar(gnd),
	.o(\mem_read_data[12]~input_o ));
// synopsys translate_off
defparam \mem_read_data[12]~input .bus_hold = "false";
defparam \mem_read_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y22_N63
arriaii_io_ibuf \mem_read_data[13]~input (
	.i(mem_read_data[13]),
	.ibar(gnd),
	.o(\mem_read_data[13]~input_o ));
// synopsys translate_off
defparam \mem_read_data[13]~input .bus_hold = "false";
defparam \mem_read_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N63
arriaii_io_ibuf \mem_read_data[14]~input (
	.i(mem_read_data[14]),
	.ibar(gnd),
	.o(\mem_read_data[14]~input_o ));
// synopsys translate_off
defparam \mem_read_data[14]~input .bus_hold = "false";
defparam \mem_read_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y16_N94
arriaii_io_ibuf \mem_read_data[15]~input (
	.i(mem_read_data[15]),
	.ibar(gnd),
	.o(\mem_read_data[15]~input_o ));
// synopsys translate_off
defparam \mem_read_data[15]~input .bus_hold = "false";
defparam \mem_read_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y51_N94
arriaii_io_ibuf \mem_read_data[16]~input (
	.i(mem_read_data[16]),
	.ibar(gnd),
	.o(\mem_read_data[16]~input_o ));
// synopsys translate_off
defparam \mem_read_data[16]~input .bus_hold = "false";
defparam \mem_read_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y12_N1
arriaii_io_ibuf \mem_read_data[17]~input (
	.i(mem_read_data[17]),
	.ibar(gnd),
	.o(\mem_read_data[17]~input_o ));
// synopsys translate_off
defparam \mem_read_data[17]~input .bus_hold = "false";
defparam \mem_read_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y56_N32
arriaii_io_ibuf \mem_read_data[18]~input (
	.i(mem_read_data[18]),
	.ibar(gnd),
	.o(\mem_read_data[18]~input_o ));
// synopsys translate_off
defparam \mem_read_data[18]~input .bus_hold = "false";
defparam \mem_read_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y56_N63
arriaii_io_ibuf \mem_read_data[19]~input (
	.i(mem_read_data[19]),
	.ibar(gnd),
	.o(\mem_read_data[19]~input_o ));
// synopsys translate_off
defparam \mem_read_data[19]~input .bus_hold = "false";
defparam \mem_read_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N32
arriaii_io_ibuf \mem_read_data[20]~input (
	.i(mem_read_data[20]),
	.ibar(gnd),
	.o(\mem_read_data[20]~input_o ));
// synopsys translate_off
defparam \mem_read_data[20]~input .bus_hold = "false";
defparam \mem_read_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y56_N63
arriaii_io_ibuf \mem_read_data[21]~input (
	.i(mem_read_data[21]),
	.ibar(gnd),
	.o(\mem_read_data[21]~input_o ));
// synopsys translate_off
defparam \mem_read_data[21]~input .bus_hold = "false";
defparam \mem_read_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y9_N63
arriaii_io_ibuf \mem_read_data[22]~input (
	.i(mem_read_data[22]),
	.ibar(gnd),
	.o(\mem_read_data[22]~input_o ));
// synopsys translate_off
defparam \mem_read_data[22]~input .bus_hold = "false";
defparam \mem_read_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N32
arriaii_io_ibuf \mem_read_data[23]~input (
	.i(mem_read_data[23]),
	.ibar(gnd),
	.o(\mem_read_data[23]~input_o ));
// synopsys translate_off
defparam \mem_read_data[23]~input .bus_hold = "false";
defparam \mem_read_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y56_N63
arriaii_io_ibuf \mem_read_data[24]~input (
	.i(mem_read_data[24]),
	.ibar(gnd),
	.o(\mem_read_data[24]~input_o ));
// synopsys translate_off
defparam \mem_read_data[24]~input .bus_hold = "false";
defparam \mem_read_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
arriaii_io_ibuf \mem_read_data[25]~input (
	.i(mem_read_data[25]),
	.ibar(gnd),
	.o(\mem_read_data[25]~input_o ));
// synopsys translate_off
defparam \mem_read_data[25]~input .bus_hold = "false";
defparam \mem_read_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y51_N1
arriaii_io_ibuf \mem_read_data[26]~input (
	.i(mem_read_data[26]),
	.ibar(gnd),
	.o(\mem_read_data[26]~input_o ));
// synopsys translate_off
defparam \mem_read_data[26]~input .bus_hold = "false";
defparam \mem_read_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y56_N32
arriaii_io_ibuf \mem_read_data[27]~input (
	.i(mem_read_data[27]),
	.ibar(gnd),
	.o(\mem_read_data[27]~input_o ));
// synopsys translate_off
defparam \mem_read_data[27]~input .bus_hold = "false";
defparam \mem_read_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
arriaii_io_ibuf \mem_read_data[28]~input (
	.i(mem_read_data[28]),
	.ibar(gnd),
	.o(\mem_read_data[28]~input_o ));
// synopsys translate_off
defparam \mem_read_data[28]~input .bus_hold = "false";
defparam \mem_read_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y56_N94
arriaii_io_ibuf \mem_read_data[29]~input (
	.i(mem_read_data[29]),
	.ibar(gnd),
	.o(\mem_read_data[29]~input_o ));
// synopsys translate_off
defparam \mem_read_data[29]~input .bus_hold = "false";
defparam \mem_read_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y37_N32
arriaii_io_ibuf \mem_read_data[30]~input (
	.i(mem_read_data[30]),
	.ibar(gnd),
	.o(\mem_read_data[30]~input_o ));
// synopsys translate_off
defparam \mem_read_data[30]~input .bus_hold = "false";
defparam \mem_read_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N63
arriaii_io_ibuf \mem_read_data[31]~input (
	.i(mem_read_data[31]),
	.ibar(gnd),
	.o(\mem_read_data[31]~input_o ));
// synopsys translate_off
defparam \mem_read_data[31]~input .bus_hold = "false";
defparam \mem_read_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

assign done = \done~output_o ;

assign mem_clk = \mem_clk~output_o ;

assign mem_we = \mem_we~output_o ;

assign mem_addr[0] = \mem_addr[0]~output_o ;

assign mem_addr[1] = \mem_addr[1]~output_o ;

assign mem_addr[2] = \mem_addr[2]~output_o ;

assign mem_addr[3] = \mem_addr[3]~output_o ;

assign mem_addr[4] = \mem_addr[4]~output_o ;

assign mem_addr[5] = \mem_addr[5]~output_o ;

assign mem_addr[6] = \mem_addr[6]~output_o ;

assign mem_addr[7] = \mem_addr[7]~output_o ;

assign mem_addr[8] = \mem_addr[8]~output_o ;

assign mem_addr[9] = \mem_addr[9]~output_o ;

assign mem_addr[10] = \mem_addr[10]~output_o ;

assign mem_addr[11] = \mem_addr[11]~output_o ;

assign mem_addr[12] = \mem_addr[12]~output_o ;

assign mem_addr[13] = \mem_addr[13]~output_o ;

assign mem_addr[14] = \mem_addr[14]~output_o ;

assign mem_addr[15] = \mem_addr[15]~output_o ;

assign mem_write_data[0] = \mem_write_data[0]~output_o ;

assign mem_write_data[1] = \mem_write_data[1]~output_o ;

assign mem_write_data[2] = \mem_write_data[2]~output_o ;

assign mem_write_data[3] = \mem_write_data[3]~output_o ;

assign mem_write_data[4] = \mem_write_data[4]~output_o ;

assign mem_write_data[5] = \mem_write_data[5]~output_o ;

assign mem_write_data[6] = \mem_write_data[6]~output_o ;

assign mem_write_data[7] = \mem_write_data[7]~output_o ;

assign mem_write_data[8] = \mem_write_data[8]~output_o ;

assign mem_write_data[9] = \mem_write_data[9]~output_o ;

assign mem_write_data[10] = \mem_write_data[10]~output_o ;

assign mem_write_data[11] = \mem_write_data[11]~output_o ;

assign mem_write_data[12] = \mem_write_data[12]~output_o ;

assign mem_write_data[13] = \mem_write_data[13]~output_o ;

assign mem_write_data[14] = \mem_write_data[14]~output_o ;

assign mem_write_data[15] = \mem_write_data[15]~output_o ;

assign mem_write_data[16] = \mem_write_data[16]~output_o ;

assign mem_write_data[17] = \mem_write_data[17]~output_o ;

assign mem_write_data[18] = \mem_write_data[18]~output_o ;

assign mem_write_data[19] = \mem_write_data[19]~output_o ;

assign mem_write_data[20] = \mem_write_data[20]~output_o ;

assign mem_write_data[21] = \mem_write_data[21]~output_o ;

assign mem_write_data[22] = \mem_write_data[22]~output_o ;

assign mem_write_data[23] = \mem_write_data[23]~output_o ;

assign mem_write_data[24] = \mem_write_data[24]~output_o ;

assign mem_write_data[25] = \mem_write_data[25]~output_o ;

assign mem_write_data[26] = \mem_write_data[26]~output_o ;

assign mem_write_data[27] = \mem_write_data[27]~output_o ;

assign mem_write_data[28] = \mem_write_data[28]~output_o ;

assign mem_write_data[29] = \mem_write_data[29]~output_o ;

assign mem_write_data[30] = \mem_write_data[30]~output_o ;

assign mem_write_data[31] = \mem_write_data[31]~output_o ;

endmodule
